{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556985810869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556985810880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 00:03:30 2019 " "Processing started: Sun May 05 00:03:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556985810880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556985810880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ECE385 -c ECE385 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ECE385 -c ECE385" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556985810880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556985812667 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815499 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815502 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815505 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815507 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815509 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815511 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815512 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815514 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815515 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815517 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815518 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815520 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815522 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815525 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815527 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815529 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815531 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815533 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815535 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815536 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815537 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815539 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815540 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815542 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815543 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815546 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815548 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815550 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815552 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815554 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815555 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815557 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815558 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815560 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815562 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815572 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815575 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815580 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815585 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815587 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815589 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815591 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815594 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815599 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985815601 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815603 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815605 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815608 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815610 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815613 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815615 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815616 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815617 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815619 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815620 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815621 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815623 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815624 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815626 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815627 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815634 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815636 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815638 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815639 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815640 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815641 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815643 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815644 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815646 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815647 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815648 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815650 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815654 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815655 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815656 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815658 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815659 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815660 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815662 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815663 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815664 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815666 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815667 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815668 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815670 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815671 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815672 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985815674 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818304 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818306 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818307 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818309 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818310 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818312 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818313 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818315 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818316 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818318 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818319 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818321 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818322 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818324 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818325 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818326 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818328 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818329 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818331 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818332 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818334 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818335 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818336 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818338 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818339 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818341 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818343 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818344 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818346 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818347 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818349 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818350 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818352 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818353 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818355 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818357 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818359 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818361 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818363 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818365 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818367 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818368 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818370 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818371 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985818372 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818374 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818375 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818376 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818378 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818379 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818381 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818382 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818384 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818385 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818387 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818388 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818390 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818391 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818393 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818394 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818396 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818397 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818398 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818400 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818401 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818403 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818404 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818406 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818407 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818408 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818410 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818411 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818413 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818414 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818416 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818417 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818419 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818420 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818421 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818423 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818424 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818426 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818427 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818429 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818430 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818431 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818433 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818434 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818436 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985818437 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820835 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820836 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820838 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820839 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820841 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820842 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820844 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820845 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820847 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820849 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820850 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820852 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820853 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820854 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820856 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820858 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820859 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820861 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820862 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820863 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820865 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820866 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820868 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820869 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820871 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820875 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820877 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820878 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820880 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820881 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820883 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820884 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820886 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820887 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820889 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820891 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820892 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820894 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820895 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820897 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820898 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820899 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1556985820901 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820902 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820904 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820905 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820907 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820908 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820910 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820912 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820914 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820916 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_loopback_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820917 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820918 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820920 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820921 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820923 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820924 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820926 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820927 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820928 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_read_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820930 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820931 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820936 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820937 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_magic_detection.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820939 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820940 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820942 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820943 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820945 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820946 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_24.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820948 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820949 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820950 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820952 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820953 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820955 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820958 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820959 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820960 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820962 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820963 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820965 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820966 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/xuyh0/Desktop/ECE385/qsys/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1556985820967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 270 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 270 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556985821225 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 05 00:03:41 2019 " "Processing ended: Sun May 05 00:03:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556985821225 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556985821225 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556985821225 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556985821225 ""}
