<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../zxnext-issue2_lx16test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/sdpbram_16k_8.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/sdpbram_16k_8.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/sdpbram_16k_8.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/sdpbram_16k_8.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/sdpram_128_8.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/sdpram_128_8.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/sdpram_128_8.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/sdpram_128_8.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/sdpram_16_9.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/sdpram_16_9.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/sdpram_16_9.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/sdpram_16_9.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/spram_320_9.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/spram_320_9.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/spram_320_9.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/spram_320_9.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="zxnext_top_issue2_lx16test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="zxnext_top_issue2_lx16test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="zxnext_top_issue2_lx16test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="zxnext_top_issue2_lx16test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="zxnext_top_issue2_lx16test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="zxnext_top_issue2_lx16test.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="zxnext_top_issue2_lx16test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="zxnext_top_issue2_lx16test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="zxnext_top_issue2_lx16test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="zxnext_top_issue2_lx16test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zxnext_top_issue2_lx16test_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zxnext_top_issue2_lx16test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zxnext_top_issue2_lx16test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="zxnext_top_issue2_lx16test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zxnext_top_issue2_lx16test_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zxnext_top_issue2_lx16test_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zxnext_top_issue2_lx16test_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608715552" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715552" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8319071184061455645" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715552" xil_pn:in_ck="3458924375111774713" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6038948955854091853" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/sdpbram_16k_8.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/sdpbram_16k_8.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/sdpram_128_8.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/sdpram_128_8.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/sdpram_16_9.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/sdpram_16_9.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/spram_320_9.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/spram_320_9.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1608715552" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715552" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7054225421599794527" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715552" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715552" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1755351592791341571" xil_pn:start_ts="1608715552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715742" xil_pn:in_ck="8420427162714713307" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6445257013427709684" xil_pn:start_ts="1608715603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.lso"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.ngc"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.ngr"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.prj"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.stx"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.syr"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.xst"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test_xst.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608715856" xil_pn:in_ck="-6718706279545735594" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8730002596619503436" xil_pn:start_ts="1608715856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608715866" xil_pn:in_ck="-8430941127609900858" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6852857198210376514" xil_pn:start_ts="1608715856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.bld"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test.ngd"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608716095" xil_pn:in_ck="6217233877016911798" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5205157287870705280" xil_pn:start_ts="1608715866">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test_map.map"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test_map.mrp"/>
      <outfile xil_pn:name="zxnext_top_issue2_lx16test_map.ngm"/>
    </transform>
  </transforms>

</generated_project>
