From 1f715b9aa734e30a9dea65dca4a1e3e350b4e520 Mon Sep 17 00:00:00 2001
From: Chenhui Zhao <chenhui.zhao@nxp.com>
Date: Fri, 23 Sep 2016 16:20:21 +0800
Subject: [PATCH 361/388] arm64: ls2088a: add the PW20 state to the idle-states
 dts node

The Cortex-A72 cores in LS2088A support two low power states, PW15
and PW20. PW15 corresponding to WFI has been supported in
drivers/cpuidle/cpuidle-arm.c. This patch adds the support of PW20.

Signed-off-by: Chenhui Zhao <chenhui.zhao@nxp.com>
[Original patch taken from SDK-V2.0-1703]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-ls2088a.dtsi | 19 +++++++++++++++++++
 arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi |  5 +++++
 2 files changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2088a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2088a.dtsi
index f8db3df..161332e 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls2088a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls2088a.dtsi
@@ -57,6 +57,7 @@
 		reg = <0x0>;
 		clocks = <&clockgen 1 0>;
 		#cooling-cells = <2>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 
 	cpu1: cpu@1 {
@@ -64,6 +65,7 @@
 		compatible = "arm,cortex-a72";
 		reg = <0x1>;
 		clocks = <&clockgen 1 0>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 
 	cpu2: cpu@100 {
@@ -72,6 +74,7 @@
 		reg = <0x100>;
 		clocks = <&clockgen 1 1>;
 		#cooling-cells = <2>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 
 	cpu3: cpu@101 {
@@ -79,6 +82,7 @@
 		compatible = "arm,cortex-a72";
 		reg = <0x101>;
 		clocks = <&clockgen 1 1>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 
 	cpu4: cpu@200 {
@@ -87,6 +91,7 @@
 		reg = <0x200>;
 		clocks = <&clockgen 1 2>;
 		#cooling-cells = <2>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 
 	cpu5: cpu@201 {
@@ -94,6 +99,7 @@
 		compatible = "arm,cortex-a72";
 		reg = <0x201>;
 		clocks = <&clockgen 1 2>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 
 	cpu6: cpu@300 {
@@ -102,6 +108,7 @@
 		reg = <0x300>;
 		clocks = <&clockgen 1 3>;
 		#cooling-cells = <2>;
+		cpu-idle-states = <&CPU_PW20>;
 	};
 		cluster1_core0_watchdog: wdt@c000000 {
 			compatible = "arm,sp805-wdt", "arm,primecell";
@@ -164,6 +171,18 @@
 		compatible = "arm,cortex-a72";
 		reg = <0x301>;
 		clocks = <&clockgen 1 3>;
+		cpu-idle-states = <&CPU_PW20>;
+	};
+};
+
+&idle {
+	CPU_PW20: cpu-pw20 {
+		compatible = "arm,idle-state";
+		idle-state-name = "PW20";
+		arm,psci-suspend-param = <0x00010000>;
+		entry-latency-us = <2000>;
+		exit-latency-us = <2000>;
+		min-residency-us = <6000>;
 	};
 };
 
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
index c7209cf..d7473bf 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
@@ -58,6 +58,11 @@
 		#size-cells = <0>;
 	};
 
+
+	idle: idle-states {
+		entry-method = "arm,psci";
+	};
+
 	memory@80000000 {
 		device_type = "memory";
 		reg = <0x00000000 0x80000000 0 0x80000000>;
-- 
2.9.3

