Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 14:01:57 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 166 register/latch pins with no clock driven by root clock pin: clk_sayici_reg[11]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.797        0.000                      0                   12        0.324        0.000                      0                   12        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.797        0.000                      0                   12        0.324        0.000                      0                   12        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 clk_sayici_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.924ns (28.606%)  route 2.306ns (71.394%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[11]/Q
                         net (fo=2, routed)           0.583     6.125    clk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.221 r  clk_out_OBUF_BUFG_inst/O
                         net (fo=168, routed)         1.724     7.944    clk_out_OBUF_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     8.316 r  clk_sayici_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.316    clk_sayici_reg[8]_i_1_n_4
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[11]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_sayici_reg[11]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.578ns (68.464%)  route 0.727ns (31.536%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  clk_sayici_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_sayici_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.391 r  clk_sayici_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.391    clk_sayici_reg[8]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.483ns (67.109%)  route 0.727ns (32.891%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  clk_sayici_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_sayici_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.296 r  clk_sayici_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.296    clk_sayici_reg[8]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 1.467ns (66.869%)  route 0.727ns (33.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  clk_sayici_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_sayici_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.280 r  clk_sayici_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.280    clk_sayici_reg[8]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.464ns (66.823%)  route 0.727ns (33.177%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.277 r  clk_sayici_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.277    clk_sayici_reg[4]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[5]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.443ns (66.502%)  route 0.727ns (33.498%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.256 r  clk_sayici_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.256    clk_sayici_reg[4]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[7]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.369ns (65.320%)  route 0.727ns (34.680%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.182 r  clk_sayici_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.182    clk_sayici_reg[4]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.353ns (65.053%)  route 0.727ns (34.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.943 r  clk_sayici_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    clk_sayici_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.166 r  clk_sayici_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.166    clk_sayici_reg[4]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_sayici_reg[4]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.220ns (62.665%)  route 0.727ns (37.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.033 r  clk_sayici_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.033    clk_sayici_reg[0]_i_1_n_4
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_sayici_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 clk_sayici_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 1.160ns (61.478%)  route 0.727ns (38.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_sayici_reg[1]/Q
                         net (fo=1, routed)           0.727     6.269    clk_sayici_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.973 r  clk_sayici_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.973    clk_sayici_reg[0]_i_1_n_5
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_sayici_reg[2]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  8.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_sayici_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_sayici_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    clk_sayici_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  clk_sayici[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    clk_sayici[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  clk_sayici_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    clk_sayici_reg[0]_i_1_n_7
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_sayici_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[3]/Q
                         net (fo=1, routed)           0.183     1.770    clk_sayici_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_sayici_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_sayici_reg[0]_i_1_n_4
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_sayici_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[4]/Q
                         net (fo=1, routed)           0.176     1.764    clk_sayici_reg_n_0_[4]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  clk_sayici_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    clk_sayici_reg[4]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_sayici_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[8]/Q
                         net (fo=1, routed)           0.176     1.764    clk_sayici_reg_n_0_[8]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  clk_sayici_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    clk_sayici_reg[8]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clk_sayici_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_sayici_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    clk_sayici_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  clk_sayici[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    clk_sayici[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.911 r  clk_sayici_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    clk_sayici_reg[0]_i_1_n_6
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_sayici_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[4]/Q
                         net (fo=1, routed)           0.176     1.764    clk_sayici_reg_n_0_[4]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  clk_sayici_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    clk_sayici_reg[4]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_sayici_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[8]/Q
                         net (fo=1, routed)           0.176     1.764    clk_sayici_reg_n_0_[8]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  clk_sayici_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    clk_sayici_reg[8]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[9]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_sayici_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[7]/Q
                         net (fo=1, routed)           0.228     1.815    clk_sayici_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  clk_sayici_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    clk_sayici_reg[4]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_sayici_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clk_sayici_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_sayici_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    clk_sayici_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  clk_sayici[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    clk_sayici[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.951 r  clk_sayici_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.951    clk_sayici_reg[0]_i_1_n_5
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_sayici_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 clk_sayici_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_sayici_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_sayici_reg[8]/Q
                         net (fo=1, routed)           0.176     1.764    clk_sayici_reg_n_0_[8]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.955 r  clk_sayici_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.955    clk_sayici_reg[8]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_sayici_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    clk_sayici_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_sayici_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_sayici_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_sayici_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_sayici_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_sayici_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_sayici_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_sayici_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_sayici_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_sayici_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_sayici_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_sayici_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_sayici_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_sayici_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_sayici_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_sayici_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_sayici_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_sayici_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_sayici_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_sayici_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_sayici_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_sayici_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_sayici_reg[6]/C



