{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1639245423248 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cam_proj EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"cam_proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639245423314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639245423355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639245423355 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1639245423419 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3636 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1639245423419 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3637 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1639245423419 ""}  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639245423419 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 143 multiplication of 103 " "Can't achieve requested value multiplication of 143 for clock output pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 103" {  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1639245423420 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] division of 50 division of 36 " "Can't achieve requested value division of 50 for clock output pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 36" {  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1639245423420 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] 103 36 0 0 " "Implementing clock multiplication of 103, clock division of 36, and phase shift of 0 degrees (0 ps) for pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1639245423420 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1639245423420 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639245423731 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639245424001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639245424001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639245424001 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639245424001 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 17143 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639245424019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 17145 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639245424019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 17147 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639245424019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 17149 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639245424019 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639245424019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639245424025 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639245424059 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 87 " "No exact pin location assignment(s) for 25 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start_gray_kn " "Pin start_gray_kn not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { start_gray_kn } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_gray_kn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[0\] " "Pin r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[0] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[1\] " "Pin r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[1] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[2\] " "Pin r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[2] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[3\] " "Pin r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[3] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[4\] " "Pin r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { r[4] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[0\] " "Pin g\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[0] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[1\] " "Pin g\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[1] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[2\] " "Pin g\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[2] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[3\] " "Pin g\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[3] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[4\] " "Pin g\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[4] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[5\] " "Pin g\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g[5] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Pin b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[4] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639245424633 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1639245424633 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 and the PLL pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 103 " "The value of the parameter \"M\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 103" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 17601 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 17601" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 22222 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 22222" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1639245424658 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0} { 0 { 0 ""} 0 3634 9662 10382 0}  }  } } { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1639245424658 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 0 Pin_M16 " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_M16\"" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 106 0 0 } } { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1639245424678 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1639245425947 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kul1 " "Entity dcfifo_kul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1639245425953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1639245425953 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1639245425953 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p0o1 " "Entity dcfifo_p0o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1639245425953 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1639245425953 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1639245425953 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1639245425953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639245425975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1639245425975 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639245425975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639245425978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1639245425978 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639245425978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639245425979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639245425981 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639245425982 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout " "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639245426007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639245426007 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639245426031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639245426033 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639245426036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk50~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[1\] " "Destination node TOP:neiroset\|memorywork:block\|step\[1\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 1595 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[2\] " "Destination node TOP:neiroset\|memorywork:block\|step\[2\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 1596 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[3\] " "Destination node TOP:neiroset\|memorywork:block\|step\[3\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 1597 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[4\] " "Destination node TOP:neiroset\|memorywork:block\|step\[4\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|step[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 1598 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639245426299 ""}  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 17121 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""}  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""}  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""}  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3613 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "Automatically promoted node hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector30~0 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector30~0" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector30~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 5344 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 69 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|spiData[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 5730 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~6 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[6\]~6" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 69 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|spiData[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12349 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector35~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector35~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector35~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12448 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector32~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector32~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector32~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12450 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector33~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector33~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector33~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12452 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector34~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector34~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector34~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12454 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector39~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector39~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector39~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12456 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector37~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector37~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|Selector37~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 12458 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426300 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639245426300 ""}  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3228 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:SDRAM\|busy  " "Automatically promoted node sdram_controller:SDRAM\|busy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""}  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 113 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3145 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:SDRAM\|rd_ready_r  " "Automatically promoted node sdram_controller:SDRAM\|rd_ready_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""}  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|rd_ready_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3146 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|WideOr0~1  " "Automatically promoted node TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a10 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 359 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4582 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a9 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 327 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4580 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a8 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 295 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4578 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a7 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 263 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4576 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a6 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 231 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4574 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a5 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 199 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a4 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 167 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4570 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a3 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 135 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4568 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a2 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 103 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4566 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a1 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 71 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|database:database|altsyncram:storage_rtl_0|altsyncram_70j1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 4564 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1639245426301 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639245426301 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|memorywork:block|addressRAM:inst_1|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 8244 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP:neiroset\|conv_TOP:conv\|STOP  " "Automatically promoted node TOP:neiroset\|conv_TOP:conv\|STOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|conv_en~0 " "Destination node TOP:neiroset\|conv_en~0" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 34 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|conv_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 6892 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|conv_TOP:conv\|STOP~0 " "Destination node TOP:neiroset\|conv_TOP:conv\|STOP~0" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 38 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|conv_TOP:conv|STOP~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 8229 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639245426302 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 38 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP:neiroset|conv_TOP:conv|STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 2126 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|command\[3\] " "Destination node sdram_controller:SDRAM\|command\[3\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[0\] " "Destination node sdram_controller:SDRAM\|haddr_r\[0\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3093 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|state\[3\] " "Destination node sdram_controller:SDRAM\|state\[3\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3127 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[9\] " "Destination node sdram_controller:SDRAM\|haddr_r\[9\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[1\] " "Destination node sdram_controller:SDRAM\|haddr_r\[1\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3094 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[10\] " "Destination node sdram_controller:SDRAM\|haddr_r\[10\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3103 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[2\] " "Destination node sdram_controller:SDRAM\|haddr_r\[2\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3095 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[11\] " "Destination node sdram_controller:SDRAM\|haddr_r\[11\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[3\] " "Destination node sdram_controller:SDRAM\|haddr_r\[3\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3096 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:SDRAM\|haddr_r\[12\] " "Destination node sdram_controller:SDRAM\|haddr_r\[12\]" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_controller:SDRAM|haddr_r[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 3105 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639245426303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1639245426303 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639245426303 ""}  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 17120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639245426303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639245427786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639245427793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639245427794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639245427802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639245427813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639245427820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639245428894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "22 EC " "Packed 22 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1639245428902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Embedded multiplier block " "Packed 15 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1639245428902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1639245428902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639245428902 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 1 24 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 1 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639245428934 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639245428934 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639245428934 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 20 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 8 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 17 1 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 8 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639245428935 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639245428935 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639245428935 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] XCLK_cam~output " "PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"XCLK_cam~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v" 115 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 98 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639245429138 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 clk\[0\] sdram_clk~output " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_for_disp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 106 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639245429144 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639245429418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639245430628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639245431891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639245431938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639245440244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639245440245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639245441416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639245446556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639245446556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639245453185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639245453187 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639245453187 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.55 " "Total time spent on timing analysis during the Fitter is 9.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639245453364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639245453424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639245453989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639245454041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639245454533 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639245455744 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639245456514 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_gray_kn 3.3-V LVTTL R9 " "Pin start_gray_kn uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { start_gray_kn } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_gray_kn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC_cam 3.3-V LVTTL R12 " "Pin VSYNC_cam uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VSYNC_cam } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC_cam" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VSYNC_cam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tft_sdo 3.3-V LVTTL P9 " "Pin tft_sdo uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tft_sdo } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_sdo" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_sdo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[0\] 3.3-V LVTTL N16 " "Pin sd_data\[0\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[1\] 3.3-V LVTTL N15 " "Pin sd_data\[1\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[2\] 3.3-V LVTTL L15 " "Pin sd_data\[2\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[3\] 3.3-V LVTTL L16 " "Pin sd_data\[3\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[4\] 3.3-V LVTTL K15 " "Pin sd_data\[4\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[5\] 3.3-V LVTTL K16 " "Pin sd_data\[5\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[6\] 3.3-V LVTTL J15 " "Pin sd_data\[6\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[7\] 3.3-V LVTTL J16 " "Pin sd_data\[7\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[8\] 3.3-V LVTTL C15 " "Pin sd_data\[8\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[9\] 3.3-V LVTTL C16 " "Pin sd_data\[9\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[10\] 3.3-V LVTTL D15 " "Pin sd_data\[10\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[11\] 3.3-V LVTTL D16 " "Pin sd_data\[11\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[12\] 3.3-V LVTTL F16 " "Pin sd_data\[12\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[13\] 3.3-V LVTTL F15 " "Pin sd_data\[13\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[14\] 3.3-V LVTTL D12 " "Pin sd_data\[14\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[15\] 3.3-V LVTTL C14 " "Pin sd_data\[15\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_data[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL E15 " "Pin rst uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL M16 " "Pin clk50 uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PCLK_cam 3.3-V LVTTL R13 " "Pin PCLK_cam uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCLK_cam } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCLK_cam" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCLK_cam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HREF_cam 3.3-V LVTTL T12 " "Pin HREF_cam uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HREF_cam } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HREF_cam" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HREF_cam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[0\] 3.3-V LVTTL B11 " "Pin data_cam\[0\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[0\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[1\] 3.3-V LVTTL A11 " "Pin data_cam\[1\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[2\] 3.3-V LVTTL B12 " "Pin data_cam\[2\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[2\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[3\] 3.3-V LVTTL A12 " "Pin data_cam\[3\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[4\] 3.3-V LVTTL B13 " "Pin data_cam\[4\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[5\] 3.3-V LVTTL A13 " "Pin data_cam\[5\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[5\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[6\] 3.3-V LVTTL T14 " "Pin data_cam\[6\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_cam\[7\] 3.3-V LVTTL T15 " "Pin data_cam\[7\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_cam[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_cam\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cam[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FILE/GitHub/FPGAandCNN/verilog/imp/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639245456544 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639245456544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FILE/GitHub/FPGAandCNN/verilog/imp/output_files/cam_proj.fit.smsg " "Generated suppressed messages file E:/FILE/GitHub/FPGAandCNN/verilog/imp/output_files/cam_proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639245456972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5696 " "Peak virtual memory: 5696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639245458260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 01:57:38 2021 " "Processing ended: Sun Dec 12 01:57:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639245458260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639245458260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639245458260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639245458260 ""}
