{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671373912913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671373912913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 21:31:52 2022 " "Processing started: Sun Dec 18 21:31:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671373912913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373912913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JudiForUs -c JudiForUs " "Command: quartus_map --read_settings_files=on --write_settings_files=off JudiForUs -c JudiForUs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373912913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671373913115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671373913115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_function.vhd 2 0 " "Found 2 design units, including 0 entities, in source file slot_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slot_Function " "Found design unit 1: Slot_Function" {  } { { "Slot_Function.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/Slot_Function.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373919680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Slot_Function-body " "Found design unit 2: Slot_Function-body" {  } { { "Slot_Function.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/Slot_Function.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373919680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919680 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Data_Input.vhd " "Can't analyze file -- file Data_Input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671373919681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "judiforus.vhd 2 1 " "Using design file judiforus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JudiForUs-rtl " "Found design unit 1: JudiForUs-rtl" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373919701 ""} { "Info" "ISGN_ENTITY_NAME" "1 JudiForUs " "Found entity 1: JudiForUs" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373919701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671373919701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JudiForUs " "Elaborating entity \"JudiForUs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671373919701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "see_coin judiforus.vhd(32) " "Verilog HDL or VHDL warning at judiforus.vhd(32): object \"see_coin\" assigned a value but never read" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671373919703 "|JudiForUs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "see_gain judiforus.vhd(33) " "Verilog HDL or VHDL warning at judiforus.vhd(33): object \"see_gain\" assigned a value but never read" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671373919703 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset judiforus.vhd(40) " "VHDL Process Statement warning at judiforus.vhd(40): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671373919703 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "costCoin judiforus.vhd(49) " "VHDL Variable Declaration warning at judiforus.vhd(49): used initial value expression for variable \"costCoin\" because variable was never assigned a value" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 49 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671373919703 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Slot judiforus.vhd(64) " "VHDL Process Statement warning at judiforus.vhd(64): signal \"Slot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671373919703 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Top_up judiforus.vhd(69) " "VHDL Process Statement warning at judiforus.vhd(69): signal \"Top_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671373919704 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "r Slot_Function.vhd(19) " "VHDL Variable Declaration warning at Slot_Function.vhd(19): used initial value expression for variable \"r\" because variable was never assigned a value" {  } { { "Slot_Function.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/Slot_Function.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671373919704 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Coin judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Coin\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919705 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gain judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Gain\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919705 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Slot judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Slot\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919705 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acak1 judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"acak1\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919705 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acak2 judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"acak2\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919705 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acak3 judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"acak3\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919705 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Get_Prize judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Get_Prize\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373919706 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[0\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919707 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[1\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919707 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[2\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919707 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[3\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[3\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919707 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[4\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[4\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[5\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[5\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[6\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[6\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[7\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[7\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[8\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[8\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[9\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[9\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[10\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[10\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[11\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[11\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[12\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[12\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[13\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[13\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[14\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[14\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[15\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[15\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[16\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[16\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[17\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[17\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[18\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[18\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[19\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[19\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[20\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[20\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[21\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[21\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[22\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[22\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[23\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[23\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[24\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[24\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[25\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[25\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[26\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[26\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[27\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[27\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[28\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[28\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[29\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[29\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[30\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[30\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[31\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[31\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[0\]\[0\] judiforus.vhd(48) " "Inferred latch for \"Slot\[0\]\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919708 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[0\]\[1\] judiforus.vhd(48) " "Inferred latch for \"Slot\[0\]\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[0\]\[2\] judiforus.vhd(48) " "Inferred latch for \"Slot\[0\]\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[1\]\[0\] judiforus.vhd(48) " "Inferred latch for \"Slot\[1\]\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[1\]\[1\] judiforus.vhd(48) " "Inferred latch for \"Slot\[1\]\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[1\]\[2\] judiforus.vhd(48) " "Inferred latch for \"Slot\[1\]\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[2\]\[0\] judiforus.vhd(48) " "Inferred latch for \"Slot\[2\]\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[2\]\[1\] judiforus.vhd(48) " "Inferred latch for \"Slot\[2\]\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[2\]\[2\] judiforus.vhd(48) " "Inferred latch for \"Slot\[2\]\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[0\] judiforus.vhd(48) " "Inferred latch for \"Gain\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[1\] judiforus.vhd(48) " "Inferred latch for \"Gain\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[2\] judiforus.vhd(48) " "Inferred latch for \"Gain\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[3\] judiforus.vhd(48) " "Inferred latch for \"Gain\[3\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[4\] judiforus.vhd(48) " "Inferred latch for \"Gain\[4\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[5\] judiforus.vhd(48) " "Inferred latch for \"Gain\[5\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[6\] judiforus.vhd(48) " "Inferred latch for \"Gain\[6\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[7\] judiforus.vhd(48) " "Inferred latch for \"Gain\[7\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[8\] judiforus.vhd(48) " "Inferred latch for \"Gain\[8\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[9\] judiforus.vhd(48) " "Inferred latch for \"Gain\[9\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[10\] judiforus.vhd(48) " "Inferred latch for \"Gain\[10\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[11\] judiforus.vhd(48) " "Inferred latch for \"Gain\[11\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[12\] judiforus.vhd(48) " "Inferred latch for \"Gain\[12\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[13\] judiforus.vhd(48) " "Inferred latch for \"Gain\[13\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919709 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[14\] judiforus.vhd(48) " "Inferred latch for \"Gain\[14\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[15\] judiforus.vhd(48) " "Inferred latch for \"Gain\[15\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[16\] judiforus.vhd(48) " "Inferred latch for \"Gain\[16\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[17\] judiforus.vhd(48) " "Inferred latch for \"Gain\[17\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[18\] judiforus.vhd(48) " "Inferred latch for \"Gain\[18\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[19\] judiforus.vhd(48) " "Inferred latch for \"Gain\[19\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[20\] judiforus.vhd(48) " "Inferred latch for \"Gain\[20\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[21\] judiforus.vhd(48) " "Inferred latch for \"Gain\[21\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[22\] judiforus.vhd(48) " "Inferred latch for \"Gain\[22\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[23\] judiforus.vhd(48) " "Inferred latch for \"Gain\[23\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[24\] judiforus.vhd(48) " "Inferred latch for \"Gain\[24\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[25\] judiforus.vhd(48) " "Inferred latch for \"Gain\[25\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[26\] judiforus.vhd(48) " "Inferred latch for \"Gain\[26\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[27\] judiforus.vhd(48) " "Inferred latch for \"Gain\[27\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[28\] judiforus.vhd(48) " "Inferred latch for \"Gain\[28\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[29\] judiforus.vhd(48) " "Inferred latch for \"Gain\[29\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[30\] judiforus.vhd(48) " "Inferred latch for \"Gain\[30\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[31\] judiforus.vhd(48) " "Inferred latch for \"Gain\[31\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[0\] judiforus.vhd(48) " "Inferred latch for \"Coin\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[1\] judiforus.vhd(48) " "Inferred latch for \"Coin\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[2\] judiforus.vhd(48) " "Inferred latch for \"Coin\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919710 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[3\] judiforus.vhd(48) " "Inferred latch for \"Coin\[3\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[4\] judiforus.vhd(48) " "Inferred latch for \"Coin\[4\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[5\] judiforus.vhd(48) " "Inferred latch for \"Coin\[5\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[6\] judiforus.vhd(48) " "Inferred latch for \"Coin\[6\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[7\] judiforus.vhd(48) " "Inferred latch for \"Coin\[7\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[8\] judiforus.vhd(48) " "Inferred latch for \"Coin\[8\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[9\] judiforus.vhd(48) " "Inferred latch for \"Coin\[9\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[10\] judiforus.vhd(48) " "Inferred latch for \"Coin\[10\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[11\] judiforus.vhd(48) " "Inferred latch for \"Coin\[11\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[12\] judiforus.vhd(48) " "Inferred latch for \"Coin\[12\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[13\] judiforus.vhd(48) " "Inferred latch for \"Coin\[13\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[14\] judiforus.vhd(48) " "Inferred latch for \"Coin\[14\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[15\] judiforus.vhd(48) " "Inferred latch for \"Coin\[15\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[16\] judiforus.vhd(48) " "Inferred latch for \"Coin\[16\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[17\] judiforus.vhd(48) " "Inferred latch for \"Coin\[17\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[18\] judiforus.vhd(48) " "Inferred latch for \"Coin\[18\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[19\] judiforus.vhd(48) " "Inferred latch for \"Coin\[19\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[20\] judiforus.vhd(48) " "Inferred latch for \"Coin\[20\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[21\] judiforus.vhd(48) " "Inferred latch for \"Coin\[21\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[22\] judiforus.vhd(48) " "Inferred latch for \"Coin\[22\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[23\] judiforus.vhd(48) " "Inferred latch for \"Coin\[23\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[24\] judiforus.vhd(48) " "Inferred latch for \"Coin\[24\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919711 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[25\] judiforus.vhd(48) " "Inferred latch for \"Coin\[25\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[26\] judiforus.vhd(48) " "Inferred latch for \"Coin\[26\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[27\] judiforus.vhd(48) " "Inferred latch for \"Coin\[27\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[28\] judiforus.vhd(48) " "Inferred latch for \"Coin\[28\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[29\] judiforus.vhd(48) " "Inferred latch for \"Coin\[29\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[30\] judiforus.vhd(48) " "Inferred latch for \"Coin\[30\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[31\] judiforus.vhd(48) " "Inferred latch for \"Coin\[31\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373919712 "|JudiForUs"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "judiforus.vhd" "Mod0" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671373920063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "judiforus.vhd" "Div0" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671373920063 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671373920063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671373920229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920230 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671373920230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373920285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373920285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373920292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373920292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373920309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373920309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671373920383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671373920383 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671373920383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373920413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373920413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373920421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373920421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373920436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373920436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[2\] " "Latch Gain\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[3\] " "Latch Gain\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[4\] " "Latch Gain\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[5\] " "Latch Gain\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[6\] " "Latch Gain\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[7\] " "Latch Gain\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[8\] " "Latch Gain\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[9\] " "Latch Gain\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[10\] " "Latch Gain\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[11\] " "Latch Gain\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[12\] " "Latch Gain\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[13\] " "Latch Gain\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[14\] " "Latch Gain\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[15\] " "Latch Gain\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920595 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[16\] " "Latch Gain\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[17\] " "Latch Gain\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[18\] " "Latch Gain\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[19\] " "Latch Gain\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[20\] " "Latch Gain\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[21\] " "Latch Gain\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[22\] " "Latch Gain\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[23\] " "Latch Gain\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[24\] " "Latch Gain\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[25\] " "Latch Gain\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[26\] " "Latch Gain\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[27\] " "Latch Gain\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[28\] " "Latch Gain\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[29\] " "Latch Gain\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[30\] " "Latch Gain\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Gain\[31\] " "Latch Gain\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[12\] " "Latch Coin\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[13\] " "Latch Coin\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[14\] " "Latch Coin\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[15\] " "Latch Coin\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[16\] " "Latch Coin\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920596 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[17\] " "Latch Coin\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[18\] " "Latch Coin\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[19\] " "Latch Coin\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[20\] " "Latch Coin\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[21\] " "Latch Coin\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[22\] " "Latch Coin\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[23\] " "Latch Coin\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[24\] " "Latch Coin\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[25\] " "Latch Coin\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[26\] " "Latch Coin\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[27\] " "Latch Coin\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[28\] " "Latch Coin\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[29\] " "Latch Coin\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[30\] " "Latch Coin\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[11\] " "Latch Coin\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[10\] " "Latch Coin\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[9\] " "Latch Coin\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[8\] " "Latch Coin\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[7\] " "Latch Coin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[6\] " "Latch Coin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[5\] " "Latch Coin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[4\] " "Latch Coin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[3\] " "Latch Coin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920597 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[2\] " "Latch Coin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920598 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[1\] " "Latch Coin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920598 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[0\] " "Latch Coin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920598 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Coin\[31\] " "Latch Coin\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Present.S0 " "Ports D and ENA on the latch are fed by the same signal Present.S0" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671373920598 ""}  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671373920598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671373920745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671373921154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671373921154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "567 " "Implemented 567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671373921285 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671373921285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671373921285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671373921285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671373921299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 21:32:01 2022 " "Processing ended: Sun Dec 18 21:32:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671373921299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671373921299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671373921300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373921299 ""}
