Background Subtraction on FPGA
==============================

Hardware used:

1. Digilent Atlys board (Spartan-6, Lx45 324)
2. Digilent VmodCAM - Stereo Camera Module

* VHDL + Verilog codes
* Project was deployed using Xilinx ISE WebPack

---
VIDEO:

[![IMAGE ALT TEXT HERE](http://img.youtube.com/vi/eRzhTgve97k/0.jpg)](http://www.youtube.com/watch?v=eRzhTgve97k)