
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Clean RRIP Policies: 2710231027102310 Dirty RRIP Policies: 700030007000300 PSEL Width: 10 Track Set: 4294967295 PSEL Mask: 1 Demote Mask: 4401400044014000DS Algo: 0Window size: 0
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /mnt/beegfs/iconst01/spec2017/Roms.trace.gz
NOT SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Roms.trace.gz
SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Roms.trace.gz
INITIAL
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Roms.trace.gz

champsim_seed used: 417

CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
 CLEAN-RRIP-POLICY-1: 2-7-1-0-2-3-1-0- CLEAN-RRIP-POLICY-2: 2-7-1-0-2-3-1-0-
 DIRTY-RRIP-POLICY-1: 0-7-0-0-0-3-0-0- DIRTY-RRIP-POLICY-2: 0-7-0-0-0-3-0-0-
 PSEL width: 10
Heartbeat CPU 0 instructions: 10000000 cycles: 4688045 heartbeat IPC: 2.13309 cumulative IPC: 2.13309 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 9325306 heartbeat IPC: 2.15645 cumulative IPC: 2.1447 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14019699 heartbeat IPC: 2.1302 cumulative IPC: 2.13985 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 18670119 heartbeat IPC: 2.15034 cumulative IPC: 2.14246 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 23323518 heartbeat IPC: 2.14897 cumulative IPC: 2.14376 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27976130 heartbeat IPC: 2.14933 cumulative IPC: 2.14469 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 32367260 heartbeat IPC: 2.27732 cumulative IPC: 2.16268 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 36304061 heartbeat IPC: 2.54013 cumulative IPC: 2.20361 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 40249247 heartbeat IPC: 2.53473 cumulative IPC: 2.23607 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 44211537 heartbeat IPC: 2.52379 cumulative IPC: 2.26185 (Simulation time: 0 hr 2 min 32 sec) 

Warmup complete CPU 0 instructions: 100000002 cycles: 44211538 (Simulation time: 0 hr 2 min 32 sec) 

Heartbeat CPU 0 instructions: 110000000 cycles: 51976817 heartbeat IPC: 1.28778 cumulative IPC: 1.28778 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 59992743 heartbeat IPC: 1.24752 cumulative IPC: 1.26733 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 68070334 heartbeat IPC: 1.23799 cumulative IPC: 1.2574 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 76011833 heartbeat IPC: 1.25921 cumulative IPC: 1.25785 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 84090054 heartbeat IPC: 1.2379 cumulative IPC: 1.25381 (Simulation time: 0 hr 4 min 3 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 93782031 heartbeat IPC: 1.03178 cumulative IPC: 1.2104 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 105723846 heartbeat IPC: 0.837394 cumulative IPC: 1.13798 (Simulation time: 0 hr 4 min 46 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 117902769 heartbeat IPC: 0.821091 cumulative IPC: 1.08561 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 130372955 heartbeat IPC: 0.801913 cumulative IPC: 1.04455 (Simulation time: 0 hr 5 min 33 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 143003864 heartbeat IPC: 0.791709 cumulative IPC: 1.01222 (Simulation time: 0 hr 5 min 56 sec) 
Finished CPU 0 instructions: 100000000 cycles: 98792334 cumulative IPC: 1.01222 (Simulation time: 0 hr 5 min 56 sec) 

CPU 0 Branch Prediction Accuracy: 99.6739% MPKI: 0.2477
Number of Branches: 7595796 Number of Mispredictions: 24770
Number of LOAD Instructions: 51377092
Number of LOAD Instructions (ROI): 51377092
Number of STORE Instructions: 16079815
Number of STORE Instructions (ROI): 16079815
Total Destination Memory Operands: 16371469
Total Destination Memory Operands (ROI): 16371469
Total Source Memory Operands: 51377092
Total Source Memory Operands (ROI): 51377092
Number of DEPENDED LOADS: 1779982
Number of DEPENDED LOADS (ROI): 1779982
Number of SQ_ADDED: 16371468
Number of SQ_ADDED (ROI): 16371468
Number of LQ_ADDED: 52587376
Number of LQ_ADDED (ROI): 52587376
Number of Instructions read from trace: 200000005

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.01222 instructions: 100000000 cycles: 98792334
ITLB TOTAL     ACCESS:   17951893  HIT:   17951892  MISS:          1
ITLB LOAD      ACCESS:   17951893  HIT:   17951892  MISS:          1
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB TOTAL MSHR MERGED:          0
ITLB LOAD MSHR MERGED:          0
ITLB RFO MSHR MERGED:          0
ITLB PREFETCH MSHR MERGED:          0
ITLB WRITEBACK MSHR MERGED:          0
ITLB TOTAL ACCESSES:   17951893 HITS:   17951892 MISSES:          1
ITLB LOAD ACCESSES:   17951893 HITS:   17951892 MISSES:          1
ITLB RFO ACCESSES:          0 HITS:          0 MISSES:          0
ITLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
ITLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
ITLB RQ ACCESS:   99999751
ITLB RQ TO_CACHE:   17951893
ITLB RQ MERGED:   82047858
ITLB RQ FORWARD:          0
ITLB WQ ACCESS:          0
ITLB WQ TO_CACHE:          0
ITLB WQ MERGED:          0
ITLB WQ FORWARD:          0
DTLB TOTAL     ACCESS:   27096485  HIT:   27013099  MISS:      83386
DTLB LOAD      ACCESS:   22859814  HIT:   22787998  MISS:      71816
DTLB RFO       ACCESS:    4236671  HIT:    4225101  MISS:      11570
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB TOTAL MSHR MERGED:      91777
DTLB LOAD MSHR MERGED:      78983
DTLB RFO MSHR MERGED:      12794
DTLB PREFETCH MSHR MERGED:          0
DTLB WRITEBACK MSHR MERGED:          0
DTLB TOTAL ACCESSES:   27188262 HITS:   27013099 MISSES:     175163
DTLB LOAD ACCESSES:   22938797 HITS:   22787998 MISSES:     150799
DTLB RFO ACCESSES:    4249465 HITS:    4225101 MISSES:      24364
DTLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
DTLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
DTLB RQ ACCESS:   35157533
DTLB RQ TO_CACHE:   27188262
DTLB RQ MERGED:    7969271
DTLB RQ FORWARD:          0
DTLB WQ ACCESS:          0
DTLB WQ TO_CACHE:          0
DTLB WQ MERGED:          0
DTLB WQ FORWARD:          0
L1D TOTAL     ACCESS:   32131053  HIT:   29220367  MISS:    2910686
L1D LOAD      ACCESS:   19169830  HIT:   18446995  MISS:     722835
L1D RFO       ACCESS:    3588874  HIT:    2911644  MISS:     677230
L1D PREFETCH  ACCESS:    9372349  HIT:    7861728  MISS:    1510621
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   20116231  ISSUED:   19832708  USEFUL:    1460682  USELESS:      49935
L1D TOTAL MSHR MERGED:    6859479
L1D LOAD MSHR MERGED:    1511847
L1D RFO MSHR MERGED:    2609738
L1D PREFETCH MSHR MERGED:    2737894
L1D WRITEBACK MSHR MERGED:          0
L1D TOTAL ACCESSES:   38990584 HITS:   29220418 MISSES:    9770166
L1D LOAD ACCESSES:   20116231 HITS:   18446995 MISSES:    1669236
L1D RFO ACCESSES:    6198597 HITS:    2911644 MISSES:    3286953
L1D PREFETCH ACCESSES:   12675756 HITS:    7861779 MISSES:    4813977
L1D WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1D RQ ACCESS:   28958891
L1D RQ TO_CACHE:   20116231
L1D RQ MERGED:    8842660
L1D RQ FORWARD:          0
L1D WQ ACCESS:    6198642
L1D WQ TO_CACHE:    6198597
L1D WQ MERGED:         45
L1D WQ FORWARD:         51
L1I TOTAL     ACCESS:   22441141  HIT:   22441026  MISS:        115
L1I LOAD      ACCESS:   22441141  HIT:   22441026  MISS:        115
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL MSHR MERGED:        286
L1I LOAD MSHR MERGED:        286
L1I RFO MSHR MERGED:          0
L1I PREFETCH MSHR MERGED:          0
L1I WRITEBACK MSHR MERGED:          0
L1I TOTAL ACCESSES:   22441427 HITS:   22441026 MISSES:        401
L1I LOAD ACCESSES:   22441427 HITS:   22441026 MISSES:        401
L1I RFO ACCESSES:          0 HITS:          0 MISSES:          0
L1I PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
L1I WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1I RQ ACCESS:   99999755
L1I RQ TO_CACHE:   22441427
L1I RQ MERGED:   77558328
L1I RQ FORWARD:          0
L1I WQ ACCESS:          0
L1I WQ TO_CACHE:          0
L1I WQ MERGED:          0
L1I WQ FORWARD:          0
L2C TOTAL     ACCESS:    3722192  HIT:    1238460  MISS:    2483732
L2C LOAD      ACCESS:     157495  HIT:      27268  MISS:     130227
L2C RFO       ACCESS:     677215  HIT:     103905  MISS:     573310
L2C PREFETCH  ACCESS:    2089096  HIT:     309209  MISS:    1779887
L2C WRITEBACK ACCESS:     798386  HIT:     798078  MISS:        308
L2C PREFETCH  REQUESTED:      14051  ISSUED:      14051  USEFUL:      34907  USELESS:    1744315
L2C TOTAL MSHR MERGED:        135
L2C LOAD MSHR MERGED:          0
L2C RFO MSHR MERGED:          0
L2C PREFETCH MSHR MERGED:        135
L2C WRITEBACK MSHR MERGED:          0
L2C TOTAL ACCESSES:    3722360 HITS:    1238471 MISSES:    2483889
L2C LOAD ACCESSES:     157504 HITS:      27277 MISSES:     130227
L2C RFO ACCESSES:     677215 HITS:     103905 MISSES:     573310
L2C PREFETCH ACCESSES:    2089255 HITS:     309211 MISSES:    1780044
L2C WRITEBACK ACCESSES:     798386 HITS:     798078 MISSES:        308
L2C RQ ACCESS:     834719
L2C RQ TO_CACHE:     834710
L2C RQ MERGED:          0
L2C RQ FORWARD:          0
L2C WQ ACCESS:     798386
L2C WQ TO_CACHE:     798386
L2C WQ MERGED:          0
L2C WQ FORWARD:         11
LLC TOTAL     ACCESS:    3191635  HIT:    2021735  MISS:    1169900
LLC LOAD      ACCESS:     130227  HIT:      69110  MISS:      61117
LLC RFO       ACCESS:     573301  HIT:     468454  MISS:     104847
LLC PREFETCH  ACCESS:    1779888  HIT:     855711  MISS:     924177
LLC WRITEBACK ACCESS:     708219  HIT:     628460  MISS:      79759
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       6688  USELESS:     914048
LLC TOTAL MSHR MERGED:          0
LLC LOAD MSHR MERGED:          0
LLC RFO MSHR MERGED:          0
LLC PREFETCH MSHR MERGED:          0
LLC WRITEBACK MSHR MERGED:          0
LLC TOTAL ACCESSES:    3191664 HITS:    2021763 MISSES:    1169901
LLC LOAD ACCESSES:     130227 HITS:      69110 MISSES:      61117
LLC RFO ACCESSES:     573310 HITS:     468463 MISSES:     104847
LLC PREFETCH ACCESSES:    1779908 HITS:     855730 MISSES:     924178
LLC WRITEBACK ACCESSES:     708219 HITS:     628460 MISSES:      79759
LLC 0 RQ ACCESS:     703537
LLC 0 RQ TO_CACHE:     703528
LLC 0 RQ MERGED:          0
LLC 0 RQ FORWARD:          0
LLC WQ ACCESS:     708219
LLC WQ TO_CACHE:     708219
LLC WQ MERGED:          0
LLC WQ FORWARD:         28
Major fault: 0 Minor fault: 30534
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats
All Misses: 1560197
All Hits: 3127620
SD Algo Stats - Switches: 0 SRR-Repls: 71954 BRR-Repls: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     723947  ROW_BUFFER_MISS:     366132
 DBUS_CONGESTED:     457116
 WQ ROW_BUFFER_HIT:      34026  ROW_BUFFER_MISS:     176074  FULL:          0

 AVG_CONGESTED_CYCLE: 13
LOADS RETIRED: 28980950
INSTR RETIRED: 100000000
