/******************************************************************************/
/*                                                                            */
/*  Copyright 2015  Broadcom Corporation                                      */
/*                                                                            */
/*     Unless you and Broadcom execute a separate written software license    */
/*     agreement governing  use of this software, this software is licensed   */
/*     to you under the terms of the GNU General Public License version 2     */
/*     (the GPL), available at                                                */
/*                                                                            */
/*          http://www.broadcom.com/licenses/GPLv2.php                        */
/*                                                                            */
/*     with the following added to such license:                              */
/*                                                                            */
/*     As a special exception, the copyright holders of this software give    */
/*     you permission to link this software with independent modules, and to  */
/*     copy and distribute the resulting executable under terms of your       */
/*     choice, provided that you also meet, for each linked independent       */
/*     module, the terms and conditions of the license of that module.        */
/*     An independent module is a module which is not derived from this       */
/*     software.  The special exception does not apply to any modifications   */
/*     of the software.                                                       */
/*     Notwithstanding the above, under no circumstances may you combine      */
/*     this software in any way with any other Broadcom software provided     */
/*     under a license other than the GPL, without Broadcom's express prior   */
/*     written consent.                                                       */
/*                                                                            */

#ifndef __GREYHOUND2_H
#define __GREYHOUND2_H

#include <asm/sizes.h>

#define BOARD_LATE_INIT

/* Architecture, CPU, etc */
#define CONFIG_ARMV7
#define CONFIG_IPROC                        0
#define CONFIG_IPROC_P7                     1
#define CONFIG_GREYHOUND2                   1

#define CONFIG_IPROC_MMU                    1
#define CONFIG_SYS_ARM_CACHE_WRITETHROUGH   1
#define CONFIG_MACH_TYPE                    4735

#ifndef CONFIG_IPROC_EMULATION
#define CONFIG_BOARD_EARLY_INIT_F           1
#define CONFIG_BOARD_LATE_INIT              1
#endif /* !CONFIG_IPROC_EMULATION */

/* Interrupt configuration */
#ifdef CONFIG_STDK_BUILD
#define STDK_BUILD
#define CONFIG_USE_IRQ                      1
#define CONFIG_STACKSIZE_IRQ                (1024)
#define CONFIG_STACKSIZE_FIQ                (1024)
#endif

/* SRAM configuration */
#ifdef CONFIG_L2C_AS_RAM
#define CONFIG_IPROC_SRAM_BASE              (0x50000000)
#define CONFIG_IPROC_SRAM_SIZE              (0x20000)
#else /* !CONFIG_L2C_AS_RAM */
#define CONFIG_IPROC_SRAM_BASE              (0x02000000)
#define CONFIG_IPROC_SRAM_SIZE              (0x8000)
#endif /* !CONFIG_L2C_AS_RAM */

/* Memory Info */
#if defined(CONFIG_IPROC_NO_DDR)
#ifndef CONFIG_NO_CODE_RELOC
#define CONFIG_NO_CODE_RELOC
#endif /* !CONFIG_NO_CODE_RELOC */
#define CONFIG_SYS_MALLOC_LEN               0x4000
#define CONFIG_PHYS_SDRAM_0                 CONFIG_IPROC_SRAM_BASE
#define CONFIG_PHYS_SDRAM_1                 CONFIG_IPROC_SRAM_BASE
#define CONFIG_PHYS_SDRAM_1_SIZE            CONFIG_IPROC_SRAM_SIZE
#define CONFIG_PHYS_SDRAM_RSVD_SIZE         0x0 /* bytes reserved from CONFIG_PHYS_SDRAM_1 for custom use */
#define CONFIG_SYS_INIT_SP_ADDR             (CONFIG_PHYS_SDRAM_0 + CONFIG_IPROC_SRAM_SIZE - CONFIG_SYS_MALLOC_LEN - CONFIG_ENV_SIZE - 0x200)
#else /* defined(CONFIG_IPROC_NO_DDR) */
#if (defined(CONFIG_DDR32) && defined(CONFIG_IPROC_DDR_ECC))
#error "Greyhound2 doesn't support 32-bit DDR with ECC."
#endif
#if defined(CONFIG_NO_CODE_RELOC)
/* Can only use SRAM */
#define CONFIG_SYS_MALLOC_LEN               0x1000
#define CONFIG_PHYS_SDRAM_0                 CONFIG_IPROC_SRAM_BASE
#define CONFIG_PHYS_SDRAM_1                 CONFIG_IPROC_SRAM_BASE
#define CONFIG_PHYS_SDRAM_1_SIZE            CONFIG_IPROC_SRAM_SIZE
#define CONFIG_PHYS_SDRAM_RSVD_SIZE         0x0 /* bytes reserved from CONFIG_PHYS_SDRAM_1 for custom use */
#define CONFIG_SYS_INIT_SP_ADDR             (CONFIG_PHYS_SDRAM_0 + CONFIG_IPROC_SRAM_SIZE - CONFIG_SYS_MALLOC_LEN - CONFIG_ENV_SIZE - 0x200)
#else
#define CONFIG_SYS_MALLOC_LEN               0x40000
#define CONFIG_PHYS_SDRAM_0                 CONFIG_IPROC_SRAM_BASE
#define CONFIG_PHYS_SDRAM_1                 0x60000000
#define CONFIG_PHYS_SDRAM_1_SIZE            (CONFIG_DDR_TOTAL_COLS * CONFIG_DDR_BYTES_PER_COL)
#define CONFIG_PHYS_SDRAM_RSVD_SIZE         0x0 /* bytes reserved from CONFIG_PHYS_SDRAM_1 for custom use */
#define CONFIG_SYS_STACK_SIZE               0x00002000
#define CONFIG_SYS_INIT_SP_ADDR             (CONFIG_PHYS_SDRAM_0 + CONFIG_IPROC_SRAM_SIZE - 0x2000 - 16)
#endif /* defined(CONFIG_NO_CODE_RELOC) */
#endif /* defined(CONFIG_IPROC_NO_DDR) */

#if !defined(CONFIG_IPROC_NO_DDR)
#ifdef CONFIG_RANGER3
#define CONFIG_DDR_ROW_BITS                 13
#define CONFIG_DDR_COL_BITS                 10
#define CONFIG_DDR_BANK_BITS                3
#else /* !CONFIG_REF_BOARD: SVK board */
/* For DDR3 & DDR4 16/32 bit mode in Emulator */
#define CONFIG_DDR_ROW_BITS                 15
#define CONFIG_DDR_COL_BITS                 10
#define CONFIG_DDR_BANK_BITS                3
#endif /* !CONFIG_REF_BOARD */
#define CONFIG_DDR_TOTAL_COLS               ((1 << CONFIG_DDR_ROW_BITS) * (1 << CONFIG_DDR_COL_BITS) * (1 << CONFIG_DDR_BANK_BITS))
#ifdef CONFIG_DDR32
#define CONFIG_DDR_BYTES_PER_COL            4
#else
#define CONFIG_DDR_BYTES_PER_COL            2
#endif
#endif /* !defined(CONFIG_IPROC_NO_DDR) */

#define CONFIG_SYS_MEMTEST_START            CONFIG_PHYS_SDRAM_1
#define CONFIG_SYS_MEMTEST_END              (CONFIG_PHYS_SDRAM_1 + CONFIG_PHYS_SDRAM_1_SIZE)
#define CONFIG_NR_DRAM_BANKS                1
#define CONFIG_SYS_SDRAM_BASE               (CONFIG_PHYS_SDRAM_1 + CONFIG_PHYS_SDRAM_RSVD_SIZE)
#define CONFIG_SYS_LOAD_ADDR                0x70000000
#define LINUX_BOOT_PARAM_ADDR               0x60200000

/* Clocks */
#define CONFIG_SYS_REF_CLK                  (25000000)
#define CONFIG_SYS_REF2_CLK                 (200000000)

#ifdef CONFIG_IPROC_EMULATION
#define IPROC_ARM_CLK                       (317500)
#define IPROC_AXI_CLK                       (91898*4)
#define IPROC_APB_CLK                       (91898)
#else /* CONFIG_IPROC_EMULATION */
#define IPROC_ARM_CLK                       (1250000000)
#define IPROC_AXI_CLK                       (400000000)
#define IPROC_APB_CLK                       (100000000)
#endif /* CONFIG_IPROC_EMULATION */

#ifdef CONFIG_IPROC_BOARD_DIAGS
/* Enabling this fails booting on HR board */
#define IPROC_BOARD_DIAGS

#define CONFIG_HAS_POST
/* See bitmask definition in post.h */
#ifdef CONFIG_RANGER3
#define CONFIG_POST         (CONFIG_SYS_POST_MEMORY|CONFIG_SYS_POST_QSPI |\
                             CONFIG_SYS_POST_UART | CONFIG_SYS_POST_ETHER)
#else
#define CONFIG_POST         (CONFIG_SYS_POST_MEMORY | CONFIG_SYS_POST_NAND | \
                             CONFIG_SYS_POST_QSPI | CONFIG_SYS_POST_UART | \
                             CONFIG_SYS_POST_ETHER | CONFIG_SYS_POST_RGMII | \
                             CONFIG_SYS_POST_MMC)
#endif
#define CONFIG_RANDOM_MACADDR
#define CONFIG_CMD_DIAG

#ifdef CONFIG_NO_CODE_RELOC
#define CONFIG_DIAGS_MEMTEST_START          0x60000000
#else
#define CONFIG_DIAGS_MEMTEST_START          0x61000000
#endif
#define CONFIG_DIAGS_MEMTEST_END            0xF0000000

/* Chip Common G UART 0 */
#ifndef CONFIG_NO_COM2
#define CONFIG_SYS_NS16550_COM2             (0x18021000)    /* Chip Common G UART 1 */
#endif
#ifndef CONFIG_NO_COM3
#define CONFIG_SYS_NS16550_COM3             (0x18022000)    /* Chip Common G UART 2 */
#endif
#ifndef CONFIG_NO_COM4
#define CONFIG_SYS_NS16550_COM4             (0x18023000)    /* Chip Common G UART 3 */
#endif

#define  CONFIG_UART0_INDEX                 1
#define  CONFIG_UART1_INDEX                 2
#define  CONFIG_UART2_INDEX                 3
#define  CONFIG_UART3_INDEX                 4
#endif /* CONFIG_IPROC_BOARD_DIAGS */


/* Serial Info */
#define CONFIG_SYS_NS16550
#define CONFIG_SYS_NS16550_SERIAL
#define CONFIG_CONS_INDEX                   1
#define CONFIG_SYS_NS16550_COM1             (0x18020000)
#define CONFIG_SYS_NS16550_REG_SIZE         (-4)    /* Post pad 3 bytes after each reg addr */
#define CONFIG_SYS_NS16550_CLK              iproc_get_uart_clk(0)
#ifdef CONFIG_IPROC_EMULATION
#define CONFIG_BAUDRATE                     300
#else /* CONFIG_IPROC_EMULATION */
#define CONFIG_BAUDRATE                     115200
#endif /* CONFIG_IPROC_EMULATION */
#define CONFIG_SYS_BAUDRATE_TABLE           {9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600} 

/* No flash by default */
#define CONFIG_SYS_NO_FLASH                 /* Not using NAND/NOR unmanaged flash */

#ifdef CONFIG_IPROC_MIN_FEATURES

#define CONFIG_ENV_IS_NOWHERE
#define CONFIG_ENV_SIZE                     0x1000 /* 4K */

#else /* CONFIG_IPROC_MIN_FEATURES */

/* Enable generic u-boot SPI flash drivers and commands */
#define CONFIG_CMD_SF
#define CONFIG_SPI_FLASH
#define CONFIG_SPI_FLASH_STMICRO_NS
#define CONFIG_SPI_FLASH_MACRONIX_NS
#define CONFIG_SPI_FLASH_SPANSION
#define CONFIG_SPI_FLASH_SST
#define CONFIG_SPI_FLASH_WINBOND
#define CONFIG_SPI_FLASH_ATMEL

/* SPI flash configurations */
#define CONFIG_IPROC_QSPI
#define CONFIG_IPROC_QSPI_BUS                   0
#define CONFIG_IPROC_QSPI_CS                    0

/* SPI flash configuration - flash specific */
#define CONFIG_IPROC_BSPI_DATA_LANES            1
#define CONFIG_IPROC_BSPI_ADDR_LANES            1
#define CONFIG_IPROC_BSPI_READ_CMD              0x0b
#define CONFIG_IPROC_BSPI_READ_DUMMY_CYCLES     8
#define CONFIG_SF_DEFAULT_SPEED                 50000000
#define CONFIG_SF_DEFAULT_MODE                  SPI_MODE_3

/* NAND flash configurations */
#define CONFIG_CMD_NAND 
#define CONFIG_IPROC_NAND 
#define CONFIG_SYS_MAX_NAND_DEVICE			1
#define CONFIG_SYS_NAND_BASE		        0xdeadbeef
#define CONFIG_SYS_NAND_ONFI_DETECTION

/* Board independent required settings */
#undef CONFIG_SYS_NO_FLASH
#define CONFIG_SYS_FLASH_CFI                 /* Flash is CFI compliant */
#define CONFIG_FLASH_CFI_DRIVER              /* Use the common CFI flash driver */
#define CONFIG_SYS_FLASH_EMPTY_INFO  /* print 'E' for empty sector on flinfo */
#define CONFIG_CMD_FLASH

/* Board dependent required NOR flash settings */
#define CONFIG_SYS_FLASH_BASE       0xe8000000   /* Address flash is mapped */
/* Max number of banks -- can be greater than available, but cannot be smaller */
#define CONFIG_SYS_MAX_FLASH_BANKS   1
/* Max number of sectors -- can be greater than available, but cannot be smaller */
#define CONFIG_SYS_MAX_FLASH_SECT    256

/* Big endian support for PNOR flash */
#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__
#define CONFIG_SYS_WRITE_SWAPPED_DATA
#endif

/* Optional NOR flash settings */
#define CONFIG_SYS_FLASH_PROTECTION   0           /* Use hardware flash protection */
#define CONFIG_SYS_FLASH_BANKS_LIST    {CONFIG_SYS_FLASH_BASE}
#define CONFIG_FLASH_SHOW_PROGRESS  1
#define CONFIG_SYS_FLASH_ERASE_TOUT 22000 /* Timeout for Flash Erase (in ms) */
#define CONFIG_SYS_FLASH_WRITE_TOUT 100 /* Timeout for Flash Write (in ms) */
#ifndef CONFIG_IPROC_EMULATION
#define CONFIG_SYS_FLASH_QUIET_TEST
#endif /* !CONFIG_IPROC_EMULATION */

/* Environment variables */
#ifdef CONFIG_NAND_IPROC_BOOT
#define CONFIG_ENV_IS_IN_NAND                   1
#define CONFIG_ENV_OFFSET                       0x200000
#define CONFIG_ENV_RANGE                        0x200000
#elif defined(CONFIG_NOR_IPROC_BOOT)
#undef CONFIG_SYS_NO_FLASH
#define CONFIG_ENV_IS_IN_FLASH
#define CONFIG_ENV_OFFSET                       0xc0000
#define CONFIG_ENV_ADDR                         (CONFIG_SYS_FLASH_BASE + 0xc0000)
#define CONFIG_ENV_SECT_SIZE                    0x20000 /* size of one complete sector */
#elif defined(CONFIG_SPI_FLASH)
#define CONFIG_ENV_IS_IN_SPI_FLASH              1
#define CONFIG_ENV_OFFSET                       0xc0000
#define CONFIG_ENV_SPI_MAX_HZ                   10000000
#define CONFIG_ENV_SPI_MODE                     SPI_MODE_3
#define CONFIG_ENV_SPI_BUS                      CONFIG_IPROC_QSPI_BUS
#define CONFIG_ENV_SPI_CS                       CONFIG_IPROC_QSPI_CS
#define CONFIG_ENV_SECT_SIZE                    0x10000     /* 64KB */
#else /* No flash defined */
#define CONFIG_ENV_IS_NOWHERE
#endif
#if defined(CONFIG_IPROC_NO_DDR) || defined(CONFIG_NO_CODE_RELOC)
#define CONFIG_ENV_SIZE                         0x400       /* 1KB */
#else
#if CONFIG_IPROC_EMULATION
#define CONFIG_ENV_SIZE                         0x1000      /* 4KB */
#else
#define CONFIG_ENV_SIZE                         0x10000     /* 64KB */
#endif
#endif

#ifndef CONFIG_ENV_IS_NOWHERE
#define CONFIG_CMD_SAVEENV 
#endif

/* Ethernet configuration */
#define CONFIG_BCMIPROC_ETH
#define CONFIG_CMD_NET
#define CONFIG_CMD_TFTPPUT
#define CONFIG_CMD_PING

#ifndef CONFIG_IPROC_EMULATION
#define CONFIG_CMD_DHCP
#define CONFIG_ENV_OVERWRITE                /* For overwriting 'ethaddr' */
#endif /* !CONFIG_IPROC_EMULATION */

#if !defined(CONFIG_RANGER3)
/* SDIO */
#define CONFIG_MMC
#ifdef CONFIG_MMC
#define CONFIG_GENERIC_MMC
#define CONFIG_SDHCI
#define CONFIG_MMC_SDHCI_IO_ACCESSORS
#define CONFIG_IPROC_SDHCI
#define CONFIG_DOS_PARTITION
#endif /* CONFIG_MMC */
#endif

/* AMAC configuration */
#define CONFIG_GMAC_NUM                         1

#if (defined(CONFIG_IPROC_NO_DDR) && defined(CONFIG_L2C_AS_RAM))
#define IPROC_ETH_MALLOC_BASE                   0x50010000
#elif defined(CONFIG_IPROC_EMULATION)
#define IPROC_ETH_MALLOC_BASE                   0x00D00000
#else
#define IPROC_ETH_MALLOC_BASE                   0x60D00000
#endif /* (defined(CONFIG_IPROC_NO_DDR) && defined(CONFIG_L2C_AS_RAM)) */

#ifdef CONFIG_RANGER3
#define CONFIG_EXTERNAL_PHY_BUS_ID              0x1
#define CONFIG_EXTERNAL_PHY_DEV_ID              0x18
#else
#define CONFIG_EXTERNAL_PHY_BUS_ID              0x2
#define CONFIG_EXTERNAL_PHY_DEV_ID              0x18
#endif /* CONFIG_RANGER3 */

#ifndef CONFIG_IPROC_EMULATION
/* u-boot rich features */
#define CONFIG_CMD_RUN
#define CONFIG_CMD_BOOT
#define CONFIG_CMD_LICENSE
#define CONFIG_CMD_ECHO
#define CONFIG_CMD_ITEST
#define CONFIG_CMD_MISC
#define CONFIG_CMD_SOURCE
#define CONFIG_CMD_MTDPARTS
#define CONFIG_MTD_DEVICE
#define MTDIDS_DEFAULT      "nand0=nand_iproc.0"
#define MTDPARTS_DEFAULT    "mtdparts=mtdparts=nand_iproc.0:1024k(nboot),1024k(nenv),8192k(nsystem),1038336k(ndata)"
#define CONFIG_SYS_HUSH_PARSER

#define CONFIG_CMD_USB
#ifdef CONFIG_CMD_USB
#define CONFIG_USB_EHCI
#define CONFIG_USB_EHCI_IPROC
#define CONFIG_USB_STORAGE
#define CONFIG_CMD_FAT
#define CONFIG_DOS_PARTITION
#define CONFIG_LEGACY_USB_INIT_SEQ
#endif

/* I2C */
#define CONFIG_CMD_I2C
#define CONFIG_IPROC_I2C
#define CONFIG_SYS_I2C_SPEED    100000  /* Default on 100KHz */
#define CONFIG_SYS_I2C_SLAVE    0xff    /* No slave address */
#define CONFIG_I2C_MULTI_BUS
#define CONFIG_SYS_MAX_I2C_BUS  3
#endif /* CONFIG_IPROC_EMULATION */
#endif /* CONFIG_IPROC_MIN_FEATURES */

#define CONFIG_SHMOO_SRAM_BUF                   CONFIG_IPROC_SRAM_BASE
#if !defined(CONFIG_IPROC_NO_DDR)
/* 
 * SHMOO and28 needs about 64K storage for calibration process 
 * The buffter will be released after trace calibration is done
 * and final config saved into flash 
 * For Greyhound2, we can only use l2 cache as this buffer
 */
#if !defined(CONFIG_SYS_NO_FLASH)
/* SHMOO values reuse */
#define CONFIG_SHMOO_AND28_REUSE                1
#endif
/* Memory test address to verify stored SHMOO values */
#define CONFIG_SHMOO_REUSE_MEMTEST_START        0x61000000
/* Memory test address to verify stored SHMOO values */
#define CONFIG_SHMOO_REUSE_MEMTEST_LENGTH       0x1000
/* Offset of SPI flash to save Shmoo values */
#define CONFIG_SHMOO_REUSE_QSPI_OFFSET          0x000E0000
/* Offset of NOR flash to save Shmoo values */
#define CONFIG_SHMOO_REUSE_NOR_OFFSET           0x000E0000
/* Offset of NAND flash to save Shmoo values */
#define CONFIG_SHMOO_REUSE_NAND_OFFSET          0x00400000
/* Range for the partition to support NAND bad blocks replacement */
#define CONFIG_SHMOO_REUSE_NAND_RANGE           0x00200000
/* Delay to wait for the magic character to force Shmoo; 0 to disable delay */
#define CONFIG_SHMOO_REUSE_DELAY_MSECS          50
#endif /* !CONFIG_IPROC_NO_DDR */

/* General U-Boot configuration */
#define CONFIG_SYS_CBSIZE                   1024    /* Console buffer size */
#define CONFIG_SYS_PBSIZE                   (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) /* Printbuffer size */
#define CONFIG_SYS_MAXARGS                  16
#define CONFIG_SYS_BARGSIZE                 CONFIG_SYS_CBSIZE
#define CONFIG_SYS_PROMPT                    "u-boot> "  
#define CONFIG_CMD_CONSOLE
#define CONFIG_CMD_MEMORY
#ifndef CONFIG_NO_CODE_RELOC
#define CONFIG_CMDLINE_EDITING
#endif
#ifndef CONFIG_IPROC_EMULATION
#define CONFIG_BOOTDELAY                    3
#define CONFIG_BOOTCOMMAND                  ""
#endif /* CONFIG_IPROC_EMULATION */

#define CONFIG_SYS_HZ                       1000

/* For booting Linux */
#define CONFIG_CMDLINE_TAG              /* ATAG_CMDLINE setup */
#define CONFIG_SETUP_MEMORY_TAGS        /* ATAG_MEM setup */
 
/* Undefine config_defaults.h */
#undef CONFIG_CMD_NFS
#undef CONFIG_BOOTM_NETBSD
#undef CONFIG_BOOTM_OSE
#undef CONFIG_BOOTM_RTEMS
#ifdef CONFIG_IPROC_MIN_FEATURES
#undef CONFIG_GZIP
#undef CONFIG_ZLIB
#endif /* CONFIG_IPROC_MIN_FEATURES */

/* Reduce memory usage further if using SRAM only */
#if (defined(CONFIG_IPROC_NO_DDR) || defined(CONFIG_NO_CODE_RELOC)) && \
	!defined(CONFIG_L2C_AS_RAM)
#define CONFIG_SYS_DCACHE_OFF
#define CONFIG_SYS_ICACHE_OFF
#undef CONFIG_ENV_SIZE
#define CONFIG_ENV_SIZE                     512
#endif

#endif /* __GREYHOUND2_H */
