
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 823a08e0, gcc 8.3.0-6+rpi1 -fPIC -Os)


-- Parsing `toplevel.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\toplevel'.
Successfully finished Verilog frontend.

-- Parsing `main.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: main.v
Parsing Verilog input from `main.v' to AST representation.
Generating RTLIL representation for module `\main'.
Successfully finished Verilog frontend.

-- Parsing `wbscope.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: wbscope.v
Parsing Verilog input from `wbscope.v' to AST representation.
Generating RTLIL representation for module `\wbscope'.
Successfully finished Verilog frontend.

-- Parsing `wbsdram.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: wbsdram.v
Parsing Verilog input from `wbsdram.v' to AST representation.
Generating RTLIL representation for module `\wbsdram'.
Successfully finished Verilog frontend.

-- Parsing `cpu/zipcpu.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: cpu/zipcpu.v
Parsing Verilog input from `cpu/zipcpu.v' to AST representation.
Generating RTLIL representation for module `\zipcpu'.
Successfully finished Verilog frontend.

-- Parsing `cpu/cpuops.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: cpu/cpuops.v
Parsing Verilog input from `cpu/cpuops.v' to AST representation.
Generating RTLIL representation for module `\cpuops'.
Successfully finished Verilog frontend.

-- Parsing `cpu/dblfetch.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: cpu/dblfetch.v
Parsing Verilog input from `cpu/dblfetch.v' to AST representation.
Generating RTLIL representation for module `\dblfetch'.
Successfully finished Verilog frontend.

-- Parsing `cpu/prefetch.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: cpu/prefetch.v
Parsing Verilog input from `cpu/prefetch.v' to AST representation.
Generating RTLIL representation for module `\prefetch'.
Successfully finished Verilog frontend.

-- Parsing `cpu/memops.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: cpu/memops.v
Parsing Verilog input from `cpu/memops.v' to AST representation.
Generating RTLIL representation for module `\memops'.
Successfully finished Verilog frontend.

-- Parsing `cpu/idecode.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: cpu/idecode.v
Parsing Verilog input from `cpu/idecode.v' to AST representation.
Generating RTLIL representation for module `\idecode'.
Successfully finished Verilog frontend.

-- Parsing `cpu/ziptimer.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: cpu/ziptimer.v
Parsing Verilog input from `cpu/ziptimer.v' to AST representation.
Generating RTLIL representation for module `\ziptimer'.
Successfully finished Verilog frontend.

-- Parsing `cpu/wbpriarbiter.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: cpu/wbpriarbiter.v
Parsing Verilog input from `cpu/wbpriarbiter.v' to AST representation.
Generating RTLIL representation for module `\wbpriarbiter'.
Successfully finished Verilog frontend.

-- Parsing `cpu/zipbones.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: cpu/zipbones.v
Parsing Verilog input from `cpu/zipbones.v' to AST representation.
Generating RTLIL representation for module `\zipbones'.
Successfully finished Verilog frontend.

-- Parsing `cpu/busdelay.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: cpu/busdelay.v
Parsing Verilog input from `cpu/busdelay.v' to AST representation.
Generating RTLIL representation for module `\busdelay'.
Successfully finished Verilog frontend.

-- Parsing `cpu/cpudefs.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: cpu/cpudefs.v
Parsing Verilog input from `cpu/cpudefs.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `cpu/icontrol.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: cpu/icontrol.v
Parsing Verilog input from `cpu/icontrol.v' to AST representation.
Generating RTLIL representation for module `\icontrol'.
Successfully finished Verilog frontend.

-- Parsing `cpu/div.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: cpu/div.v
Parsing Verilog input from `cpu/div.v' to AST representation.
Generating RTLIL representation for module `\div'.
Successfully finished Verilog frontend.

-- Parsing `cpu/mpyop.v' using frontend `verilog' --

18. Executing Verilog-2005 frontend: cpu/mpyop.v
Parsing Verilog input from `cpu/mpyop.v' to AST representation.
Generating RTLIL representation for module `\mpyop'.
Successfully finished Verilog frontend.

-- Parsing `cpu/wbdblpriarb.v' using frontend `verilog' --

19. Executing Verilog-2005 frontend: cpu/wbdblpriarb.v
Parsing Verilog input from `cpu/wbdblpriarb.v' to AST representation.
Generating RTLIL representation for module `\wbdblpriarb'.
Successfully finished Verilog frontend.

-- Parsing `cpu/slowmpy.v' using frontend `verilog' --

20. Executing Verilog-2005 frontend: cpu/slowmpy.v
Parsing Verilog input from `cpu/slowmpy.v' to AST representation.
Generating RTLIL representation for module `\slowmpy'.
Successfully finished Verilog frontend.

-- Parsing `wbgpio.v' using frontend `verilog' --

21. Executing Verilog-2005 frontend: wbgpio.v
Parsing Verilog input from `wbgpio.v' to AST representation.
Generating RTLIL representation for module `\wbgpio'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbconsole.v' using frontend `verilog' --

22. Executing Verilog-2005 frontend: ../hexbus/hbconsole.v
Parsing Verilog input from `../hexbus/hbconsole.v' to AST representation.
Generating RTLIL representation for module `\hbconsole'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbdechex.v' using frontend `verilog' --

23. Executing Verilog-2005 frontend: ../hexbus/hbdechex.v
Parsing Verilog input from `../hexbus/hbdechex.v' to AST representation.
Generating RTLIL representation for module `\hbdechex'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbdeword.v' using frontend `verilog' --

24. Executing Verilog-2005 frontend: ../hexbus/hbdeword.v
Parsing Verilog input from `../hexbus/hbdeword.v' to AST representation.
Generating RTLIL representation for module `\hbdeword'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbexec.v' using frontend `verilog' --

25. Executing Verilog-2005 frontend: ../hexbus/hbexec.v
Parsing Verilog input from `../hexbus/hbexec.v' to AST representation.
Generating RTLIL representation for module `\hbexec'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbgenhex.v' using frontend `verilog' --

26. Executing Verilog-2005 frontend: ../hexbus/hbgenhex.v
Parsing Verilog input from `../hexbus/hbgenhex.v' to AST representation.
Generating RTLIL representation for module `\hbgenhex'.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:83.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:84.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:85.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:86.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:87.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:88.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:89.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:90.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:91.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:92.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:93.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:94.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:95.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:96.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:97.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:98.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:100.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:101.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:102.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:103.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:105.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:106.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:107.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:108.
Warning: wire '\w_gx_char' is assigned in a block at ../hexbus/hbgenhex.v:109.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbidle.v' using frontend `verilog' --

27. Executing Verilog-2005 frontend: ../hexbus/hbidle.v
Parsing Verilog input from `../hexbus/hbidle.v' to AST representation.
Generating RTLIL representation for module `\hbidle'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbints.v' using frontend `verilog' --

28. Executing Verilog-2005 frontend: ../hexbus/hbints.v
Parsing Verilog input from `../hexbus/hbints.v' to AST representation.
Generating RTLIL representation for module `\hbints'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbnewline.v' using frontend `verilog' --

29. Executing Verilog-2005 frontend: ../hexbus/hbnewline.v
Parsing Verilog input from `../hexbus/hbnewline.v' to AST representation.
Generating RTLIL representation for module `\hbnewline'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/hbpack.v' using frontend `verilog' --

30. Executing Verilog-2005 frontend: ../hexbus/hbpack.v
Parsing Verilog input from `../hexbus/hbpack.v' to AST representation.
Generating RTLIL representation for module `\hbpack'.
Successfully finished Verilog frontend.

-- Parsing `../hexbus/console.v' using frontend `verilog' --

31. Executing Verilog-2005 frontend: ../hexbus/console.v
Parsing Verilog input from `../hexbus/console.v' to AST representation.
Generating RTLIL representation for module `\console'.
Warning: reg '\txf_wb_write' is assigned in a continuous assignment at ../hexbus/console.v:301.
Warning: reg '\txf_wb_data' is assigned in a continuous assignment at ../hexbus/console.v:302.
Successfully finished Verilog frontend.

-- Parsing `../pport/ppio.v' using frontend `verilog' --

32. Executing Verilog-2005 frontend: ../pport/ppio.v
Parsing Verilog input from `../pport/ppio.v' to AST representation.
Generating RTLIL representation for module `\ppio'.
Successfully finished Verilog frontend.

-- Parsing `../pport/pport.v' using frontend `verilog' --

33. Executing Verilog-2005 frontend: ../pport/pport.v
Parsing Verilog input from `../pport/pport.v' to AST representation.
Generating RTLIL representation for module `\pport'.
Successfully finished Verilog frontend.

-- Parsing `../pport/ufifo.v' using frontend `verilog' --

34. Executing Verilog-2005 frontend: ../pport/ufifo.v
Parsing Verilog input from `../pport/ufifo.v' to AST representation.
Generating RTLIL representation for module `\ufifo'.
Successfully finished Verilog frontend.

-- Parsing `memdev.v' using frontend `verilog' --

35. Executing Verilog-2005 frontend: memdev.v
Parsing Verilog input from `memdev.v' to AST representation.
Generating RTLIL representation for module `\memdev'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -blif catzip.blif -json catzip.json -top toplevel' --

36. Executing SYNTH_ICE40 pass.

36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

36.2. Executing HIERARCHY pass (managing design hierarchy).

36.2.1. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \ppio
Used module:     \main
Used module:         \icontrol
Used module:         \memdev
Used module:         \ziptimer
Used module:         \console
Used module:         \busdelay
Used module:         \wbpriarbiter
Used module:         \hbconsole
Used module:             \hbnewline
Used module:             \hbgenhex
Used module:             \hbdeword
Used module:             \hbidle
Used module:             \hbints
Used module:             \hbexec
Used module:             \hbpack
Used module:             \hbdechex
Used module:         \pport
Used module:         \wbgpio
Used module:         \zipbones
Used module:             \zipcpu
Used module:                 \memops
Used module:                 \div
Used module:                 \wbdblpriarb
Used module:                 \cpuops
Used module:                     \mpyop
Used module:                 \idecode
Used module:                 \dblfetch
Used module:         \wbsdram
Used module:         \wbscope
Parameter \W = 16

36.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ppio'.
Parameter \W = 16
Generating RTLIL representation for module `$paramod\ppio\W=16'.
Parameter 1 (\IUSED) = 15

36.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\icontrol'.
Parameter 1 (\IUSED) = 15
Generating RTLIL representation for module `$paramod\icontrol\IUSED=15'.
Parameter \LGMEMSZ = 13
Parameter \EXTRACLOCK = 1

36.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memdev'.
Parameter \LGMEMSZ = 13
Parameter \EXTRACLOCK = 1
Generating RTLIL representation for module `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1'.
Parameter \VW = 16

36.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ziptimer'.
Parameter \VW = 16
Generating RTLIL representation for module `$paramod\ziptimer\VW=16'.
Parameter 1 (\AW) = 23

36.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\busdelay'.
Parameter 1 (\AW) = 23
Generating RTLIL representation for module `$paramod\busdelay\AW=23'.
Parameter 1 (\DW) = 32
Parameter 2 (\AW) = 23

36.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\wbpriarbiter'.
Parameter 1 (\DW) = 32
Parameter 2 (\AW) = 23
Generating RTLIL representation for module `$paramod\wbpriarbiter\DW=32\AW=23'.
Parameter 1 (\NIN) = 2
Parameter 2 (\NOUT) = 11
Parameter 3 (\DEFAULT) = 11'00000000000

36.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\wbgpio'.
Parameter 1 (\NIN) = 2
Parameter 2 (\NOUT) = 11
Parameter 3 (\DEFAULT) = 11'00000000000
Generating RTLIL representation for module `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000'.
Parameter \VW = 16
Parameter \RELOADABLE = 0

36.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ziptimer'.
Parameter \VW = 16
Parameter \RELOADABLE = 0
Generating RTLIL representation for module `$paramod\ziptimer\VW=16\RELOADABLE=0'.
Parameter 1 (\RESET_ADDRESS) = 10485760
Parameter 2 (\ADDRESS_WIDTH) = 23
Parameter 3 (\LGICACHE) = 8
Parameter 4 (\START_HALTED) = 1'1

36.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\zipbones'.
Parameter 1 (\RESET_ADDRESS) = 10485760
Parameter 2 (\ADDRESS_WIDTH) = 23
Parameter 3 (\LGICACHE) = 8
Parameter 4 (\START_HALTED) = 1'1
Generating RTLIL representation for module `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones'.
Parameter \LGMEM = 4
Parameter \SYNCHRONOUS = 1
Parameter \HOLDOFFBITS = 4

36.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\wbscope'.
Parameter \LGMEM = 4
Parameter \SYNCHRONOUS = 1
Parameter \HOLDOFFBITS = 4
Generating RTLIL representation for module `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4'.
Parameter \RESET_ADDRESS = 1048576
Parameter \ADDRESS_WIDTH = 30
Parameter \LGICACHE = 8
Parameter \WITH_LOCAL_BUS = 0

36.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\zipcpu'.
Parameter \RESET_ADDRESS = 1048576
Parameter \ADDRESS_WIDTH = 30
Parameter \LGICACHE = 8
Parameter \WITH_LOCAL_BUS = 0
Generating RTLIL representation for module `$paramod$146fd212984b63421aac14fa1f864742a76f6d9e\zipcpu'.
Parameter \ADDRESS_WIDTH = 30
Parameter \IMPLEMENT_LOCK = 1'0
Parameter \WITH_LOCAL_BUS = 1'1

36.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\memops'.
Parameter \ADDRESS_WIDTH = 30
Parameter \IMPLEMENT_LOCK = 1'0
Parameter \WITH_LOCAL_BUS = 1'1
Generating RTLIL representation for module `$paramod\memops\ADDRESS_WIDTH=30\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'1'.
Parameter \DW = 32
Parameter \AW = 30

36.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\wbdblpriarb'.
Parameter \DW = 32
Parameter \AW = 30
Generating RTLIL representation for module `$paramod\wbdblpriarb\DW=32\AW=30'.
Parameter 1 (\IMPLEMENT_MPY) = 10

36.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\cpuops'.
Parameter 1 (\IMPLEMENT_MPY) = 10
Generating RTLIL representation for module `$paramod\cpuops\IMPLEMENT_MPY=10'.
Parameter \ADDRESS_WIDTH = 30
Parameter \OPT_MPY = 1'1
Parameter \OPT_EARLY_BRANCHING = 1'0
Parameter \OPT_PIPELINED = 1'0
Parameter \OPT_DIVIDE = 1'1
Parameter \OPT_FPU = 1'0
Parameter \OPT_CIS = 1'1
Parameter \OPT_LOCK = 1'0
Parameter \OPT_OPIPE = 1'0
Parameter \OPT_SIM = 1'0
Parameter \OPT_NO_USERMODE = 1'0

36.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\idecode'.
Parameter \ADDRESS_WIDTH = 30
Parameter \OPT_MPY = 1'1
Parameter \OPT_EARLY_BRANCHING = 1'0
Parameter \OPT_PIPELINED = 1'0
Parameter \OPT_DIVIDE = 1'1
Parameter \OPT_FPU = 1'0
Parameter \OPT_CIS = 1'1
Parameter \OPT_LOCK = 1'0
Parameter \OPT_OPIPE = 1'0
Parameter \OPT_SIM = 1'0
Parameter \OPT_NO_USERMODE = 1'0
Generating RTLIL representation for module `$paramod$a4c01e21d9b6c3b3cb883e4511ff119cbcc34358\idecode'.
Parameter 1 (\ADDRESS_WIDTH) = 30

36.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\dblfetch'.
Parameter 1 (\ADDRESS_WIDTH) = 30
Generating RTLIL representation for module `$paramod\dblfetch\ADDRESS_WIDTH=30'.
Parameter \IMPLEMENT_MPY = 10

36.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\mpyop'.
Parameter \IMPLEMENT_MPY = 10
Generating RTLIL representation for module `$paramod\mpyop\IMPLEMENT_MPY=10'.

36.2.19. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \ppio
Used module:     $paramod\ppio\W=16
Used module:     \main
Used module:         $paramod\icontrol\IUSED=15
Used module:         $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1
Used module:         $paramod\ziptimer\VW=16
Used module:         \console
Used module:         $paramod\busdelay\AW=23
Used module:         $paramod\wbpriarbiter\DW=32\AW=23
Used module:         \hbconsole
Used module:             \hbnewline
Used module:             \hbgenhex
Used module:             \hbdeword
Used module:             \hbidle
Used module:             \hbints
Used module:             \hbexec
Used module:             \hbpack
Used module:             \hbdechex
Used module:         \pport
Used module:         $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000
Used module:         $paramod\ziptimer\VW=16\RELOADABLE=0
Used module:         $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones
Used module:             \zipcpu
Used module:                 $paramod\memops\ADDRESS_WIDTH=30\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'1
Used module:                 \div
Used module:                 $paramod\wbdblpriarb\DW=32\AW=30
Used module:                 $paramod\cpuops\IMPLEMENT_MPY=10
Used module:                     \mpyop
Used module:                 $paramod$a4c01e21d9b6c3b3cb883e4511ff119cbcc34358\idecode
Used module:                 $paramod\dblfetch\ADDRESS_WIDTH=30
Used module:         \wbsdram
Used module:         $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4
Parameter \RESET_ADDRESS = 10485760
Parameter \ADDRESS_WIDTH = 23
Parameter \LGICACHE = 8
Parameter \WITH_LOCAL_BUS = 0

36.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\zipcpu'.
Parameter \RESET_ADDRESS = 10485760
Parameter \ADDRESS_WIDTH = 23
Parameter \LGICACHE = 8
Parameter \WITH_LOCAL_BUS = 0
Generating RTLIL representation for module `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu'.
Parameter \IMPLEMENT_MPY = 10
Found cached RTLIL representation for module `$paramod\mpyop\IMPLEMENT_MPY=10'.

36.2.21. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \ppio
Used module:     $paramod\ppio\W=16
Used module:     \main
Used module:         $paramod\icontrol\IUSED=15
Used module:         $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1
Used module:         $paramod\ziptimer\VW=16
Used module:         \console
Used module:         $paramod\busdelay\AW=23
Used module:         $paramod\wbpriarbiter\DW=32\AW=23
Used module:         \hbconsole
Used module:             \hbnewline
Used module:             \hbgenhex
Used module:             \hbdeword
Used module:             \hbidle
Used module:             \hbints
Used module:             \hbexec
Used module:             \hbpack
Used module:             \hbdechex
Used module:         \pport
Used module:         $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000
Used module:         $paramod\ziptimer\VW=16\RELOADABLE=0
Used module:         $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones
Used module:             $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu
Used module:                 \memops
Used module:                 \div
Used module:                 \wbdblpriarb
Used module:                 \cpuops
Used module:                     $paramod\mpyop\IMPLEMENT_MPY=10
Used module:                         \slowmpy
Used module:                 \idecode
Used module:                 \dblfetch
Used module:         \wbsdram
Used module:         $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4
Parameter \LGNA = 6
Parameter \NA = 33

36.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\slowmpy'.
Parameter \LGNA = 6
Parameter \NA = 33
Generating RTLIL representation for module `$paramod\slowmpy\LGNA=6\NA=33'.
Parameter \ADDRESS_WIDTH = 23
Parameter \IMPLEMENT_LOCK = 1'0
Parameter \WITH_LOCAL_BUS = 1'0

36.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\memops'.
Parameter \ADDRESS_WIDTH = 23
Parameter \IMPLEMENT_LOCK = 1'0
Parameter \WITH_LOCAL_BUS = 1'0
Generating RTLIL representation for module `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0'.
Parameter \DW = 32
Parameter \AW = 23

36.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\wbdblpriarb'.
Parameter \DW = 32
Parameter \AW = 23
Generating RTLIL representation for module `$paramod\wbdblpriarb\DW=32\AW=23'.
Parameter 1 (\IMPLEMENT_MPY) = 10
Found cached RTLIL representation for module `$paramod\cpuops\IMPLEMENT_MPY=10'.
Parameter \ADDRESS_WIDTH = 23
Parameter \OPT_MPY = 1'1
Parameter \OPT_EARLY_BRANCHING = 1'0
Parameter \OPT_PIPELINED = 1'0
Parameter \OPT_DIVIDE = 1'1
Parameter \OPT_FPU = 1'0
Parameter \OPT_CIS = 1'1
Parameter \OPT_LOCK = 1'0
Parameter \OPT_OPIPE = 1'0
Parameter \OPT_SIM = 1'0
Parameter \OPT_NO_USERMODE = 1'0

36.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\idecode'.
Parameter \ADDRESS_WIDTH = 23
Parameter \OPT_MPY = 1'1
Parameter \OPT_EARLY_BRANCHING = 1'0
Parameter \OPT_PIPELINED = 1'0
Parameter \OPT_DIVIDE = 1'1
Parameter \OPT_FPU = 1'0
Parameter \OPT_CIS = 1'1
Parameter \OPT_LOCK = 1'0
Parameter \OPT_OPIPE = 1'0
Parameter \OPT_SIM = 1'0
Parameter \OPT_NO_USERMODE = 1'0
Generating RTLIL representation for module `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode'.
Parameter 1 (\ADDRESS_WIDTH) = 23

36.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\dblfetch'.
Parameter 1 (\ADDRESS_WIDTH) = 23
Generating RTLIL representation for module `$paramod\dblfetch\ADDRESS_WIDTH=23'.

36.2.27. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \ppio
Used module:     $paramod\ppio\W=16
Used module:     \main
Used module:         $paramod\icontrol\IUSED=15
Used module:         $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1
Used module:         $paramod\ziptimer\VW=16
Used module:         \console
Used module:         $paramod\busdelay\AW=23
Used module:         $paramod\wbpriarbiter\DW=32\AW=23
Used module:         \hbconsole
Used module:             \hbnewline
Used module:             \hbgenhex
Used module:             \hbdeword
Used module:             \hbidle
Used module:             \hbints
Used module:             \hbexec
Used module:             \hbpack
Used module:             \hbdechex
Used module:         \pport
Used module:         $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000
Used module:         $paramod\ziptimer\VW=16\RELOADABLE=0
Used module:         $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones
Used module:             $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu
Used module:                 $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0
Used module:                 \div
Used module:                 $paramod\wbdblpriarb\DW=32\AW=23
Used module:                 $paramod\cpuops\IMPLEMENT_MPY=10
Used module:                     $paramod\mpyop\IMPLEMENT_MPY=10
Used module:                         $paramod\slowmpy\LGNA=6\NA=33
Used module:                 $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode
Used module:                 $paramod\dblfetch\ADDRESS_WIDTH=23
Used module:         \wbsdram
Used module:         $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4

36.2.28. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \ppio
Used module:     $paramod\ppio\W=16
Used module:     \main
Used module:         $paramod\icontrol\IUSED=15
Used module:         $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1
Used module:         $paramod\ziptimer\VW=16
Used module:         \console
Used module:         $paramod\busdelay\AW=23
Used module:         $paramod\wbpriarbiter\DW=32\AW=23
Used module:         \hbconsole
Used module:             \hbnewline
Used module:             \hbgenhex
Used module:             \hbdeword
Used module:             \hbidle
Used module:             \hbints
Used module:             \hbexec
Used module:             \hbpack
Used module:             \hbdechex
Used module:         \pport
Used module:         $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000
Used module:         $paramod\ziptimer\VW=16\RELOADABLE=0
Used module:         $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones
Used module:             $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu
Used module:                 $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0
Used module:                 \div
Used module:                 $paramod\wbdblpriarb\DW=32\AW=23
Used module:                 $paramod\cpuops\IMPLEMENT_MPY=10
Used module:                     $paramod\mpyop\IMPLEMENT_MPY=10
Used module:                         $paramod\slowmpy\LGNA=6\NA=33
Used module:                 $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode
Used module:                 $paramod\dblfetch\ADDRESS_WIDTH=23
Used module:         \wbsdram
Used module:         $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4
Removing unused module `$paramod\dblfetch\ADDRESS_WIDTH=30'.
Removing unused module `$paramod$a4c01e21d9b6c3b3cb883e4511ff119cbcc34358\idecode'.
Removing unused module `$paramod\wbdblpriarb\DW=32\AW=30'.
Removing unused module `$paramod\memops\ADDRESS_WIDTH=30\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'1'.
Removing unused module `$paramod$146fd212984b63421aac14fa1f864742a76f6d9e\zipcpu'.
Removing unused module `\memdev'.
Removing unused module `\ufifo'.
Removing unused module `\wbgpio'.
Removing unused module `\slowmpy'.
Removing unused module `\wbdblpriarb'.
Removing unused module `\mpyop'.
Removing unused module `\icontrol'.
Removing unused module `\busdelay'.
Removing unused module `\zipbones'.
Removing unused module `\wbpriarbiter'.
Removing unused module `\ziptimer'.
Removing unused module `\idecode'.
Removing unused module `\memops'.
Removing unused module `\prefetch'.
Removing unused module `\dblfetch'.
Removing unused module `\cpuops'.
Removing unused module `\zipcpu'.
Removing unused module `\wbscope'.
Removed 23 unused modules.
Mapping positional arguments of cell $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.NO_CACHE.MEM.domem ($paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0).
Mapping positional arguments of cell $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.DIVIDE.thedivide (div).
Mapping positional arguments of cell $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.pformem ($paramod\wbdblpriarb\DW=32\AW=23).
Mapping positional arguments of cell $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.doalu ($paramod\cpuops\IMPLEMENT_MPY=10).
Mapping positional arguments of cell $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.instruction_decoder ($paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode).
Mapping positional arguments of cell $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.pf ($paramod\dblfetch\ADDRESS_WIDTH=23).
Mapping positional arguments of cell $paramod\mpyop\IMPLEMENT_MPY=10.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi ($paramod\slowmpy\LGNA=6\NA=33).
Mapping positional arguments of cell hbconsole.addnl (hbnewline).
Mapping positional arguments of cell hbconsole.genhex (hbgenhex).
Mapping positional arguments of cell hbconsole.unpackx (hbdeword).
Mapping positional arguments of cell hbconsole.addidles (hbidle).
Mapping positional arguments of cell hbconsole.addints (hbints).
Mapping positional arguments of cell hbconsole.wbexec (hbexec).
Mapping positional arguments of cell hbconsole.packxi (hbpack).
Mapping positional arguments of cell hbconsole.dechxi (hbdechex).
Mapping positional arguments of cell $paramod\cpuops\IMPLEMENT_MPY=10.thempy ($paramod\mpyop\IMPLEMENT_MPY=10).
Mapping positional arguments of cell $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.thecpu ($paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu).
Mapping positional arguments of cell main.buspici ($paramod\icontrol\IUSED=15).
Mapping positional arguments of cell main.bkrami ($paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1).
Mapping positional arguments of cell main.bustimeri ($paramod\ziptimer\VW=16).
Mapping positional arguments of cell main.consolei (console).
Mapping positional arguments of cell main.hb_dwbi_delay ($paramod\busdelay\AW=23).
Mapping positional arguments of cell main.bus_arbiter ($paramod\wbpriarbiter\DW=32\AW=23).
Mapping positional arguments of cell main.genbus (hbconsole).
Mapping positional arguments of cell main.hbi_pp (pport).
Mapping positional arguments of cell main.gpioi ($paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000).
Mapping positional arguments of cell main.watchdogi ($paramod\ziptimer\VW=16\RELOADABLE=0).
Mapping positional arguments of cell main.swic ($paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones).
Mapping positional arguments of cell main.sdrami (wbsdram).
Mapping positional arguments of cell main.sdramscopei ($paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4).
Mapping positional arguments of cell toplevel.hbi_io (ppio).
Mapping positional arguments of cell toplevel.sdramioi ($paramod\ppio\W=16).
Mapping positional arguments of cell toplevel.thedesign (main).

36.3. Executing PROC pass (convert processes to netlists).

36.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1491$3814'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1114$3788'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:949$3731'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:650$3702'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:478$3666'.
Found and cleaned up 1 empty switch in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:429$4438'.
Found and cleaned up 1 empty switch in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:389$4423'.
Found and cleaned up 1 empty switch in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:182$3369'.
Found and cleaned up 1 empty switch in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:163$3360'.
Found and cleaned up 1 empty switch in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
Found and cleaned up 1 empty switch in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:124$4229'.
Found and cleaned up 1 empty switch in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
Found and cleaned up 1 empty switch in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:238$2645'.
Cleaned up 14 empty switches.

36.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:2401$4157 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:2278$4145 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2246$4138 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:2223$4133 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2170$4125 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2152$4120 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2133$4112 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2095$4102 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2061$4093 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2049$4083 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2028$4082 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 5 switch rules as full_case in process $proc$cpu/zipcpu.v:1972$4054 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:1930$4043 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1471$4035 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:1447$4030 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1211$4015 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 4 switch rules as full_case in process $proc$cpu/zipcpu.v:2537$3984 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2464$3970 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 4 switch rules as full_case in process $proc$cpu/zipcpu.v:2341$3963 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 3 switch rules as full_case in process $proc$cpu/zipcpu.v:2329$3960 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:2318$3956 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 6 switch rules as full_case in process $proc$cpu/zipcpu.v:2300$3936 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2289$3923 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2114$3918 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:2076$3911 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1956$3907 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1865$3884 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1842$3878 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1833$3873 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1559$3833 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:1551$3818 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 3 switch rules as full_case in process $proc$cpu/zipcpu.v:1491$3814 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1483$3811 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1114$3788 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:1079$3780 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:1035$3763 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:1008$3755 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 2 switch rules as full_case in process $proc$cpu/zipcpu.v:988$3746 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 3 switch rules as full_case in process $proc$cpu/zipcpu.v:977$3740 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:966$3737 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 3 switch rules as full_case in process $proc$cpu/zipcpu.v:949$3731 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$cpu/zipcpu.v:903$3728 in module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Marked 1 switch rules as full_case in process $proc$../pport/pport.v:144$2157 in module pport.
Marked 1 switch rules as full_case in process $proc$../pport/pport.v:123$2145 in module pport.
Marked 1 switch rules as full_case in process $proc$../pport/pport.v:89$2128 in module pport.
Marked 2 switch rules as full_case in process $proc$../hexbus/console.v:289$2098 in module console.
Marked 2 switch rules as full_case in process $proc$../hexbus/console.v:273$2088 in module console.
Marked 1 switch rules as full_case in process $proc$../hexbus/console.v:168$2084 in module console.
Marked 1 switch rules as full_case in process $proc$../hexbus/console.v:157$2078 in module console.
Marked 1 switch rules as full_case in process $proc$../hexbus/console.v:356$2076 in module console.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbpack.v:107$2061 in module hbpack.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbpack.v:88$2060 in module hbpack.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbpack.v:75$2051 in module hbpack.
Marked 4 switch rules as full_case in process $proc$../hexbus/hbnewline.v:82$2032 in module hbnewline.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbints.v:102$2019 in module hbints.
Marked 3 switch rules as full_case in process $proc$../hexbus/hbints.v:90$2010 in module hbints.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbints.v:81$2005 in module hbints.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbints.v:72$1999 in module hbints.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbints.v:63$1993 in module hbints.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbidle.v:91$1984 in module hbidle.
Marked 3 switch rules as full_case in process $proc$../hexbus/hbidle.v:80$1978 in module hbidle.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbidle.v:71$1975 in module hbidle.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbgenhex.v:81$1969 in module hbgenhex.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbgenhex.v:74$1967 in module hbgenhex.
Marked 4 switch rules as full_case in process $proc$../hexbus/hbexec.v:278$1960 in module hbexec.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbexec.v:192$1943 in module hbexec.
Marked 3 switch rules as full_case in process $proc$../hexbus/hbexec.v:121$1935 in module hbexec.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbdeword.v:95$1920 in module hbdeword.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbdeword.v:83$1916 in module hbdeword.
Marked 3 switch rules as full_case in process $proc$../hexbus/hbdeword.v:64$1908 in module hbdeword.
Marked 1 switch rules as full_case in process $proc$../hexbus/hbdechex.v:60$1905 in module hbdechex.
Marked 2 switch rules as full_case in process $proc$../hexbus/hbconsole.v:171$1894 in module hbconsole.
Marked 1 switch rules as full_case in process $proc$cpu/dblfetch.v:219$4550 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 2 switch rules as full_case in process $proc$cpu/dblfetch.v:203$4540 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 2 switch rules as full_case in process $proc$cpu/dblfetch.v:184$4533 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 1 switch rules as full_case in process $proc$cpu/dblfetch.v:177$4530 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 1 switch rules as full_case in process $proc$cpu/dblfetch.v:167$4527 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 2 switch rules as full_case in process $proc$cpu/dblfetch.v:158$4522 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 1 switch rules as full_case in process $proc$cpu/dblfetch.v:145$4518 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 1 switch rules as full_case in process $proc$cpu/dblfetch.v:138$4515 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 1 switch rules as full_case in process $proc$cpu/dblfetch.v:120$4504 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 2 switch rules as full_case in process $proc$cpu/dblfetch.v:87$4482 in module $paramod\dblfetch\ADDRESS_WIDTH=23.
Marked 2 switch rules as full_case in process $proc$cpu/idecode.v:743$4467 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Marked 3 switch rules as full_case in process $proc$cpu/idecode.v:367$4461 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Removed 1 dead cases from process $proc$cpu/idecode.v:184$4455 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Marked 2 switch rules as full_case in process $proc$cpu/idecode.v:184$4455 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Marked 2 switch rules as full_case in process $proc$cpu/idecode.v:458$4443 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Marked 2 switch rules as full_case in process $proc$cpu/idecode.v:429$4438 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Marked 1 switch rules as full_case in process $proc$cpu/idecode.v:389$4423 in module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Marked 1 switch rules as full_case in process $proc$cpu/cpuops.v:182$3369 in module $paramod\cpuops\IMPLEMENT_MPY=10.
Marked 1 switch rules as full_case in process $proc$cpu/cpuops.v:163$3360 in module $paramod\cpuops\IMPLEMENT_MPY=10.
Marked 2 switch rules as full_case in process $proc$cpu/cpuops.v:136$3353 in module $paramod\cpuops\IMPLEMENT_MPY=10.
Marked 2 switch rules as full_case in process $proc$cpu/wbdblpriarb.v:134$4284 in module $paramod\wbdblpriarb\DW=32\AW=23.
Marked 1 switch rules as full_case in process $proc$cpu/div.v:330$1809 in module div.
Marked 3 switch rules as full_case in process $proc$cpu/div.v:313$1806 in module div.
Marked 3 switch rules as full_case in process $proc$cpu/div.v:302$1802 in module div.
Marked 2 switch rules as full_case in process $proc$cpu/div.v:282$1798 in module div.
Marked 2 switch rules as full_case in process $proc$cpu/div.v:259$1794 in module div.
Marked 1 switch rules as full_case in process $proc$cpu/div.v:248$1789 in module div.
Marked 1 switch rules as full_case in process $proc$cpu/div.v:237$1785 in module div.
Marked 2 switch rules as full_case in process $proc$cpu/div.v:223$1783 in module div.
Marked 2 switch rules as full_case in process $proc$cpu/div.v:206$1779 in module div.
Marked 2 switch rules as full_case in process $proc$cpu/div.v:191$1777 in module div.
Marked 4 switch rules as full_case in process $proc$cpu/div.v:172$1773 in module div.
Marked 3 switch rules as full_case in process $proc$cpu/div.v:148$1766 in module div.
Marked 2 switch rules as full_case in process $proc$cpu/div.v:133$1764 in module div.
Marked 1 switch rules as full_case in process $proc$cpu/memops.v:101$4273 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 2 switch rules as full_case in process $proc$cpu/memops.v:232$4270 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 3 switch rules as full_case in process $proc$cpu/memops.v:217$4264 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 1 switch rules as full_case in process $proc$cpu/memops.v:210$4259 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 3 switch rules as full_case in process $proc$cpu/memops.v:167$4254 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 3 switch rules as full_case in process $proc$cpu/memops.v:152$4251 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 3 switch rules as full_case in process $proc$cpu/memops.v:140$4248 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 2 switch rules as full_case in process $proc$cpu/memops.v:122$4245 in module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Marked 2 switch rules as full_case in process $proc$cpu/slowmpy.v:101$4220 in module $paramod\slowmpy\LGNA=6\NA=33.
Marked 3 switch rules as full_case in process $proc$cpu/slowmpy.v:80$4214 in module $paramod\slowmpy\LGNA=6\NA=33.
Marked 1 switch rules as full_case in process $proc$wbscope.v:407$2681 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 2 switch rules as full_case in process $proc$wbscope.v:385$2673 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:366$2667 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:353$2661 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:259$2649 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:238$2645 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:231$2640 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:215$2638 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 1 switch rules as full_case in process $proc$wbscope.v:147$2632 in module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Marked 3 switch rules as full_case in process $proc$cpu/zipbones.v:158$2597 in module $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.
Marked 1 switch rules as full_case in process $proc$cpu/ziptimer.v:168$2579 in module $paramod\ziptimer\VW=16\RELOADABLE=0.
Marked 3 switch rules as full_case in process $proc$cpu/ziptimer.v:152$2574 in module $paramod\ziptimer\VW=16\RELOADABLE=0.
Marked 3 switch rules as full_case in process $proc$cpu/ziptimer.v:138$2570 in module $paramod\ziptimer\VW=16\RELOADABLE=0.
Marked 2 switch rules as full_case in process $proc$cpu/ziptimer.v:99$2566 in module $paramod\ziptimer\VW=16\RELOADABLE=0.
Marked 1 switch rules as full_case in process $proc$cpu/wbpriarbiter.v:102$2535 in module $paramod\wbpriarbiter\DW=32\AW=23.
Marked 4 switch rules as full_case in process $proc$cpu/busdelay.v:119$2495 in module $paramod\busdelay\AW=23.
Marked 1 switch rules as full_case in process $proc$cpu/ziptimer.v:115$2485 in module $paramod\ziptimer\VW=16.
Marked 1 switch rules as full_case in process $proc$cpu/ziptimer.v:168$2477 in module $paramod\ziptimer\VW=16.
Marked 3 switch rules as full_case in process $proc$cpu/ziptimer.v:152$2472 in module $paramod\ziptimer\VW=16.
Marked 3 switch rules as full_case in process $proc$cpu/ziptimer.v:138$2468 in module $paramod\ziptimer\VW=16.
Marked 2 switch rules as full_case in process $proc$cpu/ziptimer.v:99$2464 in module $paramod\ziptimer\VW=16.
Marked 1 switch rules as full_case in process $proc$memdev.v:94$2436 in module $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.
Marked 1 switch rules as full_case in process $proc$memdev.v:146$2432 in module $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.
Marked 1 switch rules as full_case in process $proc$cpu/icontrol.v:125$2419 in module $paramod\icontrol\IUSED=15.
Marked 1 switch rules as full_case in process $proc$cpu/icontrol.v:116$2416 in module $paramod\icontrol\IUSED=15.
Marked 2 switch rules as full_case in process $proc$cpu/icontrol.v:107$2409 in module $paramod\icontrol\IUSED=15.
Marked 2 switch rules as full_case in process $proc$cpu/icontrol.v:99$2405 in module $paramod\icontrol\IUSED=15.
Marked 3 switch rules as full_case in process $proc$wbsdram.v:568$507 in module wbsdram.
Marked 1 switch rules as full_case in process $proc$wbsdram.v:562$506 in module wbsdram.
Marked 4 switch rules as full_case in process $proc$wbsdram.v:486$496 in module wbsdram.
Marked 14 switch rules as full_case in process $proc$wbsdram.v:268$276 in module wbsdram.
Marked 1 switch rules as full_case in process $proc$wbsdram.v:219$256 in module wbsdram.
Marked 2 switch rules as full_case in process $proc$wbsdram.v:184$249 in module wbsdram.
Marked 1 switch rules as full_case in process $proc$wbsdram.v:134$240 in module wbsdram.
Marked 1 switch rules as full_case in process $proc$wbsdram.v:119$233 in module wbsdram.
Marked 1 switch rules as full_case in process $proc$main.v:1016$103 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:650$78 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:601$74 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:547$55 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:479$48 in module main.
Removed 1 dead cases from process $proc$main.v:472$47 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:472$47 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:465$43 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:450$42 in module main.
Marked 1 switch rules as full_case in process $proc$main.v:423$39 in module main.
Removed a total of 2 dead cases.

36.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 66 redundant assignments.
Promoted 321 assignments to connections.

36.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2245$4208'.
  Set init value: \GEN_UHALT_PHASE.r_uhalt_phase = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2222$4207'.
  Set init value: \GEN_IHALT_PHASE.r_ihalt_phase = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2169$4206'.
  Set init value: \DIVERR.r_udiv_err_flag = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2151$4205'.
  Set init value: \DIVERR.r_idiv_err_flag = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2132$4204'.
  Set init value: \SET_USER_BUSERR.r_ubus_err_flag = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2094$4203'.
  Set init value: \SET_USER_ILLEGAL_INSN.r_ill_err_u = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2060$4202'.
  Set init value: \SET_TRAP_N_UBREAK.r_ubreak = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2048$4201'.
  Set init value: \SET_TRAP_N_UBREAK.r_trap = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2027$4200'.
  Set init value: \SET_GIE.r_gie = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1446$4199'.
  Set init value: \GEN_ALU_PHASE.r_alu_phase = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1210$4198'.
  Set init value: \OPT_CIS_OP_PHASE.r_op_phase = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2494$4197'.
  Set init value: \debug_trigger = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2462$4196'.
  Set init value: \r_dbg_stall = 1'1
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2340$4195'.
  Set init value: \new_pc = 1'1
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2328$4194'.
  Set init value: \r_clear_icache = 1'1
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2317$4193'.
  Set init value: \last_write_to_cc = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2299$4192'.
  Set init value: \pf_pc = 25'0101000000000000000000000
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2288$4191'.
  Set init value: \ipc = 25'0101000000000000000000000
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2113$4190'.
  Set init value: \ibus_err_flag = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2075$4189'.
  Set init value: \ill_err_i = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1906$4188'.
  Set init value: \sleep = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1864$4187'.
  Set init value: \break_en = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1550$4186'.
  Set init value: \mem_pc_valid = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1549$4185'.
  Set init value: \r_alu_pc_valid = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1482$4184'.
  Set init value: \dbgv = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1414$4183'.
  Set init value: \alu_wR = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1413$4182'.
  Set init value: \alu_wF = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1113$4181'.
  Set init value: \op_illegal = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1078$4180'.
  Set init value: \r_op_break = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1034$4179'.
  Set init value: \op_valid_fpu = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1033$4178'.
  Set init value: \op_valid_div = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1032$4177'.
  Set init value: \op_valid_mem = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1031$4176'.
  Set init value: \op_valid_alu = 1'0
Found init rule in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1030$4175'.
  Set init value: \op_valid = 1'0
Found init rule in `\pport.$proc$../pport/pport.v:143$2168'.
  Set init value: \o_pp_data = 8'11111111
Found init rule in `\pport.$proc$../pport/pport.v:129$2167'.
  Set init value: \o_tx_busy = 1'0
Found init rule in `\pport.$proc$../pport/pport.v:122$2166'.
  Set init value: \loaded = 1'0
Found init rule in `\pport.$proc$../pport/pport.v:113$2165'.
  Set init value: \o_rx_stb = 1'0
Found init rule in `\pport.$proc$../pport/pport.v:88$2164'.
  Set init value: \o_pp_clkfb = 1'0
Found init rule in `\pport.$proc$../pport/pport.v:84$2163'.
  Set init value: \pp_stb = 1'0
Found init rule in `\pport.$proc$../pport/pport.v:83$2162'.
  Set init value: \pp_clk_transfer = 6'000000
Found init rule in `\console.$proc$../hexbus/console.v:288$2118'.
  Set init value: \TX_NOFIFO.r_txf_err = 1'0
Found init rule in `\console.$proc$../hexbus/console.v:272$2117'.
  Set init value: \TX_NOFIFO.r_txf_wb_write = 1'0
Found init rule in `\console.$proc$../hexbus/console.v:156$2116'.
  Set init value: \RX_NOFIFO.r_rx_fifo_full = 1'0
Found init rule in `\console.$proc$../hexbus/console.v:348$2115'.
  Set init value: \o_wb_ack = 1'0
Found init rule in `\console.$proc$../hexbus/console.v:345$2114'.
  Set init value: \r_wb_ack = 1'0
Found init rule in `\hbpack.$proc$../hexbus/hbpack.v:106$2065'.
  Set init value: \o_pck_word = 34'0000000000000000000000000000000000
Found init rule in `\hbpack.$proc$../hexbus/hbpack.v:87$2064'.
  Set init value: \r_word = 34'0000000000000000000000000000000000
Found init rule in `\hbpack.$proc$../hexbus/hbpack.v:83$2063'.
  Set init value: \o_pck_stb = 1'0
Found init rule in `\hbpack.$proc$../hexbus/hbpack.v:74$2062'.
  Set init value: \cmd_loaded = 1'0
Found init rule in `\hbnewline.$proc$../hexbus/hbnewline.v:81$2050'.
  Set init value: \o_nl_byte = 7'1111111
Found init rule in `\hbnewline.$proc$../hexbus/hbnewline.v:80$2049'.
  Set init value: \loaded = 1'0
Found init rule in `\hbnewline.$proc$../hexbus/hbnewline.v:79$2048'.
  Set init value: \o_nl_stb = 1'0
Found init rule in `\hbnewline.$proc$../hexbus/hbnewline.v:78$2047'.
  Set init value: \cr_state = 1'0
Found init rule in `\hbnewline.$proc$../hexbus/hbnewline.v:77$2046'.
  Set init value: \last_cr = 1'1
Found init rule in `\hbints.$proc$../hexbus/hbints.v:101$2031'.
  Set init value: \o_int_word = 34'1101000000000000000000000000000000
Found init rule in `\hbints.$proc$../hexbus/hbints.v:100$2030'.
  Set init value: \int_loaded = 1'1
Found init rule in `\hbints.$proc$../hexbus/hbints.v:89$2029'.
  Set init value: \o_int_stb = 1'0
Found init rule in `\hbints.$proc$../hexbus/hbints.v:80$2028'.
  Set init value: \loaded = 1'0
Found init rule in `\hbints.$proc$../hexbus/hbints.v:71$2027'.
  Set init value: \pending_interrupt = 1'0
Found init rule in `\hbints.$proc$../hexbus/hbints.v:62$2026'.
  Set init value: \int_state = 1'0
Found init rule in `\hbidle.$proc$../hexbus/hbidle.v:90$1992'.
  Set init value: \o_idl_word = 34'1101100000000000000000000000000000
Found init rule in `\hbidle.$proc$../hexbus/hbidle.v:79$1991'.
  Set init value: \o_idl_stb = 1'0
Found init rule in `\hbidle.$proc$../hexbus/hbidle.v:70$1990'.
  Set init value: \idle_counter = 30'000000000000000000000000000000
Found init rule in `\hbidle.$proc$../hexbus/hbidle.v:69$1989'.
  Set init value: \idle_stb = 1'0
Found init rule in `\hbgenhex.$proc$../hexbus/hbgenhex.v:112$1974'.
  Set init value: \o_gx_char = 7'0000000
Found init rule in `\hbgenhex.$proc$../hexbus/hbgenhex.v:73$1973'.
  Set init value: \o_gx_stb = 1'0
Found init rule in `\hbexec.$proc$../hexbus/hbexec.v:277$1966'.
  Set init value: \o_rsp_word = 34'1100000000000000000000000000000000
Found init rule in `\hbexec.$proc$../hexbus/hbexec.v:276$1965'.
  Set init value: \o_rsp_stb = 1'1
Found init rule in `\hbexec.$proc$../hexbus/hbexec.v:191$1964'.
  Set init value: \newaddr = 1'0
Found init rule in `\hbexec.$proc$../hexbus/hbexec.v:120$1963'.
  Set init value: \o_wb_stb = 1'0
Found init rule in `\hbexec.$proc$../hexbus/hbexec.v:119$1962'.
  Set init value: \o_wb_cyc = 1'0
Found init rule in `\hbdeword.$proc$../hexbus/hbdeword.v:62$1926'.
  Set init value: \r_len = 4'0000
Found init rule in `\hbdeword.$proc$../hexbus/hbdeword.v:61$1925'.
  Set init value: \o_dw_stb = 1'0
Found init rule in `\hbdechex.$proc$../hexbus/hbdechex.v:56$1907'.
  Set init value: \o_dh_stb = 1'0
Found init rule in `\hbdechex.$proc$../hexbus/hbdechex.v:52$1906'.
  Set init value: \o_reset = 1'1
Found init rule in `\hbconsole.$proc$../hexbus/hbconsole.v:170$1898'.
  Set init value: \ps_full = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:218$4567'.
  Set init value: \cache_illegal = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:202$4566'.
  Set init value: \cache_valid = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:183$4565'.
  Set init value: \o_illegal = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:176$4564'.
  Set init value: \o_pc = 25'xxxxxxxxxxxxxxxxxxxxxxx00
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:166$4563'.
  Set init value: \o_insn = 32'11111111111111111111111111111111
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:157$4562'.
  Set init value: \o_valid = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:144$4561'.
  Set init value: \o_wb_addr = 23'11111111111111111111111
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:137$4560'.
  Set init value: \invalid_bus_cycle = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:119$4559'.
  Set init value: \inflight = 2'00
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:86$4558'.
  Set init value: \o_wb_stb = 1'0
Found init rule in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:85$4557'.
  Set init value: \o_wb_cyc = 1'0
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:366$4481'.
  Set init value: \GEN_CIS_PHASE.r_phase = 1'0
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:729$4480'.
  Set init value: \r_valid = 1'0
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:457$4479'.
  Set init value: \o_lock = 1'0
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:456$4478'.
  Set init value: \o_FP = 1'0
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:455$4477'.
  Set init value: \o_DV = 1'0
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:454$4476'.
  Set init value: \o_dcdB = 7'0000000
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:453$4475'.
  Set init value: \o_dcdA = 7'0000000
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:452$4474'.
  Set init value: \o_dcdR = 7'0000000
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:428$4473'.
  Set init value: \o_pc = 25'0000000000000000000000000
Found init rule in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:388$4472'.
  Set init value: \o_illegal = 1'0
Found init rule in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:181$3391'.
  Set init value: \o_valid = 1'0
Found init rule in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:162$3390'.
  Set init value: \r_busy = 1'0
Found init rule in `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:133$4310'.
  Set init value: \r_a_owner = 1'1
Found init rule in `\div.$proc$cpu/div.v:329$1822'.
  Set init value: \r_c = 1'0
Found init rule in `\div.$proc$cpu/div.v:312$1821'.
  Set init value: \o_quotient = 0
Found init rule in `\div.$proc$cpu/div.v:301$1820'.
  Set init value: \r_sign = 1'0
Found init rule in `\div.$proc$cpu/div.v:281$1819'.
  Set init value: \r_divisor = 0
Found init rule in `\div.$proc$cpu/div.v:236$1818'.
  Set init value: \pre_sign = 1'0
Found init rule in `\div.$proc$cpu/div.v:222$1817'.
  Set init value: \last_bit = 1'0
Found init rule in `\div.$proc$cpu/div.v:205$1816'.
  Set init value: \r_bit = 5'00000
Found init rule in `\div.$proc$cpu/div.v:190$1815'.
  Set init value: \o_err = 1'0
Found init rule in `\div.$proc$cpu/div.v:171$1814'.
  Set init value: \o_valid = 1'0
Found init rule in `\div.$proc$cpu/div.v:147$1813'.
  Set init value: \o_busy = 1'0
Found init rule in `\div.$proc$cpu/div.v:132$1812'.
  Set init value: \r_busy = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:216$4283'.
  Set init value: \o_err = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:209$4282'.
  Set init value: \o_valid = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:166$4281'.
  Set init value: \o_wb_sel = 4'0000
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:165$4280'.
  Set init value: \o_wb_data = 0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:164$4279'.
  Set init value: \o_wb_we = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:151$4278'.
  Set init value: \o_wb_stb_lcl = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:139$4277'.
  Set init value: \o_wb_stb_gbl = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:121$4276'.
  Set init value: \r_wb_cyc_lcl = 1'0
Found init rule in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:120$4275'.
  Set init value: \r_wb_cyc_gbl = 1'0
Found init rule in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:79$4234'.
  Set init value: \o_busy = 1'0
Found init rule in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:78$4233'.
  Set init value: \o_done = 1'0
Found init rule in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:77$4232'.
  Set init value: \aux = 1'0
Found init rule in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:73$4231'.
  Set init value: \almost_done = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:404$2697'.
  Set init value: \br_level_interrupt = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:352$2696'.
  Set init value: \br_wb_ack = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:351$2695'.
  Set init value: \br_pre_wb_ack = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:348$2694'.
  Set init value: \br_wb_ack = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:258$2693'.
  Set init value: \dr_primed = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:257$2692'.
  Set init value: \waddr = 4'0000
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:230$2691'.
  Set init value: \counter = 4'0000
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:229$2690'.
  Set init value: \dr_stopped = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:214$2689'.
  Set init value: \dr_triggered = 1'0
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:146$2688'.
  Set init value: \br_holdoff = 4'0100
Found init rule in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:145$2687'.
  Set init value: \br_config = 3'000
Found init rule in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:232$2623'.
  Set init value: \dbg_ack = 1'0
Found init rule in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:176$2622'.
  Set init value: \cmd_addr = 5'00000
Found init rule in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:172$2621'.
  Set init value: \cmd_step = 1'0
Found init rule in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:168$2620'.
  Set init value: \cmd_clear_pf_cache = 1'1
Found init rule in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:157$2619'.
  Set init value: \cmd_halt = 1'1
Found init rule in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:153$2618'.
  Set init value: \cmd_reset = 1'1
Found init rule in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:174$2591'.
  Set init value: \o_wb_ack = 1'0
Found init rule in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:167$2590'.
  Set init value: \o_int = 1'0
Found init rule in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:151$2589'.
  Set init value: \r_zero = 1'1
Found init rule in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:137$2588'.
  Set init value: \r_value = 16'0000000000000000
Found init rule in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:98$2587'.
  Set init value: \r_running = 1'0
Found init rule in `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:79$2564'.
  Set init value: \o_gpio = 11'00000000000
Found init rule in `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:101$2555'.
  Set init value: \r_a_owner = 1'1
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:118$2534'.
  Set init value: \o_wb_err = 1'0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:117$2533'.
  Set init value: \o_wb_ack = 1'0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:116$2532'.
  Set init value: \r_sel = 4'0000
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:115$2531'.
  Set init value: \r_data = 0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:114$2530'.
  Set init value: \r_addr = 23'00000000000000000000000
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:113$2529'.
  Set init value: \r_we = 1'0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:112$2528'.
  Set init value: \r_stb = 1'0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:111$2527'.
  Set init value: \o_dly_sel = 4'0000
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:110$2526'.
  Set init value: \o_dly_data = 0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:109$2525'.
  Set init value: \o_dly_addr = 23'00000000000000000000000
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:108$2524'.
  Set init value: \o_dly_we = 1'0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:107$2523'.
  Set init value: \o_dly_stb = 1'0
Found init rule in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:106$2522'.
  Set init value: \o_dly_cyc = 1'0
Found init rule in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:113$2494'.
  Set init value: \r_auto_reload = 1'0
Found init rule in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:174$2493'.
  Set init value: \o_wb_ack = 1'0
Found init rule in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:167$2492'.
  Set init value: \o_int = 1'0
Found init rule in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:151$2491'.
  Set init value: \r_zero = 1'1
Found init rule in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:137$2490'.
  Set init value: \r_value = 16'0000000000000000
Found init rule in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:98$2489'.
  Set init value: \r_running = 1'0
Found init rule in `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:93$2462'.
  Set init value: \last_stb = 1'0
Found init rule in `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:145$2461'.
  Set init value: \o_wb_ack = 1'0
Found init rule in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:124$2425'.
  Set init value: \r_interrupt = 1'0
Found init rule in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:115$2424'.
  Set init value: \r_gie = 1'0
Found init rule in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:106$2423'.
  Set init value: \r_int_enable = 15'000000000000000
Found init rule in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:98$2422'.
  Set init value: \r_int_state = 15'000000000000000
Found init rule in `\wbsdram.$proc$wbsdram.v:485$581'.
  Set init value: \m_ram_dmod = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:484$580'.
  Set init value: \m_ram_we_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:483$579'.
  Set init value: \m_ram_cas_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:482$578'.
  Set init value: \m_ram_ras_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:481$577'.
  Set init value: \m_ram_cs_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:480$576'.
  Set init value: \m_state = 2'01
Found init rule in `\wbsdram.$proc$wbsdram.v:479$575'.
  Set init value: \m_ram_addr = 13'0000000100001
Found init rule in `\wbsdram.$proc$wbsdram.v:478$574'.
  Set init value: \maintenance_clocks_zero = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:477$573'.
  Set init value: \maintenance_clocks = 4'1111
Found init rule in `\wbsdram.$proc$wbsdram.v:476$572'.
  Set init value: \maintenance_mode = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:459$571'.
  Set init value: \startup_hold = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:458$570'.
  Set init value: \startup_idle = 16'0101000000010100
Found init rule in `\wbsdram.$proc$wbsdram.v:262$557'.
  Set init value: \o_ram_dqm = 2'11
Found init rule in `\wbsdram.$proc$wbsdram.v:261$556'.
  Set init value: \o_ram_we_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:260$555'.
  Set init value: \o_ram_cas_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:259$554'.
  Set init value: \o_ram_ras_n = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:258$553'.
  Set init value: \o_ram_cs_n = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:257$552'.
  Set init value: \nxt_dmod = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:256$551'.
  Set init value: \o_ram_dmod = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:255$550'.
  Set init value: \o_wb_stall = 1'1
Found init rule in `\wbsdram.$proc$wbsdram.v:254$549'.
  Set init value: \clocks_til_idle = 3'000
Found init rule in `\wbsdram.$proc$wbsdram.v:253$548'.
  Set init value: \r_barrell_ack = 6'000000
Found init rule in `\wbsdram.$proc$wbsdram.v:228$547'.
  Set init value: \fwd_bank_valid = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:218$546'.
  Set init value: \r_bank_valid = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:183$545'.
  Set init value: \fwd_addr = 23'00000000000000100000000
Found init rule in `\wbsdram.$proc$wbsdram.v:182$544'.
  Set init value: \r_addr = 23'00000000000000000000000
Found init rule in `\wbsdram.$proc$wbsdram.v:180$543'.
  Set init value: \r_pending = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:139$542'.
  Set init value: \in_refresh = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:133$541'.
  Set init value: \in_refresh_clk = 3'000
Found init rule in `\wbsdram.$proc$wbsdram.v:127$540'.
  Set init value: \need_refresh = 1'0
Found init rule in `\wbsdram.$proc$wbsdram.v:118$539'.
  Set init value: \refresh_clk = 10'0000000000
Found init rule in `\main.$proc$main.v:1015$108'.
  Set init value: \r_pwrcount_data = 0
Found init rule in `\main.$proc$main.v:445$107'.
  Set init value: \r_wb_sio_ack = 1'0

36.3.5. Executing PROC_ARST pass (detect async resets in processes).

36.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2245$4208'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2222$4207'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2169$4206'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2151$4205'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2132$4204'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2094$4203'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2060$4202'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2048$4201'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2027$4200'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1446$4199'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1210$4198'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2494$4197'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2462$4196'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2340$4195'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2328$4194'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2317$4193'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2299$4192'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2288$4191'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2113$4190'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2075$4189'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1906$4188'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1864$4187'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1550$4186'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1549$4185'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1482$4184'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1414$4183'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1413$4182'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1113$4181'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1078$4180'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1034$4179'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1033$4178'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1032$4177'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1031$4176'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1030$4175'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2453$4161'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2401$4157'.
     1/6: $0\o_dbg_reg[31:0] [31:23]
     2/6: $0\o_dbg_reg[31:0] [22:16]
     3/6: $0\o_dbg_reg[31:0] [15]
     4/6: $0\o_dbg_reg[31:0] [14:6]
     5/6: $0\o_dbg_reg[31:0] [5]
     6/6: $0\o_dbg_reg[31:0] [4:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2398$4155'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2278$4145'.
     1/1: $0\SET_USER_PC.r_upc[24:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2246$4138'.
     1/1: $0\GEN_UHALT_PHASE.r_uhalt_phase[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2223$4133'.
     1/1: $0\GEN_IHALT_PHASE.r_ihalt_phase[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2170$4125'.
     1/1: $0\DIVERR.r_udiv_err_flag[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2152$4120'.
     1/1: $0\DIVERR.r_idiv_err_flag[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2133$4112'.
     1/1: $0\SET_USER_BUSERR.r_ubus_err_flag[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2095$4102'.
     1/1: $0\SET_USER_ILLEGAL_INSN.r_ill_err_u[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2061$4093'.
     1/1: $0\SET_TRAP_N_UBREAK.r_ubreak[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2049$4083'.
     1/1: $0\SET_TRAP_N_UBREAK.r_trap[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2028$4082'.
     1/1: $0\SET_GIE.r_gie[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1972$4054'.
     1/1: $0\GEN_PENDING_INTERRUPT.r_pending_interrupt[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1930$4043'.
     1/1: $0\sleep[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1808$4039'.
     1/3: $0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042
     2/3: $0$memwr$\regset$cpu/zipcpu.v:1810$3652_DATA[31:0]$4041
     3/3: $0$memwr$\regset$cpu/zipcpu.v:1810$3652_ADDR[4:0]$4040
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1471$4035'.
     1/1: $0\alu_reg[4:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1447$4030'.
     1/1: $0\GEN_ALU_PHASE.r_alu_phase[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1437$4026'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1435$4022'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1211$4015'.
     1/1: $0\OPT_CIS_OP_PHASE.r_op_phase[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1182$4014'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1175$4013'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1142$4012'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:973$4011'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:911$4006'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:856$4003'.
     1/2: $0\pre_op_Bv[31:0]
     2/2: $0\pre_op_Av[31:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2537$3984'.
     1/1: $0\o_debug[31:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2495$3981'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2464$3970'.
     1/1: $0\r_dbg_stall[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2435$3969'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2341$3963'.
     1/1: $0\new_pc[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2329$3960'.
     1/1: $0\r_clear_icache[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2318$3956'.
     1/1: $0\last_write_to_cc[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2300$3936'.
     1/1: $0\pf_pc[24:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2289$3923'.
     1/1: $0\ipc[24:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2114$3918'.
     1/1: $0\ibus_err_flag[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2076$3911'.
     1/1: $0\ill_err_i[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1956$3907'.
     1/1: $0\step[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1865$3884'.
     1/1: $0\break_en[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1842$3878'.
     1/1: $0\iflags[3:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1833$3873'.
     1/1: $0\flags[3:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1559$3833'.
     1/1: $0\mem_pc_valid[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1551$3818'.
     1/1: $0\r_alu_pc_valid[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1491$3814'.
     1/1: $0\dbg_clear_pipe[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1489$3813'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1483$3811'.
     1/1: $0\dbgv[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1128$3794'.
     1/1: $0\op_wF[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1114$3788'.
     1/1: $0\op_illegal[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1079$3780'.
     1/1: $0\r_op_break[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
     1/5: $0\op_valid_fpu[0:0]
     2/5: $0\op_valid_div[0:0]
     3/5: $0\op_valid_alu[0:0]
     4/5: $0\op_valid_mem[0:0]
     5/5: $0\op_valid[0:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1008$3755'.
     1/1: $0\r_op_F[6:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:988$3746'.
     1/1: $0\r_op_Bv[31:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:977$3740'.
     1/3: $3\w_op_BnI[31:0]
     2/3: $2\w_op_BnI[31:0]
     3/3: $1\w_op_BnI[31:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:966$3737'.
     1/1: $1\w_pcB_v[24:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:949$3731'.
     1/1: $0\r_op_Av[31:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:903$3728'.
     1/1: $1\w_pcA_v[24:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:838$3721'.
     1/3: $0\pre_rewrite_flag_B[0:0]
     2/3: $0\pre_rewrite_flag_A[0:0]
     3/3: $0\pre_rewrite_value[31:0]
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:650$3702'.
Creating decoders for process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:478$3666'.
Creating decoders for process `$paramod\mpyop\IMPLEMENT_MPY=10.$proc$cpu/mpyop.v:312$3651'.
     1/1: $0\o_hi[0:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:143$2168'.
Creating decoders for process `\pport.$proc$../pport/pport.v:129$2167'.
Creating decoders for process `\pport.$proc$../pport/pport.v:122$2166'.
Creating decoders for process `\pport.$proc$../pport/pport.v:113$2165'.
Creating decoders for process `\pport.$proc$../pport/pport.v:88$2164'.
Creating decoders for process `\pport.$proc$../pport/pport.v:84$2163'.
Creating decoders for process `\pport.$proc$../pport/pport.v:83$2162'.
Creating decoders for process `\pport.$proc$../pport/pport.v:154$2159'.
Creating decoders for process `\pport.$proc$../pport/pport.v:144$2157'.
     1/1: $0\o_pp_data[7:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:130$2149'.
Creating decoders for process `\pport.$proc$../pport/pport.v:123$2145'.
     1/1: $0\loaded[0:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:117$2144'.
     1/1: $0\o_rx_data[7:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:114$2142'.
Creating decoders for process `\pport.$proc$../pport/pport.v:105$2139'.
Creating decoders for process `\pport.$proc$../pport/pport.v:102$2137'.
     1/1: $0\stb_pp_dir[0:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:98$2135'.
     1/1: $0\ck_pp_data[7:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:94$2131'.
Creating decoders for process `\pport.$proc$../pport/pport.v:89$2128'.
     1/1: $0\o_pp_clkfb[0:0]
Creating decoders for process `\pport.$proc$../pport/pport.v:85$2127'.
Creating decoders for process `\console.$proc$../hexbus/console.v:288$2118'.
Creating decoders for process `\console.$proc$../hexbus/console.v:272$2117'.
Creating decoders for process `\console.$proc$../hexbus/console.v:156$2116'.
Creating decoders for process `\console.$proc$../hexbus/console.v:348$2115'.
Creating decoders for process `\console.$proc$../hexbus/console.v:345$2114'.
Creating decoders for process `\console.$proc$../hexbus/console.v:289$2098'.
     1/1: $0\TX_NOFIFO.r_txf_err[0:0]
Creating decoders for process `\console.$proc$../hexbus/console.v:273$2088'.
     1/2: $0\TX_NOFIFO.r_txf_wb_write[0:0]
     2/2: $0\TX_NOFIFO.r_txf_wb_data[6:0]
Creating decoders for process `\console.$proc$../hexbus/console.v:168$2084'.
     1/1: $0\RX_NOFIFO.r_rx_fifo_err[0:0]
Creating decoders for process `\console.$proc$../hexbus/console.v:164$2083'.
     1/1: $0\RX_NOFIFO.r_rx_fifo_data[6:0]
Creating decoders for process `\console.$proc$../hexbus/console.v:157$2078'.
     1/1: $0\RX_NOFIFO.r_rx_fifo_full[0:0]
Creating decoders for process `\console.$proc$../hexbus/console.v:356$2076'.
     1/1: $0\o_wb_data[31:0]
Creating decoders for process `\console.$proc$../hexbus/console.v:349$2072'.
Creating decoders for process `\console.$proc$../hexbus/console.v:346$2069'.
Creating decoders for process `\console.$proc$../hexbus/console.v:340$2068'.
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:106$2065'.
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:87$2064'.
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:83$2063'.
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:74$2062'.
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:107$2061'.
     1/1: $0\o_pck_word[33:0]
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:88$2060'.
     1/2: $0\r_word[33:0] [33:32]
     2/2: $0\r_word[33:0] [31:0]
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:84$2055'.
Creating decoders for process `\hbpack.$proc$../hexbus/hbpack.v:75$2051'.
     1/1: $0\cmd_loaded[0:0]
Creating decoders for process `\hbnewline.$proc$../hexbus/hbnewline.v:81$2050'.
Creating decoders for process `\hbnewline.$proc$../hexbus/hbnewline.v:80$2049'.
Creating decoders for process `\hbnewline.$proc$../hexbus/hbnewline.v:79$2048'.
Creating decoders for process `\hbnewline.$proc$../hexbus/hbnewline.v:78$2047'.
Creating decoders for process `\hbnewline.$proc$../hexbus/hbnewline.v:77$2046'.
Creating decoders for process `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
     1/5: $0\cr_state[0:0]
     2/5: $0\last_cr[0:0]
     3/5: $0\o_nl_byte[6:0]
     4/5: $0\o_nl_stb[0:0]
     5/5: $0\loaded[0:0]
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:101$2031'.
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:100$2030'.
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:89$2029'.
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:80$2028'.
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:71$2027'.
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:62$2026'.
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:102$2019'.
     1/2: $0\int_loaded[0:0]
     2/2: $0\o_int_word[33:0]
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:90$2010'.
     1/1: $0\o_int_stb[0:0]
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:81$2005'.
     1/1: $0\loaded[0:0]
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:72$1999'.
     1/1: $0\pending_interrupt[0:0]
Creating decoders for process `\hbints.$proc$../hexbus/hbints.v:63$1993'.
     1/1: $0\int_state[0:0]
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:90$1992'.
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:79$1991'.
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:70$1990'.
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:69$1989'.
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:91$1984'.
     1/1: $0\o_idl_word[33:0]
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:80$1978'.
     1/1: $0\o_idl_stb[0:0]
Creating decoders for process `\hbidle.$proc$../hexbus/hbidle.v:71$1975'.
     1/2: $0\idle_stb[0:0]
     2/2: $0\idle_counter[29:0]
Creating decoders for process `\hbgenhex.$proc$../hexbus/hbgenhex.v:112$1974'.
Creating decoders for process `\hbgenhex.$proc$../hexbus/hbgenhex.v:73$1973'.
Creating decoders for process `\hbgenhex.$proc$../hexbus/hbgenhex.v:113$1970'.
     1/1: $0\o_gx_char[6:0]
Creating decoders for process `\hbgenhex.$proc$../hexbus/hbgenhex.v:81$1969'.
     1/1: $1\w_gx_char[7:0]
Creating decoders for process `\hbgenhex.$proc$../hexbus/hbgenhex.v:74$1967'.
     1/1: $0\o_gx_stb[0:0]
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:277$1966'.
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:276$1965'.
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:191$1964'.
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:120$1963'.
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:119$1962'.
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:278$1960'.
     1/2: $0\o_rsp_word[33:0]
     2/2: $0\o_rsp_stb[0:0]
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:241$1956'.
     1/1: $0\o_wb_data[31:0]
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:192$1943'.
     1/2: $0\inc[0:0]
     2/2: $0\o_wb_addr[29:0]
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:184$1941'.
     1/1: $0\o_wb_we[0:0]
Creating decoders for process `\hbexec.$proc$../hexbus/hbexec.v:121$1935'.
     1/2: $0\o_wb_stb[0:0]
     2/2: $0\o_wb_cyc[0:0]
Creating decoders for process `\hbdeword.$proc$../hexbus/hbdeword.v:62$1926'.
Creating decoders for process `\hbdeword.$proc$../hexbus/hbdeword.v:61$1925'.
Creating decoders for process `\hbdeword.$proc$../hexbus/hbdeword.v:95$1920'.
     1/1: $0\o_dw_bits[4:0]
Creating decoders for process `\hbdeword.$proc$../hexbus/hbdeword.v:83$1916'.
     1/1: $0\r_word[31:0]
Creating decoders for process `\hbdeword.$proc$../hexbus/hbdeword.v:64$1908'.
     1/2: $0\r_len[3:0]
     2/2: $0\o_dw_stb[0:0]
Creating decoders for process `\hbdechex.$proc$../hexbus/hbdechex.v:56$1907'.
Creating decoders for process `\hbdechex.$proc$../hexbus/hbdechex.v:52$1906'.
Creating decoders for process `\hbdechex.$proc$../hexbus/hbdechex.v:60$1905'.
     1/1: $0\o_dh_bits[4:0]
Creating decoders for process `\hbdechex.$proc$../hexbus/hbdechex.v:57$1902'.
Creating decoders for process `\hbdechex.$proc$../hexbus/hbdechex.v:53$1899'.
Creating decoders for process `\hbconsole.$proc$../hexbus/hbconsole.v:170$1898'.
Creating decoders for process `\hbconsole.$proc$../hexbus/hbconsole.v:171$1894'.
     1/2: $0\ps_data[7:0]
     2/2: $0\ps_full[0:0]
Creating decoders for process `\hbconsole.$proc$../hexbus/hbconsole.v:82$1892'.
Creating decoders for process `\hbconsole.$proc$../hexbus/hbconsole.v:80$1889'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:218$4567'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:202$4566'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:183$4565'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:176$4564'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:166$4563'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:157$4562'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:144$4561'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:137$4560'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:119$4559'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:86$4558'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:85$4557'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:219$4550'.
     1/1: $0\cache_illegal[0:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:213$4548'.
     1/1: $0\cache_word[31:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:203$4540'.
     1/1: $0\cache_valid[0:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:184$4533'.
     1/1: $0\o_illegal[0:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:177$4530'.
     1/2: $0\o_pc[24:0] [24:2]
     2/2: $0\o_pc[24:0] [1:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:167$4527'.
     1/1: $0\o_insn[31:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:158$4522'.
     1/1: $0\o_valid[0:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:145$4518'.
     1/1: $0\o_wb_addr[22:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:138$4515'.
     1/1: $0\invalid_bus_cycle[0:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:134$4510'.
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:120$4504'.
     1/1: $0\inflight[1:0]
Creating decoders for process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:87$4482'.
     1/2: $0\o_wb_stb[0:0]
     2/2: $0\o_wb_cyc[0:0]
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:366$4481'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:729$4480'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:457$4479'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:456$4478'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:455$4477'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:454$4476'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:453$4475'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:452$4474'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:428$4473'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:388$4472'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:743$4467'.
     1/1: $0\r_valid[0:0]
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:720$4466'.
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:367$4461'.
     1/1: $0\GEN_CIS_PHASE.r_phase[0:0]
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:184$4455'.
     1/2: $2\w_cis_op[4:0]
     2/2: $1\w_cis_op[4:0]
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
     1/20: $0\r_I[22:0]
     2/20: $0\r_nxt_half[14:0]
     3/20: $0\o_sim_immv[22:0]
     4/20: $0\o_sim[0:0]
     5/20: $0\o_rB[0:0]
     6/20: $0\o_rA[0:0]
     7/20: $0\o_wR[0:0]
     8/20: $0\o_lock[0:0]
     9/20: $0\o_FP[0:0]
    10/20: $0\o_DV[0:0]
    11/20: $0\o_M[0:0]
    12/20: $0\o_ALU[0:0]
    13/20: $0\o_op[3:0]
    14/20: $0\o_wF[0:0]
    15/20: $0\o_cond[3:0]
    16/20: $0\o_zI[0:0]
    17/20: $0\o_dcdB[6:0]
    18/20: $0\o_dcdA[6:0]
    19/20: $0\o_dcdR[6:0]
    20/20: $0\o_break[0:0]
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:429$4438'.
     1/2: $0\o_pc[24:0] [24:1]
     2/2: $0\o_pc[24:0] [0]
Creating decoders for process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:389$4423'.
     1/1: $0\o_illegal[0:0]
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:181$3391'.
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:162$3390'.
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:182$3369'.
     1/1: $0\o_valid[0:0]
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:163$3360'.
     1/1: $0\r_busy[0:0]
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:136$3353'.
     1/3: $0\o_c[31:0]
     2/3: $0\pre_sign[0:0]
     3/3: $0\c[0:0]
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:102$3341'.
     1/1: $0\keep_sgn_on_ovfl[0:0]
Creating decoders for process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:95$3329'.
     1/1: $0\set_ovfl[0:0]
Creating decoders for process `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:133$4310'.
Creating decoders for process `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:134$4284'.
     1/1: $0\r_a_owner[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:329$1822'.
Creating decoders for process `\div.$proc$cpu/div.v:312$1821'.
Creating decoders for process `\div.$proc$cpu/div.v:301$1820'.
Creating decoders for process `\div.$proc$cpu/div.v:281$1819'.
Creating decoders for process `\div.$proc$cpu/div.v:236$1818'.
Creating decoders for process `\div.$proc$cpu/div.v:222$1817'.
Creating decoders for process `\div.$proc$cpu/div.v:205$1816'.
Creating decoders for process `\div.$proc$cpu/div.v:190$1815'.
Creating decoders for process `\div.$proc$cpu/div.v:171$1814'.
Creating decoders for process `\div.$proc$cpu/div.v:147$1813'.
Creating decoders for process `\div.$proc$cpu/div.v:132$1812'.
Creating decoders for process `\div.$proc$cpu/div.v:330$1809'.
     1/1: $0\r_c[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:313$1806'.
     1/2: $0\o_quotient[31:0] [31:1]
     2/2: $0\o_quotient[31:0] [0]
Creating decoders for process `\div.$proc$cpu/div.v:302$1802'.
     1/1: $0\r_sign[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:282$1798'.
     1/1: $0\r_divisor[31:0]
Creating decoders for process `\div.$proc$cpu/div.v:259$1794'.
     1/2: $0\r_dividend[62:0] [62:32]
     2/2: $0\r_dividend[62:0] [31:0]
Creating decoders for process `\div.$proc$cpu/div.v:248$1789'.
     1/1: $0\r_z[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:237$1785'.
     1/1: $0\pre_sign[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:223$1783'.
     1/1: $0\last_bit[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:206$1779'.
     1/1: $0\r_bit[4:0]
Creating decoders for process `\div.$proc$cpu/div.v:191$1777'.
     1/1: $0\o_err[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:172$1773'.
     1/1: $0\o_valid[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:158$1771'.
     1/1: $0\zero_divisor[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:148$1766'.
     1/1: $0\o_busy[0:0]
Creating decoders for process `\div.$proc$cpu/div.v:133$1764'.
     1/1: $0\r_busy[0:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:216$4283'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:209$4282'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:166$4281'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:165$4280'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:164$4279'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:151$4278'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:139$4277'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:121$4276'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:120$4275'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:288$4274'.
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:101$4273'.
     1/1: $1\misaligned[0:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:232$4270'.
     1/1: $0\o_result[31:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:229$4269'.
     1/1: $0\o_wreg[4:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:217$4264'.
     1/1: $0\o_err[0:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:210$4259'.
     1/1: $0\o_valid[0:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
     1/5: $0\r_op[3:0]
     2/5: $0\o_wb_sel[3:0]
     3/5: $0\o_wb_addr[22:0]
     4/5: $0\o_wb_we[0:0]
     5/5: $0\o_wb_data[31:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:152$4251'.
     1/1: $0\o_wb_stb_lcl[0:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:140$4248'.
     1/1: $0\o_wb_stb_gbl[0:0]
Creating decoders for process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:122$4245'.
     1/2: $0\r_wb_cyc_lcl[0:0]
     2/2: $0\r_wb_cyc_gbl[0:0]
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:79$4234'.
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:78$4233'.
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:77$4232'.
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:73$4231'.
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:124$4229'.
     1/2: $0\o_aux[0:0]
     2/2: $0\o_p[65:0]
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
     1/5: $0\partial[65:0] [65:32]
     2/5: $0\partial[65:0] [31:0]
     3/5: $0\p_b[32:0]
     4/5: $0\count[5:0]
     5/5: $0\p_a[32:0]
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:80$4214'.
     1/3: $0\o_done[0:0]
     2/3: $0\aux[0:0]
     3/3: $0\o_busy[0:0]
Creating decoders for process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:74$4210'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:404$2697'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:352$2696'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:351$2695'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:348$2694'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:258$2693'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:257$2692'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:230$2691'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:229$2690'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:214$2689'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:146$2688'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:145$2687'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:293$2685'.
     1/1: $0\data_pipe[31:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:407$2681'.
     1/1: $0\br_level_interrupt[0:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:385$2673'.
     1/1: $0\o_bus_data[31:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:373$2671'.
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:366$2667'.
     1/1: $0\this_addr[3:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:353$2661'.
     1/1: $0\raddr[3:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:307$2655'.
     1/3: $0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658
     2/3: $0$memwr$\mem$wbscope.v:309$2624_DATA[31:0]$2657
     3/3: $0$memwr$\mem$wbscope.v:309$2624_ADDR[3:0]$2656
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:259$2649'.
     1/2: $0\waddr[3:0]
     2/2: $0\dr_primed[0:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:238$2645'.
     1/1: $0\dr_stopped[0:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:231$2640'.
     1/1: $0\counter[3:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:215$2638'.
     1/1: $0\dr_triggered[0:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:147$2632'.
     1/3: $0\br_config[2:0] [2]
     2/3: $0\br_config[2:0] [1:0]
     3/3: $1\br_holdoff[3:0]
Creating decoders for process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:134$2631'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:232$2623'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:176$2622'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:172$2621'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:168$2620'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:157$2619'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:153$2618'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:233$2612'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:177$2605'.
     1/1: $0\cmd_addr[4:0]
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:173$2603'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:169$2601'.
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:158$2597'.
     1/1: $0\cmd_halt[0:0]
Creating decoders for process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:154$2595'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:174$2591'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:167$2590'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:151$2589'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:137$2588'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:98$2587'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:175$2584'.
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:168$2579'.
     1/1: $0\o_int[0:0]
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:152$2574'.
     1/1: $0\r_zero[0:0]
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:138$2570'.
     1/1: $0\r_value[15:0]
Creating decoders for process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:99$2566'.
     1/1: $0\r_running[0:0]
Creating decoders for process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:79$2564'.
Creating decoders for process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:87$2562'.
Creating decoders for process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:80$2556'.
     1/1: $0\o_gpio[10:0]
Creating decoders for process `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:101$2555'.
Creating decoders for process `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:102$2535'.
     1/1: $0\r_a_owner[0:0]
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:118$2534'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:117$2533'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:116$2532'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:115$2531'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:114$2530'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:113$2529'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:112$2528'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:111$2527'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:110$2526'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:109$2525'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:108$2524'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:107$2523'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:106$2522'.
Creating decoders for process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
     1/12: $0\o_wb_err[0:0]
     2/12: $0\o_wb_ack[0:0]
     3/12: $0\r_stb[0:0]
     4/12: $0\o_dly_sel[3:0]
     5/12: $0\o_dly_data[31:0]
     6/12: $0\o_dly_addr[22:0]
     7/12: $0\o_dly_we[0:0]
     8/12: $0\o_dly_stb[0:0]
     9/12: $0\r_sel[3:0]
    10/12: $0\r_data[31:0]
    11/12: $0\r_addr[22:0]
    12/12: $0\r_we[0:0]
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:113$2494'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:174$2493'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:167$2492'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:151$2491'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:137$2490'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:98$2489'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:126$2488'.
     1/1: $0\r_interval_count[15:0]
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:115$2485'.
     1/1: $0\r_auto_reload[0:0]
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:175$2482'.
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:168$2477'.
     1/1: $0\o_int[0:0]
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:152$2472'.
     1/1: $0\r_zero[0:0]
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:138$2468'.
     1/1: $0\r_value[15:0]
Creating decoders for process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:99$2464'.
     1/1: $0\r_running[0:0]
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:93$2462'.
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:145$2461'.
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
     1/12: $0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443
     2/12: $0$memwr$\mem$memdev.v:126$2426_DATA[31:0]$2442
     3/12: $0$memwr$\mem$memdev.v:126$2426_ADDR[10:0]$2441
     4/12: $0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446
     5/12: $0$memwr$\mem$memdev.v:128$2427_DATA[31:0]$2445
     6/12: $0$memwr$\mem$memdev.v:128$2427_ADDR[10:0]$2444
     7/12: $0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449
     8/12: $0$memwr$\mem$memdev.v:130$2428_DATA[31:0]$2448
     9/12: $0$memwr$\mem$memdev.v:130$2428_ADDR[10:0]$2447
    10/12: $0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452
    11/12: $0$memwr$\mem$memdev.v:132$2429_DATA[31:0]$2451
    12/12: $0$memwr$\mem$memdev.v:132$2429_ADDR[10:0]$2450
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:107$2439'.
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:105$2438'.
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:103$2437'.
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:94$2436'.
     1/1: $0\last_stb[0:0]
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:90$2434'.
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:146$2432'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:117$2430'.
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:124$2425'.
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:115$2424'.
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:106$2423'.
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:98$2422'.
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:139$2421'.
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:125$2419'.
     1/1: $0\r_interrupt[0:0]
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:116$2416'.
     1/1: $0\r_gie[0:0]
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:107$2409'.
     1/1: $0\r_int_enable[14:0]
Creating decoders for process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:99$2405'.
     1/1: $0\r_int_state[14:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:485$581'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:484$580'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:483$579'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:482$578'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:481$577'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:480$576'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:479$575'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:478$574'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:477$573'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:476$572'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:459$571'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:458$570'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:267$567'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:266$564'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:265$561'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:264$558'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:262$557'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:261$556'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:260$555'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:259$554'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:258$553'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:257$552'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:256$551'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:255$550'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:254$549'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:253$548'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:228$547'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:218$546'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:183$545'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:182$544'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:180$543'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:139$542'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:133$541'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:127$540'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:118$539'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:615$511'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:596$510'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:568$507'.
     1/1: $0\o_ram_dqm[1:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:562$506'.
     1/1: $0\o_ram_data[15:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:486$496'.
     1/12: $0\m_ram_addr[12:0] [12:11]
     2/12: $0\m_ram_addr[12:0] [10]
     3/12: $0\m_ram_addr[12:0] [9:0]
     4/12: $0\maintenance_clocks_zero[0:0]
     5/12: $0\maintenance_clocks[3:0]
     6/12: $0\m_ram_dmod[0:0]
     7/12: $0\m_ram_we_n[0:0]
     8/12: $0\m_ram_cas_n[0:0]
     9/12: $0\m_ram_ras_n[0:0]
    10/12: $0\m_ram_cs_n[0:0]
    11/12: $0\maintenance_mode[0:0]
    12/12: $0\m_state[1:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:463$494'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:460$491'.
     1/1: $0\startup_idle[15:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:268$276'.
     1/128: $0\r_barrell_ack[5:0] [5]
     2/128: $0\r_barrell_ack[5:0] [1]
     3/128: $0\r_barrell_ack[5:0] [0]
     4/128: $0\o_ram_addr[12:0] [12:11]
     5/128: $0\r_barrell_ack[5:0] [4:2]
     6/128: $0\o_ram_addr[12:0] [10]
     7/128: $7$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$472
     8/128: $6$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$464
     9/128: $6$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$463
    10/128: $6$mem2bits$\bank_active$wbsdram.v:392$202[2:0]$462
    11/128: $9$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$485
    12/128: $5$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$455
    13/128: $5$mem2bits$\bank_active$wbsdram.v:392$202[2:0]$454
    14/128: $4$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$448
    15/128: $4$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$447
    16/128: $4$mem2bits$\bank_active$wbsdram.v:392$202[2:0]$446
    17/128: $8$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$480
    18/128: $7$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$473
    19/128: $5$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$456
    20/128: $4$mem2bits$\bank_active$wbsdram.v:339$200[2:0]$422
    21/128: $4$mem2bits$\bank_active$wbsdram.v:338$199[2:0]$421
    22/128: $4$mem2bits$\bank_active$wbsdram.v:338$198[2:0]$420
    23/128: $3$mem2bits$\bank_active$wbsdram.v:340$201[2:0]$403
    24/128: $3$mem2bits$\bank_active$wbsdram.v:339$200[2:0]$402
    25/128: $3$mem2bits$\bank_active$wbsdram.v:338$199[2:0]$401
    26/128: $3$mem2bits$\bank_active$wbsdram.v:338$198[2:0]$400
    27/128: $3$mem2bits$\bank_active$wbsdram.v:331$197[2:0]$399
    28/128: $3$mem2bits$\bank_active$wbsdram.v:330$196[2:0]$398
    29/128: $3$mem2bits$\bank_active$wbsdram.v:329$195[2:0]$397
    30/128: $3$mem2bits$\bank_active$wbsdram.v:328$194[2:0]$396
    31/128: $3$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$406
    32/128: $3$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$405
    33/128: $3$mem2bits$\bank_active$wbsdram.v:392$202[2:0]$404
    34/128: $2$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$393
    35/128: $2$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$392
    36/128: $2$mem2bits$\bank_active$wbsdram.v:392$202[2:0]$391
    37/128: $2$mem2bits$\bank_active$wbsdram.v:340$201[2:0]$390
    38/128: $2$mem2bits$\bank_active$wbsdram.v:339$200[2:0]$389
    39/128: $2$mem2bits$\bank_active$wbsdram.v:338$199[2:0]$388
    40/128: $2$mem2bits$\bank_active$wbsdram.v:338$198[2:0]$387
    41/128: $2$mem2bits$\bank_active$wbsdram.v:331$197[2:0]$386
    42/128: $2$mem2bits$\bank_active$wbsdram.v:330$196[2:0]$385
    43/128: $2$mem2bits$\bank_active$wbsdram.v:329$195[2:0]$384
    44/128: $2$mem2bits$\bank_active$wbsdram.v:328$194[2:0]$383
    45/128: $0\nxt_dmod[0:0]
    46/128: $0\o_ram_dmod[0:0]
    47/128: $0\o_ram_we_n[0:0]
    48/128: $0\o_ram_cas_n[0:0]
    49/128: $0\o_ram_ras_n[0:0]
    50/128: $0\o_ram_cs_n[0:0]
    51/128: $0\o_wb_stall[0:0]
    52/128: $0\o_ram_addr[12:0] [9:0]
    53/128: $1$mem2bits$\bank_active$wbsdram.v:429$204[2:0]$368
    54/128: $1$mem2bits$\bank_active$wbsdram.v:407$203[2:0]$367
    55/128: $1$mem2bits$\bank_active$wbsdram.v:392$202[2:0]$366
    56/128: $1$mem2bits$\bank_active$wbsdram.v:340$201[2:0]$365
    57/128: $1$mem2bits$\bank_active$wbsdram.v:339$200[2:0]$364
    58/128: $1$mem2bits$\bank_active$wbsdram.v:338$199[2:0]$363
    59/128: $1$mem2bits$\bank_active$wbsdram.v:338$198[2:0]$362
    60/128: $1$mem2bits$\bank_active$wbsdram.v:331$197[2:0]$361
    61/128: $1$mem2bits$\bank_active$wbsdram.v:330$196[2:0]$360
    62/128: $1$mem2bits$\bank_active$wbsdram.v:329$195[2:0]$359
    63/128: $1$mem2bits$\bank_active$wbsdram.v:328$194[2:0]$358
    64/128: $1$mem2bits$\bank_active$wbsdram.v:305$193[2:0]$357
    65/128: $1$mem2bits$\bank_active$wbsdram.v:305$192[2:0]$356
    66/128: $1$mem2bits$\bank_active$wbsdram.v:304$191[2:0]$355
    67/128: $1$mem2bits$\bank_active$wbsdram.v:304$190[2:0]$354
    68/128: $1$mem2bits$\bank_active$wbsdram.v:303$189[2:0]$353
    69/128: $1$mem2bits$\bank_active$wbsdram.v:303$188[2:0]$352
    70/128: $1$mem2bits$\bank_active$wbsdram.v:302$187[2:0]$351
    71/128: $1$mem2bits$\bank_active$wbsdram.v:302$186[2:0]$350
    72/128: $0$memwr$\bank_active$wbsdram.v:271$209_EN[2:0]$298
    73/128: $0$memwr$\bank_active$wbsdram.v:271$209_DATA[2:0]$297
    74/128: $0$memwr$\bank_active$wbsdram.v:271$209_ADDR[31:0]$296
    75/128: $0$memwr$\bank_active$wbsdram.v:272$210_EN[2:0]$301
    76/128: $0$memwr$\bank_active$wbsdram.v:272$210_DATA[2:0]$300
    77/128: $0$memwr$\bank_active$wbsdram.v:272$210_ADDR[31:0]$299
    78/128: $0$memwr$\bank_active$wbsdram.v:273$211_EN[2:0]$304
    79/128: $0$memwr$\bank_active$wbsdram.v:273$211_DATA[2:0]$303
    80/128: $0$memwr$\bank_active$wbsdram.v:273$211_ADDR[31:0]$302
    81/128: $0$memwr$\bank_active$wbsdram.v:274$212_EN[2:0]$307
    82/128: $0$memwr$\bank_active$wbsdram.v:274$212_DATA[2:0]$306
    83/128: $0$memwr$\bank_active$wbsdram.v:274$212_ADDR[31:0]$305
    84/128: $0$memwr$\bank_active$wbsdram.v:302$213_EN[2:0]$310
    85/128: $0$memwr$\bank_active$wbsdram.v:302$213_DATA[2:0]$309
    86/128: $0$memwr$\bank_active$wbsdram.v:302$213_ADDR[31:0]$308
    87/128: $0$memwr$\bank_active$wbsdram.v:303$214_EN[2:0]$313
    88/128: $0$memwr$\bank_active$wbsdram.v:303$214_DATA[2:0]$312
    89/128: $0$memwr$\bank_active$wbsdram.v:303$214_ADDR[31:0]$311
    90/128: $0$memwr$\bank_active$wbsdram.v:304$215_EN[2:0]$316
    91/128: $0$memwr$\bank_active$wbsdram.v:304$215_DATA[2:0]$315
    92/128: $0$memwr$\bank_active$wbsdram.v:304$215_ADDR[31:0]$314
    93/128: $0$memwr$\bank_active$wbsdram.v:305$216_EN[2:0]$319
    94/128: $0$memwr$\bank_active$wbsdram.v:305$216_DATA[2:0]$318
    95/128: $0$memwr$\bank_active$wbsdram.v:305$216_ADDR[31:0]$317
    96/128: $0$memwr$\bank_active$wbsdram.v:347$217_EN[2:0]$322
    97/128: $0$memwr$\bank_active$wbsdram.v:347$217_DATA[2:0]$321
    98/128: $0$memwr$\bank_active$wbsdram.v:347$217_ADDR[31:0]$320
    99/128: $0$memwr$\bank_active$wbsdram.v:348$218_EN[2:0]$325
   100/128: $0$memwr$\bank_active$wbsdram.v:348$218_DATA[2:0]$324
   101/128: $0$memwr$\bank_active$wbsdram.v:348$218_ADDR[31:0]$323
   102/128: $0$memwr$\bank_active$wbsdram.v:349$219_EN[2:0]$328
   103/128: $0$memwr$\bank_active$wbsdram.v:349$219_DATA[2:0]$327
   104/128: $0$memwr$\bank_active$wbsdram.v:349$219_ADDR[31:0]$326
   105/128: $0$memwr$\bank_active$wbsdram.v:350$220_EN[2:0]$331
   106/128: $0$memwr$\bank_active$wbsdram.v:350$220_DATA[2:0]$330
   107/128: $0$memwr$\bank_active$wbsdram.v:350$220_ADDR[31:0]$329
   108/128: $0$memwr$\bank_active$wbsdram.v:375$221_EN[2:0]$334
   109/128: $0$memwr$\bank_active$wbsdram.v:375$221_DATA[2:0]$333
   110/128: $0$memwr$\bank_active$wbsdram.v:375$221_ADDR[1:0]$332
   111/128: $0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337
   112/128: $0$memwr$\bank_row$wbsdram.v:376$222_DATA[12:0]$336
   113/128: $0$memwr$\bank_row$wbsdram.v:376$222_ADDR[1:0]$335
   114/128: $0$memwr$\bank_active$wbsdram.v:389$223_EN[2:0]$340
   115/128: $0$memwr$\bank_active$wbsdram.v:389$223_DATA[2:0]$339
   116/128: $0$memwr$\bank_active$wbsdram.v:389$223_ADDR[1:0]$338
   117/128: $0$memwr$\bank_active$wbsdram.v:437$224_EN[2:0]$343
   118/128: $0$memwr$\bank_active$wbsdram.v:437$224_DATA[2:0]$342
   119/128: $0$memwr$\bank_active$wbsdram.v:437$224_ADDR[1:0]$341
   120/128: $0$memwr$\bank_active$wbsdram.v:448$225_EN[2:0]$346
   121/128: $0$memwr$\bank_active$wbsdram.v:448$225_DATA[2:0]$345
   122/128: $0$memwr$\bank_active$wbsdram.v:448$225_ADDR[1:0]$344
   123/128: $0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349
   124/128: $0$memwr$\bank_row$wbsdram.v:449$226_DATA[12:0]$348
   125/128: $0$memwr$\bank_row$wbsdram.v:449$226_ADDR[1:0]$347
   126/128: $0\clocks_til_idle[2:0]
   127/128: $4$mem2bits$\bank_active$wbsdram.v:340$201[2:0]$423
   128/128: $0\o_ram_bs[1:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:229$269'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:219$256'.
     1/3: $0\r_bank_valid[0:0]
     2/3: $1$mem2bits$\bank_active$wbsdram.v:221$183[2:0]$259
     3/3: $1$mem2bits$\bank_active$wbsdram.v:224$184[2:0]$260
Creating decoders for process `\wbsdram.$proc$wbsdram.v:184$249'.
     1/6: $0\fwd_addr[22:0] [22:8]
     2/6: $0\r_sel[3:0]
     3/6: $0\r_data[31:0]
     4/6: $0\r_addr[22:0]
     5/6: $0\r_we[0:0]
     6/6: $0\r_pending[0:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:140$243'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:134$240'.
     1/1: $0\in_refresh_clk[2:0]
Creating decoders for process `\wbsdram.$proc$wbsdram.v:128$236'.
Creating decoders for process `\wbsdram.$proc$wbsdram.v:119$233'.
     1/1: $0\refresh_clk[9:0]
Creating decoders for process `\main.$proc$main.v:1015$108'.
Creating decoders for process `\main.$proc$main.v:445$107'.
Creating decoders for process `\main.$proc$main.v:1016$103'.
     1/2: $0\r_pwrcount_data[31:0] [31]
     2/2: $0\r_pwrcount_data[31:0] [30:0]
Creating decoders for process `\main.$proc$main.v:995$101'.
     1/1: $0\r_buserr_addr[22:0]
Creating decoders for process `\main.$proc$main.v:822$94'.
Creating decoders for process `\main.$proc$main.v:650$78'.
     1/1: $0\hb_idata[31:0]
Creating decoders for process `\main.$proc$main.v:629$75'.
Creating decoders for process `\main.$proc$main.v:601$74'.
     1/1: $0\hb_many_ack[0:0]
Creating decoders for process `\main.$proc$main.v:577$71'.
Creating decoders for process `\main.$proc$main.v:575$70'.
Creating decoders for process `\main.$proc$main.v:571$69'.
Creating decoders for process `\main.$proc$main.v:547$55'.
     1/1: $0\wb_idata[31:0]
Creating decoders for process `\main.$proc$main.v:529$52'.
     1/1: $0\r_wb_bus_select[2:0]
Creating decoders for process `\main.$proc$main.v:503$49'.
Creating decoders for process `\main.$proc$main.v:479$48'.
     1/1: $0\r_wb_dio_data[31:0]
Creating decoders for process `\main.$proc$main.v:472$47'.
     1/1: $0\r_wb_dio_bus_select[0:0]
Creating decoders for process `\main.$proc$main.v:465$43'.
     1/1: $0\r_wb_dio_ack[1:0]
Creating decoders for process `\main.$proc$main.v:450$42'.
     1/1: $0\r_wb_sio_data[31:0]
Creating decoders for process `\main.$proc$main.v:446$40'.
Creating decoders for process `\main.$proc$main.v:423$39'.
     1/1: $0\wb_many_ack[0:0]
Creating decoders for process `\toplevel.$proc$toplevel.v:210$3'.
Creating decoders for process `\toplevel.$proc$toplevel.v:208$2'.

36.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_op_opn' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1182$4014'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_pc' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1175$4013'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_wR' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1142$4012'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\w_pcB_v [31:25]' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:973$4011'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_R' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_Rcc' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_Aid' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_Bid' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_rA' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_rB' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\w_pcA_v [31:25]' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:911$4006'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\w_op_BnI' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:977$3740'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\w_pcB_v [24:0]' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:966$3737'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\w_pcA_v [24:0]' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:903$3728'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\adf_ce_unconditional' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:650$3702'.
No latch inferred for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\dcd_stalled' from process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:478$3666'.
No latch inferred for signal `\hbgenhex.\w_gx_char' from process `\hbgenhex.$proc$../hexbus/hbgenhex.v:81$1969'.
No latch inferred for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\last_stb' from process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:134$4510'.
No latch inferred for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\r_insn_is_pipeable' from process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:720$4466'.
No latch inferred for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\w_cis_op' from process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:184$4455'.
No latch inferred for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\lock_gbl' from process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:288$4274'.
No latch inferred for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\lock_lcl' from process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:288$4274'.
No latch inferred for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\misaligned' from process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:101$4273'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:267$208_ADDR' from process `\wbsdram.$proc$wbsdram.v:267$567'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:267$208_DATA' from process `\wbsdram.$proc$wbsdram.v:267$567'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:266$207_ADDR' from process `\wbsdram.$proc$wbsdram.v:266$564'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:266$207_DATA' from process `\wbsdram.$proc$wbsdram.v:266$564'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:265$206_ADDR' from process `\wbsdram.$proc$wbsdram.v:265$561'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:265$206_DATA' from process `\wbsdram.$proc$wbsdram.v:265$561'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:264$205_ADDR' from process `\wbsdram.$proc$wbsdram.v:264$558'.
No latch inferred for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:264$205_DATA' from process `\wbsdram.$proc$wbsdram.v:264$558'.
No latch inferred for signal `\main.\zip_idata' from process `\main.$proc$main.v:577$71'.
No latch inferred for signal `\main.\zip_ack' from process `\main.$proc$main.v:575$70'.
No latch inferred for signal `\main.\zip_many_ack' from process `\main.$proc$main.v:571$69'.

36.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_halted' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2453$4161'.
  created $dff cell `$procdff$8044' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\o_dbg_reg' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2401$4157'.
  created $dff cell `$procdff$8045' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SETDBG.pre_dbg_reg' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2398$4155'.
  created $dff cell `$procdff$8046' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SET_USER_PC.r_upc' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2278$4145'.
  created $dff cell `$procdff$8047' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\GEN_UHALT_PHASE.r_uhalt_phase' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2246$4138'.
  created $dff cell `$procdff$8048' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\GEN_IHALT_PHASE.r_ihalt_phase' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2223$4133'.
  created $dff cell `$procdff$8049' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\DIVERR.r_udiv_err_flag' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2170$4125'.
  created $dff cell `$procdff$8050' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\DIVERR.r_idiv_err_flag' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2152$4120'.
  created $dff cell `$procdff$8051' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SET_USER_BUSERR.r_ubus_err_flag' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2133$4112'.
  created $dff cell `$procdff$8052' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SET_USER_ILLEGAL_INSN.r_ill_err_u' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2095$4102'.
  created $dff cell `$procdff$8053' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SET_TRAP_N_UBREAK.r_ubreak' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2061$4093'.
  created $dff cell `$procdff$8054' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SET_TRAP_N_UBREAK.r_trap' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2049$4083'.
  created $dff cell `$procdff$8055' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\SET_GIE.r_gie' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2028$4082'.
  created $dff cell `$procdff$8056' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\GEN_PENDING_INTERRUPT.r_pending_interrupt' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1972$4054'.
  created $dff cell `$procdff$8057' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\sleep' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1930$4043'.
  created $dff cell `$procdff$8058' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$memwr$\regset$cpu/zipcpu.v:1810$3652_ADDR' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1808$4039'.
  created $dff cell `$procdff$8059' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$memwr$\regset$cpu/zipcpu.v:1810$3652_DATA' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1808$4039'.
  created $dff cell `$procdff$8060' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$memwr$\regset$cpu/zipcpu.v:1810$3652_EN' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1808$4039'.
  created $dff cell `$procdff$8061' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\alu_reg' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1471$4035'.
  created $dff cell `$procdff$8062' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\GEN_ALU_PHASE.r_alu_phase' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1447$4030'.
  created $dff cell `$procdff$8063' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\alu_wF' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1437$4026'.
  created $dff cell `$procdff$8064' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\alu_wR' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1435$4022'.
  created $dff cell `$procdff$8065' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\OPT_CIS_OP_PHASE.r_op_phase' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1211$4015'.
  created $dff cell `$procdff$8066' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\pre_op_Av' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:856$4003'.
  created $dff cell `$procdff$8067' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\pre_op_Bv' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:856$4003'.
  created $dff cell `$procdff$8068' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\o_debug' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2537$3984'.
  created $dff cell `$procdff$8069' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\debug_trigger' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2495$3981'.
  created $dff cell `$procdff$8070' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_dbg_stall' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2464$3970'.
  created $dff cell `$procdff$8071' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\o_dbg_cc' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2435$3969'.
  created $dff cell `$procdff$8072' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\new_pc' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2341$3963'.
  created $dff cell `$procdff$8073' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_clear_icache' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2329$3960'.
  created $dff cell `$procdff$8074' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\last_write_to_cc' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2318$3956'.
  created $dff cell `$procdff$8075' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\pf_pc' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2300$3936'.
  created $dff cell `$procdff$8076' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\ipc' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2289$3923'.
  created $dff cell `$procdff$8077' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\ibus_err_flag' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2114$3918'.
  created $dff cell `$procdff$8078' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\ill_err_i' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2076$3911'.
  created $dff cell `$procdff$8079' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\step' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1956$3907'.
  created $dff cell `$procdff$8080' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\break_en' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1865$3884'.
  created $dff cell `$procdff$8081' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\iflags' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1842$3878'.
  created $dff cell `$procdff$8082' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\flags' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1833$3873'.
  created $dff cell `$procdff$8083' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\mem_pc_valid' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1559$3833'.
  created $dff cell `$procdff$8084' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_alu_pc_valid' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1551$3818'.
  created $dff cell `$procdff$8085' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\dbg_clear_pipe' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1491$3814'.
  created $dff cell `$procdff$8086' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\dbg_val' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1489$3813'.
  created $dff cell `$procdff$8087' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\dbgv' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1483$3811'.
  created $dff cell `$procdff$8088' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_wF' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1128$3794'.
  created $dff cell `$procdff$8089' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_illegal' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1114$3788'.
  created $dff cell `$procdff$8090' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_op_break' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1079$3780'.
  created $dff cell `$procdff$8091' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_valid' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
  created $dff cell `$procdff$8092' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_valid_mem' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
  created $dff cell `$procdff$8093' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_valid_alu' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
  created $dff cell `$procdff$8094' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_valid_div' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
  created $dff cell `$procdff$8095' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\op_valid_fpu' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
  created $dff cell `$procdff$8096' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_op_F' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1008$3755'.
  created $dff cell `$procdff$8097' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_op_Bv' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:988$3746'.
  created $dff cell `$procdff$8098' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\r_op_Av' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:949$3731'.
  created $dff cell `$procdff$8099' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\pre_rewrite_value' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:838$3721'.
  created $dff cell `$procdff$8100' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\pre_rewrite_flag_A' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:838$3721'.
  created $dff cell `$procdff$8101' with positive edge clock.
Creating register for signal `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.\pre_rewrite_flag_B' using process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:838$3721'.
  created $dff cell `$procdff$8102' with positive edge clock.
Creating register for signal `$paramod\mpyop\IMPLEMENT_MPY=10.\o_hi' using process `$paramod\mpyop\IMPLEMENT_MPY=10.$proc$cpu/mpyop.v:312$3651'.
  created $dff cell `$procdff$8103' with positive edge clock.
Creating register for signal `\pport.\r_dbg' using process `\pport.$proc$../pport/pport.v:154$2159'.
  created $dff cell `$procdff$8104' with positive edge clock.
Creating register for signal `\pport.\o_pp_data' using process `\pport.$proc$../pport/pport.v:144$2157'.
  created $dff cell `$procdff$8105' with positive edge clock.
Creating register for signal `\pport.\o_tx_busy' using process `\pport.$proc$../pport/pport.v:130$2149'.
  created $dff cell `$procdff$8106' with positive edge clock.
Creating register for signal `\pport.\loaded' using process `\pport.$proc$../pport/pport.v:123$2145'.
  created $dff cell `$procdff$8107' with positive edge clock.
Creating register for signal `\pport.\o_rx_data' using process `\pport.$proc$../pport/pport.v:117$2144'.
  created $dff cell `$procdff$8108' with positive edge clock.
Creating register for signal `\pport.\o_rx_stb' using process `\pport.$proc$../pport/pport.v:114$2142'.
  created $dff cell `$procdff$8109' with positive edge clock.
Creating register for signal `\pport.\ck_pp_dir' using process `\pport.$proc$../pport/pport.v:105$2139'.
  created $dff cell `$procdff$8110' with positive edge clock.
Creating register for signal `\pport.\stb_pp_dir' using process `\pport.$proc$../pport/pport.v:102$2137'.
  created $dff cell `$procdff$8111' with positive edge clock.
Creating register for signal `\pport.\ck_pp_data' using process `\pport.$proc$../pport/pport.v:98$2135'.
  created $dff cell `$procdff$8112' with positive edge clock.
Creating register for signal `\pport.\pp_stb' using process `\pport.$proc$../pport/pport.v:94$2131'.
  created $dff cell `$procdff$8113' with positive edge clock.
Creating register for signal `\pport.\o_pp_clkfb' using process `\pport.$proc$../pport/pport.v:89$2128'.
  created $dff cell `$procdff$8114' with positive edge clock.
Creating register for signal `\pport.\pp_clk_transfer' using process `\pport.$proc$../pport/pport.v:85$2127'.
  created $dff cell `$procdff$8115' with positive edge clock.
Creating register for signal `\console.\TX_NOFIFO.r_txf_err' using process `\console.$proc$../hexbus/console.v:289$2098'.
  created $dff cell `$procdff$8116' with positive edge clock.
Creating register for signal `\console.\TX_NOFIFO.r_txf_wb_data' using process `\console.$proc$../hexbus/console.v:273$2088'.
  created $dff cell `$procdff$8117' with positive edge clock.
Creating register for signal `\console.\TX_NOFIFO.r_txf_wb_write' using process `\console.$proc$../hexbus/console.v:273$2088'.
  created $dff cell `$procdff$8118' with positive edge clock.
Creating register for signal `\console.\RX_NOFIFO.r_rx_fifo_err' using process `\console.$proc$../hexbus/console.v:168$2084'.
  created $dff cell `$procdff$8119' with positive edge clock.
Creating register for signal `\console.\RX_NOFIFO.r_rx_fifo_data' using process `\console.$proc$../hexbus/console.v:164$2083'.
  created $dff cell `$procdff$8120' with positive edge clock.
Creating register for signal `\console.\RX_NOFIFO.r_rx_fifo_full' using process `\console.$proc$../hexbus/console.v:157$2078'.
  created $dff cell `$procdff$8121' with positive edge clock.
Creating register for signal `\console.\o_wb_data' using process `\console.$proc$../hexbus/console.v:356$2076'.
  created $dff cell `$procdff$8122' with positive edge clock.
Creating register for signal `\console.\o_wb_ack' using process `\console.$proc$../hexbus/console.v:349$2072'.
  created $dff cell `$procdff$8123' with positive edge clock.
Creating register for signal `\console.\r_wb_ack' using process `\console.$proc$../hexbus/console.v:346$2069'.
  created $dff cell `$procdff$8124' with positive edge clock.
Creating register for signal `\console.\r_wb_addr' using process `\console.$proc$../hexbus/console.v:340$2068'.
  created $dff cell `$procdff$8125' with positive edge clock.
Creating register for signal `\hbpack.\o_pck_word' using process `\hbpack.$proc$../hexbus/hbpack.v:107$2061'.
  created $dff cell `$procdff$8126' with positive edge clock.
Creating register for signal `\hbpack.\r_word' using process `\hbpack.$proc$../hexbus/hbpack.v:88$2060'.
  created $dff cell `$procdff$8127' with positive edge clock.
Creating register for signal `\hbpack.\o_pck_stb' using process `\hbpack.$proc$../hexbus/hbpack.v:84$2055'.
  created $dff cell `$procdff$8128' with positive edge clock.
Creating register for signal `\hbpack.\cmd_loaded' using process `\hbpack.$proc$../hexbus/hbpack.v:75$2051'.
  created $dff cell `$procdff$8129' with positive edge clock.
Creating register for signal `\hbnewline.\loaded' using process `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
  created $dff cell `$procdff$8130' with positive edge clock.
Creating register for signal `\hbnewline.\o_nl_stb' using process `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
  created $dff cell `$procdff$8131' with positive edge clock.
Creating register for signal `\hbnewline.\o_nl_byte' using process `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
  created $dff cell `$procdff$8132' with positive edge clock.
Creating register for signal `\hbnewline.\last_cr' using process `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
  created $dff cell `$procdff$8133' with positive edge clock.
Creating register for signal `\hbnewline.\cr_state' using process `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
  created $dff cell `$procdff$8134' with positive edge clock.
Creating register for signal `\hbints.\o_int_word' using process `\hbints.$proc$../hexbus/hbints.v:102$2019'.
  created $dff cell `$procdff$8135' with positive edge clock.
Creating register for signal `\hbints.\int_loaded' using process `\hbints.$proc$../hexbus/hbints.v:102$2019'.
  created $dff cell `$procdff$8136' with positive edge clock.
Creating register for signal `\hbints.\o_int_stb' using process `\hbints.$proc$../hexbus/hbints.v:90$2010'.
  created $dff cell `$procdff$8137' with positive edge clock.
Creating register for signal `\hbints.\loaded' using process `\hbints.$proc$../hexbus/hbints.v:81$2005'.
  created $dff cell `$procdff$8138' with positive edge clock.
Creating register for signal `\hbints.\pending_interrupt' using process `\hbints.$proc$../hexbus/hbints.v:72$1999'.
  created $dff cell `$procdff$8139' with positive edge clock.
Creating register for signal `\hbints.\int_state' using process `\hbints.$proc$../hexbus/hbints.v:63$1993'.
  created $dff cell `$procdff$8140' with positive edge clock.
Creating register for signal `\hbidle.\o_idl_word' using process `\hbidle.$proc$../hexbus/hbidle.v:91$1984'.
  created $dff cell `$procdff$8141' with positive edge clock.
Creating register for signal `\hbidle.\o_idl_stb' using process `\hbidle.$proc$../hexbus/hbidle.v:80$1978'.
  created $dff cell `$procdff$8142' with positive edge clock.
Creating register for signal `\hbidle.\idle_stb' using process `\hbidle.$proc$../hexbus/hbidle.v:71$1975'.
  created $dff cell `$procdff$8143' with positive edge clock.
Creating register for signal `\hbidle.\idle_counter' using process `\hbidle.$proc$../hexbus/hbidle.v:71$1975'.
  created $dff cell `$procdff$8144' with positive edge clock.
Creating register for signal `\hbgenhex.\o_gx_char' using process `\hbgenhex.$proc$../hexbus/hbgenhex.v:113$1970'.
  created $dff cell `$procdff$8145' with positive edge clock.
Creating register for signal `\hbgenhex.\o_gx_stb' using process `\hbgenhex.$proc$../hexbus/hbgenhex.v:74$1967'.
  created $dff cell `$procdff$8146' with positive edge clock.
Creating register for signal `\hbexec.\o_rsp_stb' using process `\hbexec.$proc$../hexbus/hbexec.v:278$1960'.
  created $dff cell `$procdff$8147' with positive edge clock.
Creating register for signal `\hbexec.\o_rsp_word' using process `\hbexec.$proc$../hexbus/hbexec.v:278$1960'.
  created $dff cell `$procdff$8148' with positive edge clock.
Creating register for signal `\hbexec.\o_wb_data' using process `\hbexec.$proc$../hexbus/hbexec.v:241$1956'.
  created $dff cell `$procdff$8149' with positive edge clock.
Creating register for signal `\hbexec.\o_wb_addr' using process `\hbexec.$proc$../hexbus/hbexec.v:192$1943'.
  created $dff cell `$procdff$8150' with positive edge clock.
Creating register for signal `\hbexec.\newaddr' using process `\hbexec.$proc$../hexbus/hbexec.v:192$1943'.
  created $dff cell `$procdff$8151' with positive edge clock.
Creating register for signal `\hbexec.\inc' using process `\hbexec.$proc$../hexbus/hbexec.v:192$1943'.
  created $dff cell `$procdff$8152' with positive edge clock.
Creating register for signal `\hbexec.\o_wb_we' using process `\hbexec.$proc$../hexbus/hbexec.v:184$1941'.
  created $dff cell `$procdff$8153' with positive edge clock.
Creating register for signal `\hbexec.\o_wb_cyc' using process `\hbexec.$proc$../hexbus/hbexec.v:121$1935'.
  created $dff cell `$procdff$8154' with positive edge clock.
Creating register for signal `\hbexec.\o_wb_stb' using process `\hbexec.$proc$../hexbus/hbexec.v:121$1935'.
  created $dff cell `$procdff$8155' with positive edge clock.
Creating register for signal `\hbdeword.\o_dw_bits' using process `\hbdeword.$proc$../hexbus/hbdeword.v:95$1920'.
  created $dff cell `$procdff$8156' with positive edge clock.
Creating register for signal `\hbdeword.\r_word' using process `\hbdeword.$proc$../hexbus/hbdeword.v:83$1916'.
  created $dff cell `$procdff$8157' with positive edge clock.
Creating register for signal `\hbdeword.\o_dw_stb' using process `\hbdeword.$proc$../hexbus/hbdeword.v:64$1908'.
  created $dff cell `$procdff$8158' with positive edge clock.
Creating register for signal `\hbdeword.\r_len' using process `\hbdeword.$proc$../hexbus/hbdeword.v:64$1908'.
  created $dff cell `$procdff$8159' with positive edge clock.
Creating register for signal `\hbdechex.\o_dh_bits' using process `\hbdechex.$proc$../hexbus/hbdechex.v:60$1905'.
  created $dff cell `$procdff$8160' with positive edge clock.
Creating register for signal `\hbdechex.\o_dh_stb' using process `\hbdechex.$proc$../hexbus/hbdechex.v:57$1902'.
  created $dff cell `$procdff$8161' with positive edge clock.
Creating register for signal `\hbdechex.\o_reset' using process `\hbdechex.$proc$../hexbus/hbdechex.v:53$1899'.
  created $dff cell `$procdff$8162' with positive edge clock.
Creating register for signal `\hbconsole.\ps_full' using process `\hbconsole.$proc$../hexbus/hbconsole.v:171$1894'.
  created $dff cell `$procdff$8163' with positive edge clock.
Creating register for signal `\hbconsole.\ps_data' using process `\hbconsole.$proc$../hexbus/hbconsole.v:171$1894'.
  created $dff cell `$procdff$8164' with positive edge clock.
Creating register for signal `\hbconsole.\o_console_data' using process `\hbconsole.$proc$../hexbus/hbconsole.v:82$1892'.
  created $dff cell `$procdff$8165' with positive edge clock.
Creating register for signal `\hbconsole.\o_console_stb' using process `\hbconsole.$proc$../hexbus/hbconsole.v:80$1889'.
  created $dff cell `$procdff$8166' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\cache_illegal' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:219$4550'.
  created $dff cell `$procdff$8167' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\cache_word' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:213$4548'.
  created $dff cell `$procdff$8168' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\cache_valid' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:203$4540'.
  created $dff cell `$procdff$8169' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_illegal' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:184$4533'.
  created $dff cell `$procdff$8170' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_pc' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:177$4530'.
  created $dff cell `$procdff$8171' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_insn' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:167$4527'.
  created $dff cell `$procdff$8172' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_valid' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:158$4522'.
  created $dff cell `$procdff$8173' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_wb_addr' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:145$4518'.
  created $dff cell `$procdff$8174' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\invalid_bus_cycle' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:138$4515'.
  created $dff cell `$procdff$8175' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\inflight' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:120$4504'.
  created $dff cell `$procdff$8176' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_wb_cyc' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:87$4482'.
  created $dff cell `$procdff$8177' with positive edge clock.
Creating register for signal `$paramod\dblfetch\ADDRESS_WIDTH=23.\o_wb_stb' using process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:87$4482'.
  created $dff cell `$procdff$8178' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\r_valid' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:743$4467'.
  created $dff cell `$procdff$8179' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\GEN_CIS_PHASE.r_phase' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:367$4461'.
  created $dff cell `$procdff$8180' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_break' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8181' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_dcdR' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8182' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_dcdA' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8183' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_dcdB' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8184' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_zI' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8185' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_cond' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8186' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_wF' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8187' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_op' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8188' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_ALU' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8189' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_M' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8190' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_DV' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8191' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_FP' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8192' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_lock' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8193' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_wR' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8194' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_rA' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8195' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_rB' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8196' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_sim' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8197' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_sim_immv' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8198' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\r_nxt_half' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8199' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\r_I' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
  created $dff cell `$procdff$8200' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_pc' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:429$4438'.
  created $dff cell `$procdff$8201' with positive edge clock.
Creating register for signal `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.\o_illegal' using process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:389$4423'.
  created $dff cell `$procdff$8202' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\o_valid' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:182$3369'.
  created $dff cell `$procdff$8203' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\r_busy' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:163$3360'.
  created $dff cell `$procdff$8204' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\o_c' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:136$3353'.
  created $dff cell `$procdff$8205' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\c' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:136$3353'.
  created $dff cell `$procdff$8206' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\pre_sign' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:136$3353'.
  created $dff cell `$procdff$8207' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\keep_sgn_on_ovfl' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:102$3341'.
  created $dff cell `$procdff$8208' with positive edge clock.
Creating register for signal `$paramod\cpuops\IMPLEMENT_MPY=10.\set_ovfl' using process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:95$3329'.
  created $dff cell `$procdff$8209' with positive edge clock.
Creating register for signal `$paramod\wbdblpriarb\DW=32\AW=23.\r_a_owner' using process `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:134$4284'.
  created $dff cell `$procdff$8210' with positive edge clock.
Creating register for signal `\div.\r_c' using process `\div.$proc$cpu/div.v:330$1809'.
  created $dff cell `$procdff$8211' with positive edge clock.
Creating register for signal `\div.\o_quotient' using process `\div.$proc$cpu/div.v:313$1806'.
  created $dff cell `$procdff$8212' with positive edge clock.
Creating register for signal `\div.\r_sign' using process `\div.$proc$cpu/div.v:302$1802'.
  created $dff cell `$procdff$8213' with positive edge clock.
Creating register for signal `\div.\r_divisor' using process `\div.$proc$cpu/div.v:282$1798'.
  created $dff cell `$procdff$8214' with positive edge clock.
Creating register for signal `\div.\r_dividend' using process `\div.$proc$cpu/div.v:259$1794'.
  created $dff cell `$procdff$8215' with positive edge clock.
Creating register for signal `\div.\r_z' using process `\div.$proc$cpu/div.v:248$1789'.
  created $dff cell `$procdff$8216' with positive edge clock.
Creating register for signal `\div.\pre_sign' using process `\div.$proc$cpu/div.v:237$1785'.
  created $dff cell `$procdff$8217' with positive edge clock.
Creating register for signal `\div.\last_bit' using process `\div.$proc$cpu/div.v:223$1783'.
  created $dff cell `$procdff$8218' with positive edge clock.
Creating register for signal `\div.\r_bit' using process `\div.$proc$cpu/div.v:206$1779'.
  created $dff cell `$procdff$8219' with positive edge clock.
Creating register for signal `\div.\o_err' using process `\div.$proc$cpu/div.v:191$1777'.
  created $dff cell `$procdff$8220' with positive edge clock.
Creating register for signal `\div.\o_valid' using process `\div.$proc$cpu/div.v:172$1773'.
  created $dff cell `$procdff$8221' with positive edge clock.
Creating register for signal `\div.\zero_divisor' using process `\div.$proc$cpu/div.v:158$1771'.
  created $dff cell `$procdff$8222' with positive edge clock.
Creating register for signal `\div.\o_busy' using process `\div.$proc$cpu/div.v:148$1766'.
  created $dff cell `$procdff$8223' with positive edge clock.
Creating register for signal `\div.\r_busy' using process `\div.$proc$cpu/div.v:133$1764'.
  created $dff cell `$procdff$8224' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_result' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:232$4270'.
  created $dff cell `$procdff$8225' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wreg' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:229$4269'.
  created $dff cell `$procdff$8226' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_err' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:217$4264'.
  created $dff cell `$procdff$8227' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_valid' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:210$4259'.
  created $dff cell `$procdff$8228' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wb_data' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
  created $dff cell `$procdff$8229' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wb_we' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
  created $dff cell `$procdff$8230' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wb_addr' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
  created $dff cell `$procdff$8231' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wb_sel' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
  created $dff cell `$procdff$8232' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\r_op' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
  created $dff cell `$procdff$8233' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wb_stb_lcl' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:152$4251'.
  created $dff cell `$procdff$8234' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\o_wb_stb_gbl' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:140$4248'.
  created $dff cell `$procdff$8235' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\r_wb_cyc_gbl' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:122$4245'.
  created $dff cell `$procdff$8236' with positive edge clock.
Creating register for signal `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.\r_wb_cyc_lcl' using process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:122$4245'.
  created $dff cell `$procdff$8237' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\o_p' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:124$4229'.
  created $dff cell `$procdff$8238' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\o_aux' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:124$4229'.
  created $dff cell `$procdff$8239' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\count' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
  created $dff cell `$procdff$8240' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\p_a' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
  created $dff cell `$procdff$8241' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\p_b' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
  created $dff cell `$procdff$8242' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\partial' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
  created $dff cell `$procdff$8243' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\o_busy' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:80$4214'.
  created $dff cell `$procdff$8244' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\o_done' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:80$4214'.
  created $dff cell `$procdff$8245' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\aux' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:80$4214'.
  created $dff cell `$procdff$8246' with positive edge clock.
Creating register for signal `$paramod\slowmpy\LGNA=6\NA=33.\almost_done' using process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:74$4210'.
  created $dff cell `$procdff$8247' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\data_pipe' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:293$2685'.
  created $dff cell `$procdff$8248' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\br_level_interrupt' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:407$2681'.
  created $dff cell `$procdff$8249' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\o_bus_data' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:385$2673'.
  created $dff cell `$procdff$8250' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\nxt_mem' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:373$2671'.
  created $dff cell `$procdff$8251' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\this_addr' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:366$2667'.
  created $dff cell `$procdff$8252' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\raddr' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:353$2661'.
  created $dff cell `$procdff$8253' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\br_wb_ack' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:353$2661'.
  created $dff cell `$procdff$8254' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\br_pre_wb_ack' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:353$2661'.
  created $dff cell `$procdff$8255' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$memwr$\mem$wbscope.v:309$2624_ADDR' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:307$2655'.
  created $dff cell `$procdff$8256' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$memwr$\mem$wbscope.v:309$2624_DATA' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:307$2655'.
  created $dff cell `$procdff$8257' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$memwr$\mem$wbscope.v:309$2624_EN' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:307$2655'.
  created $dff cell `$procdff$8258' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\dr_primed' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:259$2649'.
  created $dff cell `$procdff$8259' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\waddr' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:259$2649'.
  created $dff cell `$procdff$8260' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\dr_stopped' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:238$2645'.
  created $dff cell `$procdff$8261' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\counter' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:231$2640'.
  created $dff cell `$procdff$8262' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\dr_triggered' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:215$2638'.
  created $dff cell `$procdff$8263' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\br_config' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:147$2632'.
  created $dff cell `$procdff$8264' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\br_holdoff' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:147$2632'.
  created $dff cell `$procdff$8265' with positive edge clock.
Creating register for signal `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.\read_address' using process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:134$2631'.
  created $dff cell `$procdff$8266' with positive edge clock.
Creating register for signal `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.\dbg_ack' using process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:233$2612'.
  created $dff cell `$procdff$8267' with positive edge clock.
Creating register for signal `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.\cmd_addr' using process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:177$2605'.
  created $dff cell `$procdff$8268' with positive edge clock.
Creating register for signal `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.\cmd_step' using process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:173$2603'.
  created $dff cell `$procdff$8269' with positive edge clock.
Creating register for signal `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.\cmd_clear_pf_cache' using process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:169$2601'.
  created $dff cell `$procdff$8270' with positive edge clock.
Creating register for signal `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.\cmd_halt' using process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:158$2597'.
  created $dff cell `$procdff$8271' with positive edge clock.
Creating register for signal `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.\cmd_reset' using process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:154$2595'.
  created $dff cell `$procdff$8272' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16\RELOADABLE=0.\o_wb_ack' using process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:175$2584'.
  created $dff cell `$procdff$8273' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16\RELOADABLE=0.\o_int' using process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:168$2579'.
  created $dff cell `$procdff$8274' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16\RELOADABLE=0.\r_zero' using process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:152$2574'.
  created $dff cell `$procdff$8275' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16\RELOADABLE=0.\r_value' using process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:138$2570'.
  created $dff cell `$procdff$8276' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16\RELOADABLE=0.\r_running' using process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:99$2566'.
  created $dff cell `$procdff$8277' with positive edge clock.
Creating register for signal `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.\o_int' using process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:87$2562'.
  created $dff cell `$procdff$8278' with positive edge clock.
Creating register for signal `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.\x_gpio' using process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:87$2562'.
  created $dff cell `$procdff$8279' with positive edge clock.
Creating register for signal `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.\q_gpio' using process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:87$2562'.
  created $dff cell `$procdff$8280' with positive edge clock.
Creating register for signal `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.\r_gpio' using process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:87$2562'.
  created $dff cell `$procdff$8281' with positive edge clock.
Creating register for signal `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.\o_gpio' using process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:80$2556'.
  created $dff cell `$procdff$8282' with positive edge clock.
Creating register for signal `$paramod\wbpriarbiter\DW=32\AW=23.\r_a_owner' using process `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:102$2535'.
  created $dff cell `$procdff$8283' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_wb_ack' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8284' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_wb_data' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8285' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\r_we' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8286' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\r_addr' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8287' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\r_data' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8288' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\r_sel' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8289' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_wb_err' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8290' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_dly_cyc' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8291' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_dly_stb' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8292' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_dly_we' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8293' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_dly_addr' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8294' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_dly_data' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8295' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\o_dly_sel' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8296' with positive edge clock.
Creating register for signal `$paramod\busdelay\AW=23.\r_stb' using process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
  created $dff cell `$procdff$8297' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\r_interval_count' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:126$2488'.
  created $dff cell `$procdff$8298' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\r_auto_reload' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:115$2485'.
  created $dff cell `$procdff$8299' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\o_wb_ack' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:175$2482'.
  created $dff cell `$procdff$8300' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\o_int' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:168$2477'.
  created $dff cell `$procdff$8301' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\r_zero' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:152$2472'.
  created $dff cell `$procdff$8302' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\r_value' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:138$2468'.
  created $dff cell `$procdff$8303' with positive edge clock.
Creating register for signal `$paramod\ziptimer\VW=16.\r_running' using process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:99$2464'.
  created $dff cell `$procdff$8304' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:126$2426_ADDR' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8305' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:126$2426_DATA' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8306' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:126$2426_EN' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8307' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:128$2427_ADDR' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8308' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:128$2427_DATA' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8309' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:128$2427_EN' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8310' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:130$2428_ADDR' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8311' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:130$2428_DATA' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8312' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:130$2428_EN' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8313' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:132$2429_ADDR' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8314' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:132$2429_DATA' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8315' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$memwr$\mem$memdev.v:132$2429_EN' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
  created $dff cell `$procdff$8316' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\last_sel' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:107$2439'.
  created $dff cell `$procdff$8317' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\last_addr' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:105$2438'.
  created $dff cell `$procdff$8318' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\last_data' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:103$2437'.
  created $dff cell `$procdff$8319' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\last_stb' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:94$2436'.
  created $dff cell `$procdff$8320' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\last_wstb' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:90$2434'.
  created $dff cell `$procdff$8321' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\o_wb_ack' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:146$2432'.
  created $dff cell `$procdff$8322' with positive edge clock.
Creating register for signal `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.\o_wb_data' using process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:117$2430'.
  created $dff cell `$procdff$8323' with positive edge clock.
Creating register for signal `$paramod\icontrol\IUSED=15.\o_data' using process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:139$2421'.
  created $dff cell `$procdff$8324' with positive edge clock.
Creating register for signal `$paramod\icontrol\IUSED=15.\r_interrupt' using process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:125$2419'.
  created $dff cell `$procdff$8325' with positive edge clock.
Creating register for signal `$paramod\icontrol\IUSED=15.\r_gie' using process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:116$2416'.
  created $dff cell `$procdff$8326' with positive edge clock.
Creating register for signal `$paramod\icontrol\IUSED=15.\r_int_enable' using process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:107$2409'.
  created $dff cell `$procdff$8327' with positive edge clock.
Creating register for signal `$paramod\icontrol\IUSED=15.\r_int_state' using process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:99$2405'.
  created $dff cell `$procdff$8328' with positive edge clock.
Creating register for signal `\wbsdram.\trigger' using process `\wbsdram.$proc$wbsdram.v:615$511'.
  created $dff cell `$procdff$8329' with positive edge clock.
Creating register for signal `\wbsdram.\last_ram_data' using process `\wbsdram.$proc$wbsdram.v:596$510'.
  created $dff cell `$procdff$8330' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_dqm' using process `\wbsdram.$proc$wbsdram.v:568$507'.
  created $dff cell `$procdff$8331' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_data' using process `\wbsdram.$proc$wbsdram.v:562$506'.
  created $dff cell `$procdff$8332' with positive edge clock.
Creating register for signal `\wbsdram.\m_state' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8333' with positive edge clock.
Creating register for signal `\wbsdram.\maintenance_mode' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8334' with positive edge clock.
Creating register for signal `\wbsdram.\m_ram_cs_n' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8335' with positive edge clock.
Creating register for signal `\wbsdram.\m_ram_ras_n' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8336' with positive edge clock.
Creating register for signal `\wbsdram.\m_ram_cas_n' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8337' with positive edge clock.
Creating register for signal `\wbsdram.\m_ram_we_n' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8338' with positive edge clock.
Creating register for signal `\wbsdram.\m_ram_dmod' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8339' with positive edge clock.
Creating register for signal `\wbsdram.\m_ram_addr' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8340' with positive edge clock.
Creating register for signal `\wbsdram.\maintenance_clocks' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8341' with positive edge clock.
Creating register for signal `\wbsdram.\maintenance_clocks_zero' using process `\wbsdram.$proc$wbsdram.v:486$496'.
  created $dff cell `$procdff$8342' with positive edge clock.
Creating register for signal `\wbsdram.\startup_hold' using process `\wbsdram.$proc$wbsdram.v:463$494'.
  created $dff cell `$procdff$8343' with positive edge clock.
Creating register for signal `\wbsdram.\startup_idle' using process `\wbsdram.$proc$wbsdram.v:460$491'.
  created $dff cell `$procdff$8344' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_cs_n' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8345' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_ras_n' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8346' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_cas_n' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8347' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_we_n' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8348' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_bs' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8349' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_addr' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8350' with positive edge clock.
Creating register for signal `\wbsdram.\o_wb_stall' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8351' with positive edge clock.
Creating register for signal `\wbsdram.\o_ram_dmod' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8352' with positive edge clock.
Creating register for signal `\wbsdram.\r_barrell_ack' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8353' with positive edge clock.
Creating register for signal `\wbsdram.\clocks_til_idle' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8354' with positive edge clock.
Creating register for signal `\wbsdram.\nxt_dmod' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8355' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:302$186' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8356' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:302$187' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8357' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:303$188' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8358' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:303$189' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8359' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:304$190' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8360' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:304$191' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8361' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:305$192' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8362' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:305$193' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8363' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:328$194' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8364' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:329$195' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8365' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:330$196' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8366' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:331$197' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8367' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:338$198' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8368' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:338$199' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8369' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:339$200' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8370' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:340$201' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8371' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:392$202' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8372' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:407$203' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8373' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:429$204' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8374' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:271$209_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8375' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:271$209_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8376' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:271$209_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8377' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:272$210_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8378' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:272$210_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8379' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:272$210_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8380' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:273$211_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8381' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:273$211_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8382' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:273$211_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8383' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:274$212_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8384' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:274$212_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8385' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:274$212_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8386' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:302$213_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8387' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:302$213_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8388' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:302$213_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8389' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:303$214_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8390' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:303$214_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8391' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:303$214_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8392' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:304$215_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8393' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:304$215_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8394' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:304$215_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8395' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:305$216_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8396' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:305$216_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8397' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:305$216_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8398' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:347$217_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8399' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:347$217_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8400' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:347$217_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8401' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:348$218_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8402' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:348$218_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8403' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:348$218_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8404' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:349$219_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8405' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:349$219_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8406' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:349$219_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8407' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:350$220_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8408' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:350$220_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8409' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:350$220_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8410' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:375$221_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8411' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:375$221_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8412' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:375$221_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8413' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_row$wbsdram.v:376$222_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8414' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_row$wbsdram.v:376$222_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8415' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_row$wbsdram.v:376$222_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8416' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:389$223_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8417' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:389$223_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8418' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:389$223_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8419' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:437$224_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8420' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:437$224_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8421' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:437$224_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8422' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:448$225_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8423' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:448$225_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8424' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_active$wbsdram.v:448$225_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8425' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_row$wbsdram.v:449$226_ADDR' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8426' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_row$wbsdram.v:449$226_DATA' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8427' with positive edge clock.
Creating register for signal `\wbsdram.$memwr$\bank_row$wbsdram.v:449$226_EN' using process `\wbsdram.$proc$wbsdram.v:268$276'.
  created $dff cell `$procdff$8428' with positive edge clock.
Creating register for signal `\wbsdram.\fwd_bank_valid' using process `\wbsdram.$proc$wbsdram.v:229$269'.
  created $dff cell `$procdff$8429' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:230$185' using process `\wbsdram.$proc$wbsdram.v:229$269'.
  created $dff cell `$procdff$8430' with positive edge clock.
Creating register for signal `\wbsdram.\r_bank_valid' using process `\wbsdram.$proc$wbsdram.v:219$256'.
  created $dff cell `$procdff$8431' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:221$183' using process `\wbsdram.$proc$wbsdram.v:219$256'.
  created $dff cell `$procdff$8432' with positive edge clock.
Creating register for signal `\wbsdram.$mem2bits$\bank_active$wbsdram.v:224$184' using process `\wbsdram.$proc$wbsdram.v:219$256'.
  created $dff cell `$procdff$8433' with positive edge clock.
Creating register for signal `\wbsdram.\r_pending' using process `\wbsdram.$proc$wbsdram.v:184$249'.
  created $dff cell `$procdff$8434' with positive edge clock.
Creating register for signal `\wbsdram.\r_we' using process `\wbsdram.$proc$wbsdram.v:184$249'.
  created $dff cell `$procdff$8435' with positive edge clock.
Creating register for signal `\wbsdram.\r_addr' using process `\wbsdram.$proc$wbsdram.v:184$249'.
  created $dff cell `$procdff$8436' with positive edge clock.
Creating register for signal `\wbsdram.\r_data' using process `\wbsdram.$proc$wbsdram.v:184$249'.
  created $dff cell `$procdff$8437' with positive edge clock.
Creating register for signal `\wbsdram.\r_sel' using process `\wbsdram.$proc$wbsdram.v:184$249'.
  created $dff cell `$procdff$8438' with positive edge clock.
Creating register for signal `\wbsdram.\fwd_addr' using process `\wbsdram.$proc$wbsdram.v:184$249'.
  created $dff cell `$procdff$8439' with positive edge clock.
Creating register for signal `\wbsdram.\in_refresh' using process `\wbsdram.$proc$wbsdram.v:140$243'.
  created $dff cell `$procdff$8440' with positive edge clock.
Creating register for signal `\wbsdram.\in_refresh_clk' using process `\wbsdram.$proc$wbsdram.v:134$240'.
  created $dff cell `$procdff$8441' with positive edge clock.
Creating register for signal `\wbsdram.\need_refresh' using process `\wbsdram.$proc$wbsdram.v:128$236'.
  created $dff cell `$procdff$8442' with positive edge clock.
Creating register for signal `\wbsdram.\refresh_clk' using process `\wbsdram.$proc$wbsdram.v:119$233'.
  created $dff cell `$procdff$8443' with positive edge clock.
Creating register for signal `\main.\r_pwrcount_data' using process `\main.$proc$main.v:1016$103'.
  created $dff cell `$procdff$8444' with positive edge clock.
Creating register for signal `\main.\r_buserr_addr' using process `\main.$proc$main.v:995$101'.
  created $dff cell `$procdff$8445' with positive edge clock.
Creating register for signal `\main.\cpu_reset' using process `\main.$proc$main.v:822$94'.
  created $dff cell `$procdff$8446' with positive edge clock.
Creating register for signal `\main.\hb_idata' using process `\main.$proc$main.v:650$78'.
  created $dff cell `$procdff$8447' with positive edge clock.
Creating register for signal `\main.\hb_ack' using process `\main.$proc$main.v:629$75'.
  created $dff cell `$procdff$8448' with positive edge clock.
Creating register for signal `\main.\hb_many_ack' using process `\main.$proc$main.v:601$74'.
  created $dff cell `$procdff$8449' with positive edge clock.
Creating register for signal `\main.\wb_idata' using process `\main.$proc$main.v:547$55'.
  created $dff cell `$procdff$8450' with positive edge clock.
Creating register for signal `\main.\r_wb_bus_select' using process `\main.$proc$main.v:529$52'.
  created $dff cell `$procdff$8451' with positive edge clock.
Creating register for signal `\main.\wb_ack' using process `\main.$proc$main.v:503$49'.
  created $dff cell `$procdff$8452' with positive edge clock.
Creating register for signal `\main.\r_wb_dio_data' using process `\main.$proc$main.v:479$48'.
  created $dff cell `$procdff$8453' with positive edge clock.
Creating register for signal `\main.\r_wb_dio_bus_select' using process `\main.$proc$main.v:472$47'.
  created $dff cell `$procdff$8454' with positive edge clock.
Creating register for signal `\main.\r_wb_dio_ack' using process `\main.$proc$main.v:465$43'.
  created $dff cell `$procdff$8455' with positive edge clock.
Creating register for signal `\main.\r_wb_sio_data' using process `\main.$proc$main.v:450$42'.
  created $dff cell `$procdff$8456' with positive edge clock.
Creating register for signal `\main.\r_wb_sio_ack' using process `\main.$proc$main.v:446$40'.
  created $dff cell `$procdff$8457' with positive edge clock.
Creating register for signal `\main.\wb_many_ack' using process `\main.$proc$main.v:423$39'.
  created $dff cell `$procdff$8458' with positive edge clock.
Creating register for signal `\toplevel.\r_ram_data' using process `\toplevel.$proc$toplevel.v:210$3'.
  created $dff cell `$procdff$8459' with positive edge clock.
Creating register for signal `\toplevel.\r_delay' using process `\toplevel.$proc$toplevel.v:208$2'.
  created $dff cell `$procdff$8460' with positive edge clock.

36.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2245$4208'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2222$4207'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2169$4206'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2151$4205'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2132$4204'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2094$4203'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2060$4202'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2048$4201'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2027$4200'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1446$4199'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1210$4198'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2494$4197'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2462$4196'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2340$4195'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2328$4194'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2317$4193'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2299$4192'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2288$4191'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2113$4190'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2075$4189'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1906$4188'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1864$4187'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1550$4186'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1549$4185'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1482$4184'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1414$4183'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1413$4182'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1113$4181'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1078$4180'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1034$4179'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1033$4178'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1032$4177'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1031$4176'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1030$4175'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2453$4161'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2401$4157'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2401$4157'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2398$4155'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2278$4145'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2278$4145'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2246$4138'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2246$4138'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2223$4133'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2223$4133'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2170$4125'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2170$4125'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2152$4120'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2152$4120'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2133$4112'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2133$4112'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2095$4102'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2095$4102'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2061$4093'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2061$4093'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2049$4083'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2049$4083'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2028$4082'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2028$4082'.
Found and cleaned up 7 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1972$4054'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1972$4054'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1930$4043'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1930$4043'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1808$4039'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1808$4039'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1471$4035'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1471$4035'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1447$4030'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1447$4030'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1437$4026'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1435$4022'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1211$4015'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1211$4015'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1182$4014'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1175$4013'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1142$4012'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:973$4011'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:936$4007'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:911$4006'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:856$4003'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:856$4003'.
Found and cleaned up 4 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2537$3984'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2537$3984'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2495$3981'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2464$3970'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2464$3970'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2435$3969'.
Found and cleaned up 4 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2341$3963'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2341$3963'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2329$3960'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2329$3960'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2318$3956'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2318$3956'.
Found and cleaned up 7 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2300$3936'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2300$3936'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2289$3923'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2289$3923'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2114$3918'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2114$3918'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2076$3911'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:2076$3911'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1956$3907'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1956$3907'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1865$3884'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1865$3884'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1842$3878'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1842$3878'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1833$3873'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1833$3873'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1559$3833'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1559$3833'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1551$3818'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1551$3818'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1491$3814'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1491$3814'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1489$3813'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1483$3811'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1483$3811'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1128$3794'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1128$3794'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1114$3788'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1114$3788'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1079$3780'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1079$3780'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1035$3763'.
Found and cleaned up 2 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1008$3755'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:1008$3755'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:988$3746'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:988$3746'.
Found and cleaned up 3 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:977$3740'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:977$3740'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:966$3737'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:966$3737'.
Found and cleaned up 4 empty switches in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:949$3731'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:949$3731'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:903$3728'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:903$3728'.
Found and cleaned up 1 empty switch in `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:838$3721'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:838$3721'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:650$3702'.
Removing empty process `$paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.$proc$cpu/zipcpu.v:478$3666'.
Found and cleaned up 1 empty switch in `$paramod\mpyop\IMPLEMENT_MPY=10.$proc$cpu/mpyop.v:312$3651'.
Removing empty process `$paramod\mpyop\IMPLEMENT_MPY=10.$proc$cpu/mpyop.v:312$3651'.
Removing empty process `pport.$proc$../pport/pport.v:143$2168'.
Removing empty process `pport.$proc$../pport/pport.v:129$2167'.
Removing empty process `pport.$proc$../pport/pport.v:122$2166'.
Removing empty process `pport.$proc$../pport/pport.v:113$2165'.
Removing empty process `pport.$proc$../pport/pport.v:88$2164'.
Removing empty process `pport.$proc$../pport/pport.v:84$2163'.
Removing empty process `pport.$proc$../pport/pport.v:83$2162'.
Removing empty process `pport.$proc$../pport/pport.v:154$2159'.
Found and cleaned up 2 empty switches in `\pport.$proc$../pport/pport.v:144$2157'.
Removing empty process `pport.$proc$../pport/pport.v:144$2157'.
Removing empty process `pport.$proc$../pport/pport.v:130$2149'.
Found and cleaned up 2 empty switches in `\pport.$proc$../pport/pport.v:123$2145'.
Removing empty process `pport.$proc$../pport/pport.v:123$2145'.
Found and cleaned up 1 empty switch in `\pport.$proc$../pport/pport.v:117$2144'.
Removing empty process `pport.$proc$../pport/pport.v:117$2144'.
Removing empty process `pport.$proc$../pport/pport.v:114$2142'.
Removing empty process `pport.$proc$../pport/pport.v:105$2139'.
Found and cleaned up 1 empty switch in `\pport.$proc$../pport/pport.v:102$2137'.
Removing empty process `pport.$proc$../pport/pport.v:102$2137'.
Found and cleaned up 1 empty switch in `\pport.$proc$../pport/pport.v:98$2135'.
Removing empty process `pport.$proc$../pport/pport.v:98$2135'.
Removing empty process `pport.$proc$../pport/pport.v:94$2131'.
Found and cleaned up 2 empty switches in `\pport.$proc$../pport/pport.v:89$2128'.
Removing empty process `pport.$proc$../pport/pport.v:89$2128'.
Removing empty process `pport.$proc$../pport/pport.v:85$2127'.
Removing empty process `console.$proc$../hexbus/console.v:288$2118'.
Removing empty process `console.$proc$../hexbus/console.v:272$2117'.
Removing empty process `console.$proc$../hexbus/console.v:156$2116'.
Removing empty process `console.$proc$../hexbus/console.v:348$2115'.
Removing empty process `console.$proc$../hexbus/console.v:345$2114'.
Found and cleaned up 3 empty switches in `\console.$proc$../hexbus/console.v:289$2098'.
Removing empty process `console.$proc$../hexbus/console.v:289$2098'.
Found and cleaned up 4 empty switches in `\console.$proc$../hexbus/console.v:273$2088'.
Removing empty process `console.$proc$../hexbus/console.v:273$2088'.
Found and cleaned up 2 empty switches in `\console.$proc$../hexbus/console.v:168$2084'.
Removing empty process `console.$proc$../hexbus/console.v:168$2084'.
Found and cleaned up 1 empty switch in `\console.$proc$../hexbus/console.v:164$2083'.
Removing empty process `console.$proc$../hexbus/console.v:164$2083'.
Found and cleaned up 2 empty switches in `\console.$proc$../hexbus/console.v:157$2078'.
Removing empty process `console.$proc$../hexbus/console.v:157$2078'.
Found and cleaned up 1 empty switch in `\console.$proc$../hexbus/console.v:356$2076'.
Removing empty process `console.$proc$../hexbus/console.v:356$2076'.
Removing empty process `console.$proc$../hexbus/console.v:349$2072'.
Removing empty process `console.$proc$../hexbus/console.v:346$2069'.
Removing empty process `console.$proc$../hexbus/console.v:340$2068'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:106$2065'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:87$2064'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:83$2063'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:74$2062'.
Found and cleaned up 2 empty switches in `\hbpack.$proc$../hexbus/hbpack.v:107$2061'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:107$2061'.
Found and cleaned up 3 empty switches in `\hbpack.$proc$../hexbus/hbpack.v:88$2060'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:88$2060'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:84$2055'.
Found and cleaned up 3 empty switches in `\hbpack.$proc$../hexbus/hbpack.v:75$2051'.
Removing empty process `hbpack.$proc$../hexbus/hbpack.v:75$2051'.
Removing empty process `hbnewline.$proc$../hexbus/hbnewline.v:81$2050'.
Removing empty process `hbnewline.$proc$../hexbus/hbnewline.v:80$2049'.
Removing empty process `hbnewline.$proc$../hexbus/hbnewline.v:79$2048'.
Removing empty process `hbnewline.$proc$../hexbus/hbnewline.v:78$2047'.
Removing empty process `hbnewline.$proc$../hexbus/hbnewline.v:77$2046'.
Found and cleaned up 5 empty switches in `\hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
Removing empty process `hbnewline.$proc$../hexbus/hbnewline.v:82$2032'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:101$2031'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:100$2030'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:89$2029'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:80$2028'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:71$2027'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:62$2026'.
Found and cleaned up 2 empty switches in `\hbints.$proc$../hexbus/hbints.v:102$2019'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:102$2019'.
Found and cleaned up 4 empty switches in `\hbints.$proc$../hexbus/hbints.v:90$2010'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:90$2010'.
Found and cleaned up 3 empty switches in `\hbints.$proc$../hexbus/hbints.v:81$2005'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:81$2005'.
Found and cleaned up 3 empty switches in `\hbints.$proc$../hexbus/hbints.v:72$1999'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:72$1999'.
Found and cleaned up 3 empty switches in `\hbints.$proc$../hexbus/hbints.v:63$1993'.
Removing empty process `hbints.$proc$../hexbus/hbints.v:63$1993'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:90$1992'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:79$1991'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:70$1990'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:69$1989'.
Found and cleaned up 2 empty switches in `\hbidle.$proc$../hexbus/hbidle.v:91$1984'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:91$1984'.
Found and cleaned up 4 empty switches in `\hbidle.$proc$../hexbus/hbidle.v:80$1978'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:80$1978'.
Found and cleaned up 1 empty switch in `\hbidle.$proc$../hexbus/hbidle.v:71$1975'.
Removing empty process `hbidle.$proc$../hexbus/hbidle.v:71$1975'.
Removing empty process `hbgenhex.$proc$../hexbus/hbgenhex.v:112$1974'.
Removing empty process `hbgenhex.$proc$../hexbus/hbgenhex.v:73$1973'.
Found and cleaned up 1 empty switch in `\hbgenhex.$proc$../hexbus/hbgenhex.v:113$1970'.
Removing empty process `hbgenhex.$proc$../hexbus/hbgenhex.v:113$1970'.
Found and cleaned up 1 empty switch in `\hbgenhex.$proc$../hexbus/hbgenhex.v:81$1969'.
Removing empty process `hbgenhex.$proc$../hexbus/hbgenhex.v:81$1969'.
Found and cleaned up 2 empty switches in `\hbgenhex.$proc$../hexbus/hbgenhex.v:74$1967'.
Removing empty process `hbgenhex.$proc$../hexbus/hbgenhex.v:74$1967'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:277$1966'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:276$1965'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:191$1964'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:120$1963'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:119$1962'.
Found and cleaned up 4 empty switches in `\hbexec.$proc$../hexbus/hbexec.v:278$1960'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:278$1960'.
Found and cleaned up 1 empty switch in `\hbexec.$proc$../hexbus/hbexec.v:241$1956'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:241$1956'.
Found and cleaned up 3 empty switches in `\hbexec.$proc$../hexbus/hbexec.v:192$1943'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:192$1943'.
Found and cleaned up 1 empty switch in `\hbexec.$proc$../hexbus/hbexec.v:184$1941'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:184$1941'.
Found and cleaned up 7 empty switches in `\hbexec.$proc$../hexbus/hbexec.v:121$1935'.
Removing empty process `hbexec.$proc$../hexbus/hbexec.v:121$1935'.
Removing empty process `hbdeword.$proc$../hexbus/hbdeword.v:62$1926'.
Removing empty process `hbdeword.$proc$../hexbus/hbdeword.v:61$1925'.
Found and cleaned up 3 empty switches in `\hbdeword.$proc$../hexbus/hbdeword.v:95$1920'.
Removing empty process `hbdeword.$proc$../hexbus/hbdeword.v:95$1920'.
Found and cleaned up 2 empty switches in `\hbdeword.$proc$../hexbus/hbdeword.v:83$1916'.
Removing empty process `hbdeword.$proc$../hexbus/hbdeword.v:83$1916'.
Found and cleaned up 5 empty switches in `\hbdeword.$proc$../hexbus/hbdeword.v:64$1908'.
Removing empty process `hbdeword.$proc$../hexbus/hbdeword.v:64$1908'.
Removing empty process `hbdechex.$proc$../hexbus/hbdechex.v:56$1907'.
Removing empty process `hbdechex.$proc$../hexbus/hbdechex.v:52$1906'.
Found and cleaned up 1 empty switch in `\hbdechex.$proc$../hexbus/hbdechex.v:60$1905'.
Removing empty process `hbdechex.$proc$../hexbus/hbdechex.v:60$1905'.
Removing empty process `hbdechex.$proc$../hexbus/hbdechex.v:57$1902'.
Removing empty process `hbdechex.$proc$../hexbus/hbdechex.v:53$1899'.
Removing empty process `hbconsole.$proc$../hexbus/hbconsole.v:170$1898'.
Found and cleaned up 4 empty switches in `\hbconsole.$proc$../hexbus/hbconsole.v:171$1894'.
Removing empty process `hbconsole.$proc$../hexbus/hbconsole.v:171$1894'.
Removing empty process `hbconsole.$proc$../hexbus/hbconsole.v:82$1892'.
Removing empty process `hbconsole.$proc$../hexbus/hbconsole.v:80$1889'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:218$4567'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:202$4566'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:183$4565'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:176$4564'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:166$4563'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:157$4562'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:144$4561'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:137$4560'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:119$4559'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:86$4558'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:85$4557'.
Found and cleaned up 2 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:219$4550'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:219$4550'.
Found and cleaned up 1 empty switch in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:213$4548'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:213$4548'.
Found and cleaned up 3 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:203$4540'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:203$4540'.
Found and cleaned up 4 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:184$4533'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:184$4533'.
Found and cleaned up 2 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:177$4530'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:177$4530'.
Found and cleaned up 2 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:167$4527'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:167$4527'.
Found and cleaned up 3 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:158$4522'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:158$4522'.
Found and cleaned up 2 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:145$4518'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:145$4518'.
Found and cleaned up 2 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:138$4515'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:138$4515'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:134$4510'.
Found and cleaned up 2 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:120$4504'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:120$4504'.
Found and cleaned up 5 empty switches in `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:87$4482'.
Removing empty process `$paramod\dblfetch\ADDRESS_WIDTH=23.$proc$cpu/dblfetch.v:87$4482'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:366$4481'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:729$4480'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:457$4479'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:456$4478'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:455$4477'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:454$4476'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:453$4475'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:452$4474'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:428$4473'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:388$4472'.
Found and cleaned up 2 empty switches in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:743$4467'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:743$4467'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:720$4466'.
Found and cleaned up 4 empty switches in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:367$4461'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:367$4461'.
Found and cleaned up 2 empty switches in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:184$4455'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:184$4455'.
Found and cleaned up 4 empty switches in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:458$4443'.
Found and cleaned up 3 empty switches in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:429$4438'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:429$4438'.
Found and cleaned up 9 empty switches in `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:389$4423'.
Removing empty process `$paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.$proc$cpu/idecode.v:389$4423'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:181$3391'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:162$3390'.
Found and cleaned up 1 empty switch in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:182$3369'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:182$3369'.
Found and cleaned up 1 empty switch in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:163$3360'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:163$3360'.
Found and cleaned up 2 empty switches in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:136$3353'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:136$3353'.
Found and cleaned up 1 empty switch in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:102$3341'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:102$3341'.
Found and cleaned up 1 empty switch in `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:95$3329'.
Removing empty process `$paramod\cpuops\IMPLEMENT_MPY=10.$proc$cpu/cpuops.v:95$3329'.
Removing empty process `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:133$4310'.
Found and cleaned up 3 empty switches in `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:134$4284'.
Removing empty process `$paramod\wbdblpriarb\DW=32\AW=23.$proc$cpu/wbdblpriarb.v:134$4284'.
Removing empty process `div.$proc$cpu/div.v:329$1822'.
Removing empty process `div.$proc$cpu/div.v:312$1821'.
Removing empty process `div.$proc$cpu/div.v:301$1820'.
Removing empty process `div.$proc$cpu/div.v:281$1819'.
Removing empty process `div.$proc$cpu/div.v:236$1818'.
Removing empty process `div.$proc$cpu/div.v:222$1817'.
Removing empty process `div.$proc$cpu/div.v:205$1816'.
Removing empty process `div.$proc$cpu/div.v:190$1815'.
Removing empty process `div.$proc$cpu/div.v:171$1814'.
Removing empty process `div.$proc$cpu/div.v:147$1813'.
Removing empty process `div.$proc$cpu/div.v:132$1812'.
Found and cleaned up 1 empty switch in `\div.$proc$cpu/div.v:330$1809'.
Removing empty process `div.$proc$cpu/div.v:330$1809'.
Found and cleaned up 4 empty switches in `\div.$proc$cpu/div.v:313$1806'.
Removing empty process `div.$proc$cpu/div.v:313$1806'.
Found and cleaned up 3 empty switches in `\div.$proc$cpu/div.v:302$1802'.
Removing empty process `div.$proc$cpu/div.v:302$1802'.
Found and cleaned up 4 empty switches in `\div.$proc$cpu/div.v:282$1798'.
Removing empty process `div.$proc$cpu/div.v:282$1798'.
Found and cleaned up 5 empty switches in `\div.$proc$cpu/div.v:259$1794'.
Removing empty process `div.$proc$cpu/div.v:259$1794'.
Found and cleaned up 2 empty switches in `\div.$proc$cpu/div.v:248$1789'.
Removing empty process `div.$proc$cpu/div.v:248$1789'.
Found and cleaned up 1 empty switch in `\div.$proc$cpu/div.v:237$1785'.
Removing empty process `div.$proc$cpu/div.v:237$1785'.
Found and cleaned up 2 empty switches in `\div.$proc$cpu/div.v:223$1783'.
Removing empty process `div.$proc$cpu/div.v:223$1783'.
Found and cleaned up 2 empty switches in `\div.$proc$cpu/div.v:206$1779'.
Removing empty process `div.$proc$cpu/div.v:206$1779'.
Found and cleaned up 2 empty switches in `\div.$proc$cpu/div.v:191$1777'.
Removing empty process `div.$proc$cpu/div.v:191$1777'.
Found and cleaned up 5 empty switches in `\div.$proc$cpu/div.v:172$1773'.
Removing empty process `div.$proc$cpu/div.v:172$1773'.
Found and cleaned up 1 empty switch in `\div.$proc$cpu/div.v:158$1771'.
Removing empty process `div.$proc$cpu/div.v:158$1771'.
Found and cleaned up 4 empty switches in `\div.$proc$cpu/div.v:148$1766'.
Removing empty process `div.$proc$cpu/div.v:148$1766'.
Found and cleaned up 3 empty switches in `\div.$proc$cpu/div.v:133$1764'.
Removing empty process `div.$proc$cpu/div.v:133$1764'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:216$4283'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:209$4282'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:166$4281'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:165$4280'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:164$4279'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:151$4278'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:139$4277'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:121$4276'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:120$4275'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:288$4274'.
Found and cleaned up 1 empty switch in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:101$4273'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:101$4273'.
Found and cleaned up 2 empty switches in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:232$4270'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:232$4270'.
Found and cleaned up 1 empty switch in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:229$4269'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:229$4269'.
Found and cleaned up 3 empty switches in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:217$4264'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:217$4264'.
Found and cleaned up 1 empty switch in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:210$4259'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:210$4259'.
Found and cleaned up 4 empty switches in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:167$4254'.
Found and cleaned up 3 empty switches in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:152$4251'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:152$4251'.
Found and cleaned up 3 empty switches in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:140$4248'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:140$4248'.
Found and cleaned up 3 empty switches in `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:122$4245'.
Removing empty process `$paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.$proc$cpu/memops.v:122$4245'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:79$4234'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:78$4233'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:77$4232'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:73$4231'.
Found and cleaned up 1 empty switch in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:124$4229'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:124$4229'.
Found and cleaned up 2 empty switches in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:101$4220'.
Found and cleaned up 3 empty switches in `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:80$4214'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:80$4214'.
Removing empty process `$paramod\slowmpy\LGNA=6\NA=33.$proc$cpu/slowmpy.v:74$4210'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:404$2697'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:352$2696'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:351$2695'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:348$2694'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:258$2693'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:257$2692'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:230$2691'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:229$2690'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:214$2689'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:146$2688'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:145$2687'.
Found and cleaned up 1 empty switch in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:293$2685'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:293$2685'.
Found and cleaned up 1 empty switch in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:407$2681'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:407$2681'.
Found and cleaned up 2 empty switches in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:385$2673'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:385$2673'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:373$2671'.
Found and cleaned up 1 empty switch in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:366$2667'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:366$2667'.
Found and cleaned up 2 empty switches in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:353$2661'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:353$2661'.
Found and cleaned up 1 empty switch in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:307$2655'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:307$2655'.
Found and cleaned up 3 empty switches in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:259$2649'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:259$2649'.
Found and cleaned up 1 empty switch in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:238$2645'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:238$2645'.
Found and cleaned up 2 empty switches in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:231$2640'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:231$2640'.
Found and cleaned up 2 empty switches in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:215$2638'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:215$2638'.
Found and cleaned up 2 empty switches in `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:147$2632'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:147$2632'.
Removing empty process `$paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.$proc$wbscope.v:134$2631'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:232$2623'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:176$2622'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:172$2621'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:168$2620'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:157$2619'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:153$2618'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:233$2612'.
Found and cleaned up 1 empty switch in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:177$2605'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:177$2605'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:173$2603'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:169$2601'.
Found and cleaned up 4 empty switches in `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:158$2597'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:158$2597'.
Removing empty process `$paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.$proc$cpu/zipbones.v:154$2595'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:174$2591'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:167$2590'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:151$2589'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:137$2588'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:98$2587'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:175$2584'.
Found and cleaned up 1 empty switch in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:168$2579'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:168$2579'.
Found and cleaned up 5 empty switches in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:152$2574'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:152$2574'.
Found and cleaned up 5 empty switches in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:138$2570'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:138$2570'.
Found and cleaned up 3 empty switches in `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:99$2566'.
Removing empty process `$paramod\ziptimer\VW=16\RELOADABLE=0.$proc$cpu/ziptimer.v:99$2566'.
Removing empty process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:79$2564'.
Removing empty process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:87$2562'.
Found and cleaned up 1 empty switch in `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:80$2556'.
Removing empty process `$paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.$proc$wbgpio.v:80$2556'.
Removing empty process `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:101$2555'.
Found and cleaned up 2 empty switches in `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:102$2535'.
Removing empty process `$paramod\wbpriarbiter\DW=32\AW=23.$proc$cpu/wbpriarbiter.v:102$2535'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:118$2534'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:117$2533'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:116$2532'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:115$2531'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:114$2530'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:113$2529'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:112$2528'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:111$2527'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:110$2526'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:109$2525'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:108$2524'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:107$2523'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:106$2522'.
Found and cleaned up 7 empty switches in `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
Removing empty process `$paramod\busdelay\AW=23.$proc$cpu/busdelay.v:119$2495'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:113$2494'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:174$2493'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:167$2492'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:151$2491'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:137$2490'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:98$2489'.
Found and cleaned up 1 empty switch in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:126$2488'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:126$2488'.
Found and cleaned up 2 empty switches in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:115$2485'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:115$2485'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:175$2482'.
Found and cleaned up 1 empty switch in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:168$2477'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:168$2477'.
Found and cleaned up 5 empty switches in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:152$2472'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:152$2472'.
Found and cleaned up 5 empty switches in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:138$2468'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:138$2468'.
Found and cleaned up 3 empty switches in `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:99$2464'.
Removing empty process `$paramod\ziptimer\VW=16.$proc$cpu/ziptimer.v:99$2464'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:93$2462'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:145$2461'.
Found and cleaned up 4 empty switches in `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:123$2440'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:107$2439'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:105$2438'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:103$2437'.
Found and cleaned up 1 empty switch in `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:94$2436'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:94$2436'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:90$2434'.
Found and cleaned up 1 empty switch in `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:146$2432'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:146$2432'.
Removing empty process `$paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.$proc$memdev.v:117$2430'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:124$2425'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:115$2424'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:106$2423'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:98$2422'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:139$2421'.
Found and cleaned up 1 empty switch in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:125$2419'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:125$2419'.
Found and cleaned up 2 empty switches in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:116$2416'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:116$2416'.
Found and cleaned up 3 empty switches in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:107$2409'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:107$2409'.
Found and cleaned up 2 empty switches in `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:99$2405'.
Removing empty process `$paramod\icontrol\IUSED=15.$proc$cpu/icontrol.v:99$2405'.
Removing empty process `wbsdram.$proc$wbsdram.v:485$581'.
Removing empty process `wbsdram.$proc$wbsdram.v:484$580'.
Removing empty process `wbsdram.$proc$wbsdram.v:483$579'.
Removing empty process `wbsdram.$proc$wbsdram.v:482$578'.
Removing empty process `wbsdram.$proc$wbsdram.v:481$577'.
Removing empty process `wbsdram.$proc$wbsdram.v:480$576'.
Removing empty process `wbsdram.$proc$wbsdram.v:479$575'.
Removing empty process `wbsdram.$proc$wbsdram.v:478$574'.
Removing empty process `wbsdram.$proc$wbsdram.v:477$573'.
Removing empty process `wbsdram.$proc$wbsdram.v:476$572'.
Removing empty process `wbsdram.$proc$wbsdram.v:459$571'.
Removing empty process `wbsdram.$proc$wbsdram.v:458$570'.
Removing empty process `wbsdram.$proc$wbsdram.v:267$567'.
Removing empty process `wbsdram.$proc$wbsdram.v:266$564'.
Removing empty process `wbsdram.$proc$wbsdram.v:265$561'.
Removing empty process `wbsdram.$proc$wbsdram.v:264$558'.
Removing empty process `wbsdram.$proc$wbsdram.v:262$557'.
Removing empty process `wbsdram.$proc$wbsdram.v:261$556'.
Removing empty process `wbsdram.$proc$wbsdram.v:260$555'.
Removing empty process `wbsdram.$proc$wbsdram.v:259$554'.
Removing empty process `wbsdram.$proc$wbsdram.v:258$553'.
Removing empty process `wbsdram.$proc$wbsdram.v:257$552'.
Removing empty process `wbsdram.$proc$wbsdram.v:256$551'.
Removing empty process `wbsdram.$proc$wbsdram.v:255$550'.
Removing empty process `wbsdram.$proc$wbsdram.v:254$549'.
Removing empty process `wbsdram.$proc$wbsdram.v:253$548'.
Removing empty process `wbsdram.$proc$wbsdram.v:228$547'.
Removing empty process `wbsdram.$proc$wbsdram.v:218$546'.
Removing empty process `wbsdram.$proc$wbsdram.v:183$545'.
Removing empty process `wbsdram.$proc$wbsdram.v:182$544'.
Removing empty process `wbsdram.$proc$wbsdram.v:180$543'.
Removing empty process `wbsdram.$proc$wbsdram.v:139$542'.
Removing empty process `wbsdram.$proc$wbsdram.v:133$541'.
Removing empty process `wbsdram.$proc$wbsdram.v:127$540'.
Removing empty process `wbsdram.$proc$wbsdram.v:118$539'.
Removing empty process `wbsdram.$proc$wbsdram.v:615$511'.
Removing empty process `wbsdram.$proc$wbsdram.v:596$510'.
Found and cleaned up 3 empty switches in `\wbsdram.$proc$wbsdram.v:568$507'.
Removing empty process `wbsdram.$proc$wbsdram.v:568$507'.
Found and cleaned up 1 empty switch in `\wbsdram.$proc$wbsdram.v:562$506'.
Removing empty process `wbsdram.$proc$wbsdram.v:562$506'.
Found and cleaned up 9 empty switches in `\wbsdram.$proc$wbsdram.v:486$496'.
Removing empty process `wbsdram.$proc$wbsdram.v:486$496'.
Removing empty process `wbsdram.$proc$wbsdram.v:463$494'.
Found and cleaned up 1 empty switch in `\wbsdram.$proc$wbsdram.v:460$491'.
Removing empty process `wbsdram.$proc$wbsdram.v:460$491'.
Found and cleaned up 18 empty switches in `\wbsdram.$proc$wbsdram.v:268$276'.
Removing empty process `wbsdram.$proc$wbsdram.v:268$276'.
Removing empty process `wbsdram.$proc$wbsdram.v:229$269'.
Found and cleaned up 1 empty switch in `\wbsdram.$proc$wbsdram.v:219$256'.
Removing empty process `wbsdram.$proc$wbsdram.v:219$256'.
Found and cleaned up 3 empty switches in `\wbsdram.$proc$wbsdram.v:184$249'.
Removing empty process `wbsdram.$proc$wbsdram.v:184$249'.
Removing empty process `wbsdram.$proc$wbsdram.v:140$243'.
Found and cleaned up 2 empty switches in `\wbsdram.$proc$wbsdram.v:134$240'.
Removing empty process `wbsdram.$proc$wbsdram.v:134$240'.
Removing empty process `wbsdram.$proc$wbsdram.v:128$236'.
Found and cleaned up 2 empty switches in `\wbsdram.$proc$wbsdram.v:119$233'.
Removing empty process `wbsdram.$proc$wbsdram.v:119$233'.
Removing empty process `main.$proc$main.v:1015$108'.
Removing empty process `main.$proc$main.v:445$107'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:1016$103'.
Removing empty process `main.$proc$main.v:1016$103'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:995$101'.
Removing empty process `main.$proc$main.v:995$101'.
Removing empty process `main.$proc$main.v:822$94'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:650$78'.
Removing empty process `main.$proc$main.v:650$78'.
Removing empty process `main.$proc$main.v:629$75'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:601$74'.
Removing empty process `main.$proc$main.v:601$74'.
Removing empty process `main.$proc$main.v:577$71'.
Removing empty process `main.$proc$main.v:575$70'.
Removing empty process `main.$proc$main.v:571$69'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:547$55'.
Removing empty process `main.$proc$main.v:547$55'.
Found and cleaned up 2 empty switches in `\main.$proc$main.v:529$52'.
Removing empty process `main.$proc$main.v:529$52'.
Removing empty process `main.$proc$main.v:503$49'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:479$48'.
Removing empty process `main.$proc$main.v:479$48'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:472$47'.
Removing empty process `main.$proc$main.v:472$47'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:465$43'.
Removing empty process `main.$proc$main.v:465$43'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:450$42'.
Removing empty process `main.$proc$main.v:450$42'.
Removing empty process `main.$proc$main.v:446$40'.
Found and cleaned up 1 empty switch in `\main.$proc$main.v:423$39'.
Removing empty process `main.$proc$main.v:423$39'.
Removing empty process `toplevel.$proc$toplevel.v:210$3'.
Removing empty process `toplevel.$proc$toplevel.v:208$2'.
Cleaned up 468 empty switches.

36.4. Executing FLATTEN pass (flatten design).
Using template ppio for cells of type ppio.
Using template main for cells of type main.
Using template $paramod\ppio\W=16 for cells of type $paramod\ppio\W=16.
Using template $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones for cells of type $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.
Using template $paramod\wbpriarbiter\DW=32\AW=23 for cells of type $paramod\wbpriarbiter\DW=32\AW=23.
Using template $paramod\busdelay\AW=23 for cells of type $paramod\busdelay\AW=23.
Using template $paramod\ziptimer\VW=16 for cells of type $paramod\ziptimer\VW=16.
Using template console for cells of type console.
Using template $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000 for cells of type $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.
Using template $paramod\icontrol\IUSED=15 for cells of type $paramod\icontrol\IUSED=15.
Using template hbconsole for cells of type hbconsole.
Using template pport for cells of type pport.
Using template $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1 for cells of type $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.
Using template $paramod\ziptimer\VW=16\RELOADABLE=0 for cells of type $paramod\ziptimer\VW=16\RELOADABLE=0.
Using template wbsdram for cells of type wbsdram.
Using template $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4 for cells of type $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Using template hbdechex for cells of type hbdechex.
Using template hbpack for cells of type hbpack.
Using template hbexec for cells of type hbexec.
Using template $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu for cells of type $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Using template hbints for cells of type hbints.
Using template hbidle for cells of type hbidle.
Using template hbdeword for cells of type hbdeword.
Using template hbgenhex for cells of type hbgenhex.
Using template hbnewline for cells of type hbnewline.
Using template $paramod\dblfetch\ADDRESS_WIDTH=23 for cells of type $paramod\dblfetch\ADDRESS_WIDTH=23.
Using template $paramod\wbdblpriarb\DW=32\AW=23 for cells of type $paramod\wbdblpriarb\DW=32\AW=23.
Using template $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode for cells of type $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Using template $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0 for cells of type $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Using template div for cells of type div.
Using template $paramod\cpuops\IMPLEMENT_MPY=10 for cells of type $paramod\cpuops\IMPLEMENT_MPY=10.
Using template $paramod\mpyop\IMPLEMENT_MPY=10 for cells of type $paramod\mpyop\IMPLEMENT_MPY=10.
Using template $paramod\slowmpy\LGNA=6\NA=33 for cells of type $paramod\slowmpy\LGNA=6\NA=33.
<suppressed ~33 debug messages>
No more expansions possible.
Deleting now unused module $paramod$28c90ca37c1012b13b612a6411290a13a58e176f\zipcpu.
Deleting now unused module $paramod\mpyop\IMPLEMENT_MPY=10.
Deleting now unused module pport.
Deleting now unused module ppio.
Deleting now unused module console.
Deleting now unused module hbpack.
Deleting now unused module hbnewline.
Deleting now unused module hbints.
Deleting now unused module hbidle.
Deleting now unused module hbgenhex.
Deleting now unused module hbexec.
Deleting now unused module hbdeword.
Deleting now unused module hbdechex.
Deleting now unused module hbconsole.
Deleting now unused module $paramod\dblfetch\ADDRESS_WIDTH=23.
Deleting now unused module $paramod$209d8aecfaa134c3476c4e5bc278d1d25013bd02\idecode.
Deleting now unused module $paramod\cpuops\IMPLEMENT_MPY=10.
Deleting now unused module $paramod\wbdblpriarb\DW=32\AW=23.
Deleting now unused module div.
Deleting now unused module $paramod\memops\ADDRESS_WIDTH=23\IMPLEMENT_LOCK=1'0\WITH_LOCAL_BUS=1'0.
Deleting now unused module $paramod\slowmpy\LGNA=6\NA=33.
Deleting now unused module $paramod\wbscope\LGMEM=4\SYNCHRONOUS=1\HOLDOFFBITS=4.
Deleting now unused module $paramod$7633ee055955ddbd8e2d44f5a193f6b570a1517d\zipbones.
Deleting now unused module $paramod\ziptimer\VW=16\RELOADABLE=0.
Deleting now unused module $paramod\wbgpio\NIN=2\NOUT=11\DEFAULT=11'00000000000.
Deleting now unused module $paramod\wbpriarbiter\DW=32\AW=23.
Deleting now unused module $paramod\busdelay\AW=23.
Deleting now unused module $paramod\ziptimer\VW=16.
Deleting now unused module $paramod\memdev\LGMEMSZ=13\EXTRACLOCK=1.
Deleting now unused module $paramod\icontrol\IUSED=15.
Deleting now unused module wbsdram.
Deleting now unused module $paramod\ppio\W=16.
Deleting now unused module main.

36.5. Executing TRIBUF pass.

36.6. Executing DEMINOUT pass (demote inout ports to input or output).

36.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~403 debug messages>

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 375 unused cells and 2747 unused wires.
<suppressed ~412 debug messages>

36.9. Executing CHECK pass (checking for obvious problems).
checking module toplevel..
Warning: Wire toplevel.\i_ram_data [2] is used but has no driver.
Warning: Wire toplevel.\i_ram_data [1] is used but has no driver.
Warning: Wire toplevel.\i_ram_data [0] is used but has no driver.
Warning: Wire toplevel.\o_ram_data [2] is used but has no driver.
Warning: Wire toplevel.\o_ram_data [1] is used but has no driver.
Warning: Wire toplevel.\o_ram_data [0] is used but has no driver.
found and reported 6 problems.

36.10. Executing OPT pass (performing simple optimizations).

36.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~798 debug messages>
Removed a total of 266 cells.

36.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\thedesign.genbus.$procmux$5352: \thedesign.genbus.ps_full -> 1'1
      Replacing known input bits on port A of cell $techmap\thedesign.genbus.$procmux$5355: \thedesign.genbus.ps_full -> 1'0
      Replacing known input bits on port A of cell $techmap\thedesign.genbus.addnl.$procmux$5055: \thedesign.genbus.addnl.cr_state -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.genbus.addnl.$procmux$5069: \thedesign.genbus.addnl.last_cr -> 1'1
      Replacing known input bits on port B of cell $techmap\thedesign.genbus.wbexec.$procmux$5263: \thedesign.genbus.wbexec.o_wb_stb -> 1'1
      Replacing known input bits on port B of cell $techmap\thedesign.genbus.wbexec.$procmux$5260: \thedesign.genbus.wbexec.o_wb_stb -> 1'0
      Replacing known input bits on port A of cell $techmap\thedesign.genbus.wbexec.$procmux$5257: \thedesign.genbus.wbexec.o_wb_stb -> 1'0
      Replacing known input bits on port A of cell $techmap\thedesign.genbus.wbexec.$procmux$5273: \thedesign.genbus.wbexec.o_wb_cyc -> 1'1
      Replacing known input bits on port A of cell $techmap\thedesign.genbus.wbexec.$procmux$5270: \thedesign.genbus.wbexec.o_wb_cyc -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.$procmux$7988: \thedesign.r_pwrcount_data [31] -> 1'1
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6191: \thedesign.sdrami.maintenance_clocks_zero -> 1'1
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6913: \thedesign.sdrami.nxt_dmod -> 1'1
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6910: \thedesign.sdrami.nxt_dmod -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6907: \thedesign.sdrami.nxt_dmod -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6904: \thedesign.sdrami.nxt_dmod -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6901: \thedesign.sdrami.nxt_dmod -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.sdrami.$procmux$6898: \thedesign.sdrami.nxt_dmod -> 1'0
      Replacing known input bits on port A of cell $techmap\thedesign.sdrami.$procmux$6895: \thedesign.sdrami.nxt_dmod -> 1'0
      Replacing known input bits on port B of cell $techmap\thedesign.sdramscopei.$procmux$5910: \thedesign.sdramscopei.dr_primed -> 1'1
      Replacing known input bits on port B of cell $techmap\thedesign.sdramscopei.$procmux$5930: \thedesign.sdramscopei.br_config [2] -> 1'1
      Replacing known input bits on port A of cell $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5645: \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor -> { 1'0 \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [30:0] }
      Replacing known input bits on port A of cell $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5670: \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [31:0] -> { 1'0 \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [30:0] }
      Replacing known input bits on port A of cell $techmap\thedesign.swic.thecpu.pf.$procmux$5439: \thedesign.swic.thecpu.pf.o_wb_cyc -> 1'1
      Replacing known input bits on port A of cell $techmap\thedesign.swic.thecpu.pf.$procmux$5436: \thedesign.swic.thecpu.pf.o_wb_cyc -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\thedesign.sdrami.$procmux$6327.
    dead port 2/2 on $mux $techmap\thedesign.sdrami.$procmux$6356.
    dead port 2/2 on $mux $techmap\thedesign.sdrami.$procmux$6396.
    dead port 2/2 on $mux $techmap\thedesign.swic.thecpu.$procmux$4933.
    dead port 2/2 on $mux $techmap\thedesign.swic.thecpu.$procmux$4939.
    dead port 2/2 on $mux $techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:1794$3855.
    dead port 1/2 on $mux $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5652.
    dead port 1/2 on $mux $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5664.
    dead port 2/2 on $mux $techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5473.
Removed 9 multiplexer ports.
<suppressed ~385 debug messages>

36.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
    New input vector for $reduce_or cell $techmap\thedesign.bustimeri.$reduce_or$cpu/ziptimer.v:103$2465: { \thedesign.hb_dwbi_delay.o_dly_data [0] \thedesign.hb_dwbi_delay.o_dly_data [1] \thedesign.hb_dwbi_delay.o_dly_data [2] \thedesign.hb_dwbi_delay.o_dly_data [3] \thedesign.hb_dwbi_delay.o_dly_data [4] \thedesign.hb_dwbi_delay.o_dly_data [5] \thedesign.hb_dwbi_delay.o_dly_data [6] \thedesign.hb_dwbi_delay.o_dly_data [7] \thedesign.hb_dwbi_delay.o_dly_data [8] \thedesign.hb_dwbi_delay.o_dly_data [9] \thedesign.hb_dwbi_delay.o_dly_data [10] \thedesign.hb_dwbi_delay.o_dly_data [11] \thedesign.hb_dwbi_delay.o_dly_data [12] \thedesign.hb_dwbi_delay.o_dly_data [13] \thedesign.hb_dwbi_delay.o_dly_data [14] \thedesign.hb_dwbi_delay.o_dly_data [15] }
    New input vector for $reduce_or cell $techmap\thedesign.swic.thecpu.doalu.$reduce_or$cpu/cpuops.v:68$3376: { \thedesign.swic.thecpu.r_op_Bv [6] \thedesign.swic.thecpu.r_op_Bv [7] \thedesign.swic.thecpu.r_op_Bv [8] \thedesign.swic.thecpu.r_op_Bv [9] \thedesign.swic.thecpu.r_op_Bv [10] \thedesign.swic.thecpu.r_op_Bv [11] \thedesign.swic.thecpu.r_op_Bv [12] \thedesign.swic.thecpu.r_op_Bv [13] \thedesign.swic.thecpu.r_op_Bv [14] \thedesign.swic.thecpu.r_op_Bv [15] \thedesign.swic.thecpu.r_op_Bv [16] \thedesign.swic.thecpu.r_op_Bv [17] \thedesign.swic.thecpu.r_op_Bv [18] \thedesign.swic.thecpu.r_op_Bv [19] \thedesign.swic.thecpu.r_op_Bv [20] \thedesign.swic.thecpu.r_op_Bv [21] \thedesign.swic.thecpu.r_op_Bv [22] \thedesign.swic.thecpu.r_op_Bv [23] \thedesign.swic.thecpu.r_op_Bv [24] \thedesign.swic.thecpu.r_op_Bv [25] \thedesign.swic.thecpu.r_op_Bv [26] \thedesign.swic.thecpu.r_op_Bv [27] \thedesign.swic.thecpu.r_op_Bv [28] \thedesign.swic.thecpu.r_op_Bv [29] \thedesign.swic.thecpu.r_op_Bv [30] \thedesign.swic.thecpu.r_op_Bv [31] }
    New input vector for $reduce_or cell $techmap\thedesign.swic.thecpu.doalu.$reduce_or$cpu/cpuops.v:66$3374: { \thedesign.swic.thecpu.r_op_Bv [5] \thedesign.swic.thecpu.r_op_Bv [6] \thedesign.swic.thecpu.r_op_Bv [7] \thedesign.swic.thecpu.r_op_Bv [8] \thedesign.swic.thecpu.r_op_Bv [9] \thedesign.swic.thecpu.r_op_Bv [10] \thedesign.swic.thecpu.r_op_Bv [11] \thedesign.swic.thecpu.r_op_Bv [12] \thedesign.swic.thecpu.r_op_Bv [13] \thedesign.swic.thecpu.r_op_Bv [14] \thedesign.swic.thecpu.r_op_Bv [15] \thedesign.swic.thecpu.r_op_Bv [16] \thedesign.swic.thecpu.r_op_Bv [17] \thedesign.swic.thecpu.r_op_Bv [18] \thedesign.swic.thecpu.r_op_Bv [19] \thedesign.swic.thecpu.r_op_Bv [20] \thedesign.swic.thecpu.r_op_Bv [21] \thedesign.swic.thecpu.r_op_Bv [22] \thedesign.swic.thecpu.r_op_Bv [23] \thedesign.swic.thecpu.r_op_Bv [24] \thedesign.swic.thecpu.r_op_Bv [25] \thedesign.swic.thecpu.r_op_Bv [26] \thedesign.swic.thecpu.r_op_Bv [27] \thedesign.swic.thecpu.r_op_Bv [28] \thedesign.swic.thecpu.r_op_Bv [29] \thedesign.swic.thecpu.r_op_Bv [30] \thedesign.swic.thecpu.r_op_Bv [31] }
    New input vector for $reduce_or cell $techmap\thedesign.$reduce_or$main.v:509$50: { \thedesign.r_wb_dio_ack [1] \thedesign.r_wb_sio_ack \thedesign.sdramscope_ack \thedesign.consolei.o_wb_ack \thedesign.bkrami.o_wb_ack \thedesign.sdrami.r_barrell_ack [0] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:461$492: { \thedesign.sdrami.startup_idle [0] \thedesign.sdrami.startup_idle [1] \thedesign.sdrami.startup_idle [2] \thedesign.sdrami.startup_idle [3] \thedesign.sdrami.startup_idle [4] \thedesign.sdrami.startup_idle [5] \thedesign.sdrami.startup_idle [6] \thedesign.sdrami.startup_idle [7] \thedesign.sdrami.startup_idle [8] \thedesign.sdrami.startup_idle [9] \thedesign.sdrami.startup_idle [10] \thedesign.sdrami.startup_idle [11] \thedesign.sdrami.startup_idle [12] \thedesign.sdrami.startup_idle [13] \thedesign.sdrami.startup_idle [14] \thedesign.sdrami.startup_idle [15] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:354$440: { $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:305$378_DATA [0] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:305$378_DATA [1] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:305$378_DATA [2] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:353$437: { $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:304$376_DATA [0] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:304$376_DATA [1] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:304$376_DATA [2] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:352$434: { $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:303$374_DATA [0] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:303$374_DATA [1] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:303$374_DATA [2] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:351$432: { $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:302$372_DATA [0] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:302$372_DATA [1] $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:302$372_DATA [2] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:309$381: { \thedesign.sdrami.clocks_til_idle [0] \thedesign.sdrami.clocks_til_idle [1] \thedesign.sdrami.clocks_til_idle [2] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:137$241: { \thedesign.sdrami.in_refresh_clk [0] \thedesign.sdrami.in_refresh_clk [1] \thedesign.sdrami.in_refresh_clk [2] }
    New input vector for $reduce_or cell $techmap\thedesign.sdrami.$reduce_or$wbsdram.v:124$234: { \thedesign.sdrami.refresh_clk [0] \thedesign.sdrami.refresh_clk [1] \thedesign.sdrami.refresh_clk [2] \thedesign.sdrami.refresh_clk [3] \thedesign.sdrami.refresh_clk [4] \thedesign.sdrami.refresh_clk [5] \thedesign.sdrami.refresh_clk [6] \thedesign.sdrami.refresh_clk [7] \thedesign.sdrami.refresh_clk [8] \thedesign.sdrami.refresh_clk [9] }
    New input vector for $reduce_or cell $techmap\thedesign.hbi_pp.$reduce_or$../pport/pport.v:140$2153: { \thedesign.hbi_pp.pp_clk_transfer [1] \thedesign.hbi_pp.pp_clk_transfer [2] \thedesign.hbi_pp.pp_clk_transfer [3] \thedesign.hbi_pp.pp_clk_transfer [4] \thedesign.hbi_pp.pp_clk_transfer [5] }
    New input vector for $reduce_and cell $techmap\thedesign.sdramscopei.$reduce_and$wbscope.v:274$2654: { \thedesign.sdramscopei.waddr [0] \thedesign.sdramscopei.waddr [1] \thedesign.sdramscopei.waddr [2] \thedesign.sdramscopei.waddr [3] }
    New input vector for $reduce_and cell $techmap\thedesign.hbi_pp.$reduce_and$../pport/pport.v:90$2129: { \thedesign.hbi_pp.pp_clk_transfer [1] \thedesign.hbi_pp.pp_clk_transfer [2] \thedesign.hbi_pp.pp_clk_transfer [3] \thedesign.hbi_pp.pp_clk_transfer [4] \thedesign.hbi_pp.pp_clk_transfer [5] }
    New ctrl vector for $mux cell $techmap\thedesign.genbus.addnl.$procmux$5055: { }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7198:
      Old ports: A=3'000, B=3'111, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:271$209_EN[2:0]$298
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:271$209_EN[2:0]$298 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:271$209_EN[2:0]$298 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:271$209_EN[2:0]$298 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:271$209_EN[2:0]$298 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7207:
      Old ports: A=3'000, B=3'111, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:272$210_EN[2:0]$301
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:272$210_EN[2:0]$301 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:272$210_EN[2:0]$301 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:272$210_EN[2:0]$301 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:272$210_EN[2:0]$301 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7216:
      Old ports: A=3'000, B=3'111, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:273$211_EN[2:0]$304
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:273$211_EN[2:0]$304 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:273$211_EN[2:0]$304 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:273$211_EN[2:0]$304 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:273$211_EN[2:0]$304 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7225:
      Old ports: A=3'000, B=3'111, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:274$212_EN[2:0]$307
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:274$212_EN[2:0]$307 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:274$212_EN[2:0]$307 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:274$212_EN[2:0]$307 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:274$212_EN[2:0]$307 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7234:
      Old ports: A=3'111, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:302$213_EN[2:0]$310
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:302$213_EN[2:0]$310 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:302$213_EN[2:0]$310 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:302$213_EN[2:0]$310 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:302$213_EN[2:0]$310 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7243:
      Old ports: A=3'111, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:303$214_EN[2:0]$313
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:303$214_EN[2:0]$313 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:303$214_EN[2:0]$313 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:303$214_EN[2:0]$313 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:303$214_EN[2:0]$313 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7252:
      Old ports: A=3'111, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:304$215_EN[2:0]$316
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:304$215_EN[2:0]$316 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:304$215_EN[2:0]$316 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:304$215_EN[2:0]$316 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:304$215_EN[2:0]$316 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7261:
      Old ports: A=3'111, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:305$216_EN[2:0]$319
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:305$216_EN[2:0]$319 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:305$216_EN[2:0]$319 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:305$216_EN[2:0]$319 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:305$216_EN[2:0]$319 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7271:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7271_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7271_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7271_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7316:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7316_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7316_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7316_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7361:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7361_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7361_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7361_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7406:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7406_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7406_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7406_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7450:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7450_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7450_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7450_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7495:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$techmap\thedesign.sdrami.$procmux$7495_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7495_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7495_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] $techmap\thedesign.sdrami.$procmux$7495_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7540:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7540_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7540_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7540_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7595:
      Old ports: A=3'000, B=3'100, Y=$techmap\thedesign.sdrami.$procmux$7595_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7595_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7595_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7684:
      Old ports: A=3'000, B=3'111, Y=$techmap\thedesign.sdrami.$procmux$7684_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7684_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7684_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7684_Y [0] $techmap\thedesign.sdrami.$procmux$7684_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7780:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$techmap\thedesign.sdrami.$procmux$7780_Y
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.sdrami.$procmux$7780_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7780_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] $techmap\thedesign.sdrami.$procmux$7780_Y [0] }
    New ctrl vector for $pmux cell $techmap\thedesign.$procmux$7999: $auto$opt_reduce.cc:132:opt_mux$8462
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdramscopei.$procmux$5899:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0]
      New connections: $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [31:1] = { $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] $techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_EN[31:0]$2658 [0] }
    New ctrl vector for $mux cell $techmap\thedesign.sdramscopei.$procmux$5930: { }
    New ctrl vector for $pmux cell $techmap\thedesign.$procmux$8036: $auto$opt_reduce.cc:132:opt_mux$8464
    Consolidated identical input bits for $mux cell $techmap\thedesign.bkrami.$procmux$6117:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24]
      New connections: { $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [31:25] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [23:0] } = { $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:126$2426_EN[31:0]$2443 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\thedesign.bkrami.$procmux$6123:
      Old ports: A=0, B=16711680, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16]
      New connections: { $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [31:17] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [15:0] } = { 8'00000000 $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\thedesign.bkrami.$procmux$6129:
      Old ports: A=0, B=65280, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8]
      New connections: { $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [31:9] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [7:0] } = { 16'0000000000000000 $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\thedesign.bkrami.$procmux$6135:
      Old ports: A=0, B=255, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0]
      New connections: $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [31:1] = { 24'000000000000000000000000 $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] $techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$procmux$4697:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042
      New ports: A=1'0, B=1'1, Y=$techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0]
      New connections: $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [31:1] = { $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] $techmap\thedesign.swic.thecpu.$0$memwr$\regset$cpu/zipcpu.v:1810$3652_EN[31:0]$4042 [0] }
    New ctrl vector for $pmux cell $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5736: $auto$opt_reduce.cc:132:opt_mux$8466
    New ctrl vector for $pmux cell $techmap\thedesign.swic.thecpu.doalu.$procmux$5564: { $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:105$3342_Y $techmap\thedesign.swic.thecpu.doalu.$procmux$5576_CMP $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:106$3345_Y $techmap\thedesign.swic.thecpu.doalu.$procmux$5574_CMP $techmap\thedesign.swic.thecpu.doalu.$procmux$5573_CMP $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:100$3339_Y $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:99$3337_Y $techmap\thedesign.swic.thecpu.doalu.$procmux$5570_CMP $techmap\thedesign.swic.thecpu.doalu.$procmux$5569_CMP $techmap\thedesign.swic.thecpu.doalu.$procmux$5568_CMP $auto$opt_reduce.cc:132:opt_mux$8468 $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:120$3350_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8463: { $techmap\thedesign.$procmux$8039_CMP $techmap\thedesign.$procmux$8043_CMP $techmap\thedesign.$procmux$8042_CMP $techmap\thedesign.$procmux$8041_CMP $techmap\thedesign.$procmux$8040_CMP $techmap\thedesign.$procmux$8038_CMP $techmap\thedesign.$procmux$8037_CMP }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7274:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7271_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7274_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7271_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7274_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7274_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7319:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7316_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7319_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7316_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7319_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7319_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7364:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7361_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7364_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7361_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7364_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7364_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7409:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7406_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7409_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7406_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7409_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7409_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7453:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7450_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7453_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7450_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7453_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7453_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7498:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7495_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7498_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7495_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7498_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7498_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] $techmap\thedesign.sdrami.$procmux$7498_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7543:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7540_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7543_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7540_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7543_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7543_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7597:
      Old ports: A=3'000, B=$techmap\thedesign.sdrami.$procmux$7595_Y, Y=$techmap\thedesign.sdrami.$procmux$7597_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7595_Y [2], Y=$techmap\thedesign.sdrami.$procmux$7597_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7597_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7687:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7684_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7687_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7684_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7687_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7687_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7687_Y [0] $techmap\thedesign.sdrami.$procmux$7687_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7783:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7780_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7783_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7780_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7783_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7783_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] $techmap\thedesign.sdrami.$procmux$7783_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7276:
      Old ports: A=3'000, B=$techmap\thedesign.sdrami.$procmux$7274_Y, Y=$techmap\thedesign.sdrami.$procmux$7276_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7274_Y [2], Y=$techmap\thedesign.sdrami.$procmux$7276_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7276_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7321:
      Old ports: A=3'000, B=$techmap\thedesign.sdrami.$procmux$7319_Y, Y=$techmap\thedesign.sdrami.$procmux$7321_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7319_Y [2], Y=$techmap\thedesign.sdrami.$procmux$7321_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7321_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7366:
      Old ports: A=3'000, B=$techmap\thedesign.sdrami.$procmux$7364_Y, Y=$techmap\thedesign.sdrami.$procmux$7366_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7364_Y [2], Y=$techmap\thedesign.sdrami.$procmux$7366_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7366_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7411:
      Old ports: A=3'000, B=$techmap\thedesign.sdrami.$procmux$7409_Y, Y=$techmap\thedesign.sdrami.$procmux$7411_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7409_Y [2], Y=$techmap\thedesign.sdrami.$procmux$7411_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7411_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7456:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7453_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7456_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7453_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7456_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7456_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7501:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7498_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7501_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7498_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7501_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7501_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] $techmap\thedesign.sdrami.$procmux$7501_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7546:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7543_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7546_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7543_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7546_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7546_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7600:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7597_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7600_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7597_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7600_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7600_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7689:
      Old ports: A=3'000, B=$techmap\thedesign.sdrami.$procmux$7687_Y, Y=$techmap\thedesign.sdrami.$procmux$7689_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7687_Y [0], Y=$techmap\thedesign.sdrami.$procmux$7689_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7689_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7689_Y [0] $techmap\thedesign.sdrami.$procmux$7689_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7785:
      Old ports: A=13'0000000000000, B=$techmap\thedesign.sdrami.$procmux$7783_Y, Y=$techmap\thedesign.sdrami.$procmux$7785_Y
      New ports: A=1'0, B=$techmap\thedesign.sdrami.$procmux$7783_Y [0], Y=$techmap\thedesign.sdrami.$procmux$7785_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7785_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] $techmap\thedesign.sdrami.$procmux$7785_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7279:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7276_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7279_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7276_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7279_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7279_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7324:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7321_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7324_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7321_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7324_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7324_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7369:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7366_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7369_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7366_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7369_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7369_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7414:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7411_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7414_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7411_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7414_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7414_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7459:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7456_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7459_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7456_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7459_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7459_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7504:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7501_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7504_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7501_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7504_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7504_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] $techmap\thedesign.sdrami.$procmux$7504_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7549:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7546_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7549_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7546_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7549_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7549_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7603:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7600_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7603_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7600_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7603_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7603_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7692:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7689_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7692_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7689_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7692_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7692_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7692_Y [0] $techmap\thedesign.sdrami.$procmux$7692_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7788:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7785_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7788_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7785_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7788_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7788_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] $techmap\thedesign.sdrami.$procmux$7788_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7282:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7279_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:347$217_EN[2:0]$322
      New ports: A=$techmap\thedesign.sdrami.$procmux$7279_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:347$217_EN[2:0]$322 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:347$217_EN[2:0]$322 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7327:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7324_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:348$218_EN[2:0]$325
      New ports: A=$techmap\thedesign.sdrami.$procmux$7324_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:348$218_EN[2:0]$325 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:348$218_EN[2:0]$325 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7372:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7369_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:349$219_EN[2:0]$328
      New ports: A=$techmap\thedesign.sdrami.$procmux$7369_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:349$219_EN[2:0]$328 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:349$219_EN[2:0]$328 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7417:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7414_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:350$220_EN[2:0]$331
      New ports: A=$techmap\thedesign.sdrami.$procmux$7414_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:350$220_EN[2:0]$331 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:350$220_EN[2:0]$331 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7462:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7459_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:375$221_EN[2:0]$334
      New ports: A=$techmap\thedesign.sdrami.$procmux$7459_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:375$221_EN[2:0]$334 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:375$221_EN[2:0]$334 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7507:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7504_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337
      New ports: A=$techmap\thedesign.sdrami.$procmux$7504_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [12:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:376$222_EN[12:0]$337 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7552:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7549_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7552_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7549_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7552_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7552_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7606:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7603_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7606_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7603_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7606_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7606_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7695:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7692_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7695_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7692_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7695_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7695_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7695_Y [0] $techmap\thedesign.sdrami.$procmux$7695_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7791:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7788_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7791_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7788_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7791_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7791_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] $techmap\thedesign.sdrami.$procmux$7791_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7555:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7552_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:389$223_EN[2:0]$340
      New ports: A=$techmap\thedesign.sdrami.$procmux$7552_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:389$223_EN[2:0]$340 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:389$223_EN[2:0]$340 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7609:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7606_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7609_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7606_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7609_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7609_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7698:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7695_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7698_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7695_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7698_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7698_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7698_Y [0] $techmap\thedesign.sdrami.$procmux$7698_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7794:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7791_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7794_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7791_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7794_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7794_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] $techmap\thedesign.sdrami.$procmux$7794_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7612:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7609_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7612_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7609_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7612_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7612_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7701:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7698_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7701_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7698_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7701_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7701_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7701_Y [0] $techmap\thedesign.sdrami.$procmux$7701_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7797:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7794_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7797_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7794_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7797_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7797_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] $techmap\thedesign.sdrami.$procmux$7797_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7615:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7612_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7615_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7612_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7615_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7615_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7704:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7701_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7704_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7701_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7704_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7704_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7704_Y [0] $techmap\thedesign.sdrami.$procmux$7704_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7800:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7797_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7800_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7797_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7800_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7800_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] $techmap\thedesign.sdrami.$procmux$7800_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7618:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7615_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7618_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7615_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7618_Y [2]
      New connections: $techmap\thedesign.sdrami.$procmux$7618_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7707:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7704_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7707_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7704_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7707_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7707_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7707_Y [0] $techmap\thedesign.sdrami.$procmux$7707_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7803:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7800_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7803_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7800_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7803_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7803_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] $techmap\thedesign.sdrami.$procmux$7803_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7621:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7618_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:437$224_EN[2:0]$343
      New ports: A=$techmap\thedesign.sdrami.$procmux$7618_Y [2], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:437$224_EN[2:0]$343 [2]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:437$224_EN[2:0]$343 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7710:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7707_Y, B=3'000, Y=$techmap\thedesign.sdrami.$procmux$7710_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7707_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7710_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7710_Y [2:1] = { $techmap\thedesign.sdrami.$procmux$7710_Y [0] $techmap\thedesign.sdrami.$procmux$7710_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7806:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7803_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$procmux$7806_Y
      New ports: A=$techmap\thedesign.sdrami.$procmux$7803_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$procmux$7806_Y [0]
      New connections: $techmap\thedesign.sdrami.$procmux$7806_Y [12:1] = { $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] $techmap\thedesign.sdrami.$procmux$7806_Y [0] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7713:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7710_Y, B=3'000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:448$225_EN[2:0]$346
      New ports: A=$techmap\thedesign.sdrami.$procmux$7710_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:448$225_EN[2:0]$346 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:448$225_EN[2:0]$346 [2:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:448$225_EN[2:0]$346 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_active$wbsdram.v:448$225_EN[2:0]$346 [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.sdrami.$procmux$7809:
      Old ports: A=$techmap\thedesign.sdrami.$procmux$7806_Y, B=13'0000000000000, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349
      New ports: A=$techmap\thedesign.sdrami.$procmux$7806_Y [0], B=1'0, Y=$techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0]
      New connections: $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [12:1] = { $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] $techmap\thedesign.sdrami.$0$memwr$\bank_row$wbsdram.v:449$226_EN[12:0]$349 [0] }
  Optimizing cells in module \toplevel.
Performed a total of 104 changes.

36.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~318 debug messages>
Removed a total of 106 cells.

36.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \thedesign.bustimeri.o_wb_ack = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.watchdogi.o_wb_ack = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.sdramscopei.br_level_interrupt = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.debug_trigger = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.r_dbg_stall = 1'1 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.op_valid_fpu = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.instruction_decoder.o_lock = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.instruction_decoder.o_FP = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_lcl = 1'0 to constant driver in module toplevel.
Promoting init spec \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.aux = 1'0 to constant driver in module toplevel.
Promoted 10 init specs to constant drivers.

36.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 397 unused wires.
<suppressed ~17 debug messages>

36.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~6 debug messages>

36.10.9. Rerunning OPT passes. (Maybe there is more to do..)

36.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\thedesign.hb_dwbi_delay.$procmux$6008: \thedesign.hb_dwbi_delay.r_stb -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~373 debug messages>

36.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

36.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

36.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

36.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

36.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.10.16. Rerunning OPT passes. (Maybe there is more to do..)

36.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~377 debug messages>

36.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

36.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

36.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.10.23. Finished OPT passes. (There is nothing left to do.)

36.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port toplevel.$techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:264$517 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory init port toplevel.$techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:265$518 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory init port toplevel.$techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:266$519 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory init port toplevel.$techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:267$520 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory read port toplevel.$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:302$372 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory read port toplevel.$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:303$374 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory read port toplevel.$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:304$376 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory read port toplevel.$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:305$378 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:271$521 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:272$522 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:273$523 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:274$524 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:302$525 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:303$526 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:304$527 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:305$528 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:347$529 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:348$530 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:349$531 (thedesign.sdrami.bank_active).
Removed top 30 address bits (of 32) from memory write port toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:350$532 (thedesign.sdrami.bank_active).
Removed top 1 bits (of 6) from port B of cell toplevel.$techmap\thedesign.$procmux$8041_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell toplevel.$techmap\thedesign.$procmux$8040_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell toplevel.$techmap\thedesign.$procmux$8039_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell toplevel.$techmap\thedesign.$procmux$8038_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell toplevel.$techmap\thedesign.$procmux$8037_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.$procmux$8031_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$procmux$8017_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$procmux$8016_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$procmux$8015_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$procmux$8014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$procmux$8013_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel.$techmap\thedesign.$procmux$8009_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.$procmux$8008_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.$procmux$8007_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel.$techmap\thedesign.$procmux$8000_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:365$30 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:363$28 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:362$26 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:360$24 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:359$22 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:354$9 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel.$techmap\thedesign.$eq$main.v:353$7 ($eq).
Removed top 15 bits (of 16) from port B of cell toplevel.$techmap\thedesign.bustimeri.$eq$cpu/ziptimer.v:159$2475 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel.$techmap\thedesign.consolei.$procmux$5023_CMP0 ($eq).
Removed top 13 bits (of 32) from mux cell toplevel.$techmap\thedesign.consolei.$procmux$5020 ($pmux).
Removed top 17 bits (of 32) from port Y of cell toplevel.$techmap\thedesign.buspici.$and$cpu/icontrol.v:122$2417 ($and).
Removed top 11 bits (of 15) from port A of cell toplevel.$techmap\thedesign.buspici.$or$cpu/icontrol.v:103$2408 ($or).
Removed top 11 bits (of 15) from port B of cell toplevel.$techmap\thedesign.buspici.$or$cpu/icontrol.v:97$2404 ($or).
Removed top 24 bits (of 32) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8316 ($dff).
Removed top 16 bits (of 32) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8313 ($dff).
Removed top 8 bits (of 32) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8310 ($dff).
Removed top 7 bits (of 32) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8307 ($dff).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6139 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6137 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6133 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6131 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6127 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6125 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6121 ($mux).
Removed cell toplevel.$techmap\thedesign.bkrami.$procmux$6119 ($mux).
Removed top 15 bits (of 16) from port B of cell toplevel.$techmap\thedesign.watchdogi.$eq$cpu/ziptimer.v:159$2577 ($eq).
Removed top 12 bits (of 13) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8428 ($dff).
Removed top 2 bits (of 3) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8425 ($dff).
Removed top 12 bits (of 13) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8416 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8408 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8405 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8402 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8399 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8396 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8393 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8390 ($dff).
Removed top 2 bits (of 3) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8389 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8387 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8384 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8381 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8378 ($dff).
Removed top 2 bits (of 3) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8377 ($dff).
Removed top 30 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8375 ($dff).
Removed top 2 bits (of 13) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8340 ($dff).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7841 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7838 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7835 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7832 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7829 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7826 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7823 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7820 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7817 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7815 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7812 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7777 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7774 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7771 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7768 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7765 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7762 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7759 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7756 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7753 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7751 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7748 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7745 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7742 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7739 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7736 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7733 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7730 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7727 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7724 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7721 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7719 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7716 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7681 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7678 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7675 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7672 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7669 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7666 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7663 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7660 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7657 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7655 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7651 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7648 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7645 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7642 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7639 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7636 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7633 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7630 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7627 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7625 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7591 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7588 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7585 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7582 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7579 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7576 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7573 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7570 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7567 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7564 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7561 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7558 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7522 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7519 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7516 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7513 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7510 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7492 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7489 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7486 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7483 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7480 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7477 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7474 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7471 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7468 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7465 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7447 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7444 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7441 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7439 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7436 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7402 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7399 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7396 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7394 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7391 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7357 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7354 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7351 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7349 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7346 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7312 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7309 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7306 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7304 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7301 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7297 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7294 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7291 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7289 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7286 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7267 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7264 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7258 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7255 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7249 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7246 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7240 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7237 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7231 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7222 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7213 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7204 ($mux).
Removed cell toplevel.$techmap\thedesign.sdrami.$procmux$7201 ($mux).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.sdrami.$gt$wbsdram.v:548$505 ($gt).
Removed top 1 bits (of 2) from port B of cell toplevel.$techmap\thedesign.sdrami.$eq$wbsdram.v:497$500 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel.$techmap\thedesign.sdrami.$eq$wbsdram.v:491$499 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel.$techmap\thedesign.sdrami.$sub$wbsdram.v:490$498 ($sub).
Removed top 29 bits (of 32) from port B of cell toplevel.$techmap\thedesign.sdrami.$lt$wbsdram.v:394$470 ($lt).
Removed top 2 bits (of 3) from port B of cell toplevel.$techmap\thedesign.sdrami.$sub$wbsdram.v:310$382 ($sub).
Removed top 2 bits (of 3) from port B of cell toplevel.$techmap\thedesign.sdrami.$sub$wbsdram.v:138$242 ($sub).
Removed top 9 bits (of 10) from port B of cell toplevel.$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235 ($sub).
Removed top 31 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdramscopei.$procdff$8258 ($dff).
Removed top 1 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdramscopei.$procdff$8248 ($dff).
Removed cell toplevel.$techmap\thedesign.sdramscopei.$procmux$5903 ($mux).
Removed cell toplevel.$techmap\thedesign.sdramscopei.$procmux$5901 ($mux).
Removed top 3 bits (of 4) from port B of cell toplevel.$techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652 ($add).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5341_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5340_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5339_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5338_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5337_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5336_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5335_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5334_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5333_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.dechxi.$procmux$5332_CMP0 ($eq).
Removed top 1 bits (of 34) from mux cell toplevel.$techmap\thedesign.genbus.wbexec.$procmux$5223 ($mux).
Removed top 29 bits (of 30) from port B of cell toplevel.$techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:222$1951 ($add).
Removed top 1 bits (of 2) from port B of cell toplevel.$techmap\thedesign.genbus.wbexec.$eq$../hexbus/hbexec.v:112$1931 ($eq).
Removed top 31 bits (of 32) from FF cell toplevel.$techmap\thedesign.swic.thecpu.$procdff$8061 ($dff).
Removed top 2 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.$procmux$4914_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.$procmux$4913_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.$procmux$4912_CMP0 ($eq).
Removed cell toplevel.$techmap\thedesign.swic.thecpu.$procmux$4701 ($mux).
Removed cell toplevel.$techmap\thedesign.swic.thecpu.$procmux$4699 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:2409$4160 ($mux).
Removed top 7 bits (of 32) from mux cell toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:1797$3860 ($mux).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.$eq$cpu/zipcpu.v:1786$3851 ($eq).
Removed top 7 bits (of 32) from port A of cell toplevel.$techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:992$3749 ($add).
Removed top 1 bits (of 15) from mux cell toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:984$3745 ($mux).
Removed top 1 bits (of 15) from mux cell toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:957$3736 ($mux).
Removed top 4 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5214_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5213_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5212_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5211_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5210_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5209_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5208_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5207_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5206_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5205_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5204_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5203_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5202_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5201_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5200_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell toplevel.$techmap\thedesign.genbus.genhex.$procmux$5191 ($pmux).
Removed top 3 bits (of 7) from port B of cell toplevel.$techmap\thedesign.genbus.addnl.$eq$../hexbus/hbnewline.v:94$2035 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.pf.$procmux$5420_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.pf.$le$cpu/dblfetch.v:98$4491 ($le).
Removed top 2 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5470_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5469_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5468_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$eq$cpu/idecode.v:218$4330 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$eq$cpu/idecode.v:212$4320 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$eq$cpu/idecode.v:209$4315 ($eq).
Removed top 1 bits (of 5) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.instruction_decoder.$eq$cpu/idecode.v:207$4313 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5739_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5738_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$procmux$5576_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$procmux$5574_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$procmux$5573_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$procmux$5570_CMP0 ($eq).
Removed top 1 bits (of 33) from port A of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$shl$cpu/cpuops.v:74$3387 ($shl).
Removed top 1 bits (of 33) from port A of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$sub$cpu/cpuops.v:142$3354 ($sub).
Removed top 1 bits (of 33) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$sub$cpu/cpuops.v:142$3354 ($sub).
Removed top 2 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:106$3345 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:100$3339 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:99$3337 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$sub$cpu/slowmpy.v:121$4228 ($sub).
Removed top 26 bits (of 32) from port Y of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$sub$cpu/slowmpy.v:121$4228 ($sub).
Removed top 1 bits (of 34) from port A of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:117$4227 ($add).
Removed top 1 bits (of 34) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:117$4227 ($add).
Removed top 1 bits (of 34) from port A of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:114$4225 ($add).
Removed top 1 bits (of 34) from port B of cell toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:114$4225 ($add).
Removed top 7 bits (of 8) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8316 ($dff).
Removed top 7 bits (of 16) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8313 ($dff).
Removed top 7 bits (of 24) from FF cell toplevel.$techmap\thedesign.bkrami.$procdff$8310 ($dff).
Removed top 1 bits (of 2) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8408 ($dff).
Removed top 1 bits (of 2) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8402 ($dff).
Removed cell toplevel.$techmap\thedesign.sdrami.$procdff$8399 ($dff).
Removed top 1 bits (of 2) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8396 ($dff).
Removed top 1 bits (of 2) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8390 ($dff).
Removed cell toplevel.$techmap\thedesign.sdrami.$procdff$8387 ($dff).
Removed top 1 bits (of 2) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8384 ($dff).
Removed top 1 bits (of 2) from FF cell toplevel.$techmap\thedesign.sdrami.$procdff$8378 ($dff).
Removed cell toplevel.$techmap\thedesign.sdrami.$procdff$8375 ($dff).
Removed top 1 bits (of 32) from FF cell toplevel.$techmap\thedesign.sdramscopei.$procdff$8257 ($dff).
Removed top 8 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_DATA[31:0]$2445.
Removed top 8 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:128$2427_EN[31:0]$2446.
Removed top 16 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_DATA[31:0]$2448.
Removed top 16 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:130$2428_EN[31:0]$2449.
Removed top 24 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_DATA[31:0]$2451.
Removed top 24 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$0$memwr$\mem$memdev.v:132$2429_EN[31:0]$2452.
Removed top 8 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:128$2427_EN.
Removed top 16 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:130$2428_EN.
Removed top 24 bits (of 32) from wire toplevel.$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:132$2429_EN.
Removed top 17 bits (of 32) from wire toplevel.$techmap\thedesign.buspici.$and$cpu/icontrol.v:122$2417_Y.
Removed top 13 bits (of 32) from wire toplevel.$techmap\thedesign.consolei.$0\o_wb_data[31:0].
Removed top 1 bits (of 34) from wire toplevel.$techmap\thedesign.genbus.wbexec.$procmux$5223_Y.
Removed top 6 bits (of 34) from wire toplevel.$techmap\thedesign.genbus.wbexec.$procmux$5225_Y.
Removed top 6 bits (of 34) from wire toplevel.$techmap\thedesign.genbus.wbexec.$procmux$5228_Y.
Removed top 2 bits (of 30) from wire toplevel.$techmap\thedesign.genbus.wbexec.$procmux$5247_Y.
Removed top 2 bits (of 30) from wire toplevel.$techmap\thedesign.genbus.wbexec.$procmux$5251_Y.
Removed top 2 bits (of 13) from wire toplevel.$techmap\thedesign.sdrami.$0\m_ram_addr[12:0].
Removed top 31 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:272$210_ADDR.
Removed top 30 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:273$211_ADDR.
Removed top 30 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:274$212_ADDR.
Removed top 31 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:303$214_ADDR.
Removed top 30 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:304$215_ADDR.
Removed top 30 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:305$216_ADDR.
Removed top 31 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:348$218_ADDR.
Removed top 30 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:349$219_ADDR.
Removed top 30 bits (of 32) from wire toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:350$220_ADDR.
Removed top 1 bits (of 32) from wire toplevel.$techmap\thedesign.sdramscopei.$0$memwr$\mem$wbscope.v:309$2624_DATA[31:0]$2657.
Removed top 1 bits (of 32) from wire toplevel.$techmap\thedesign.sdramscopei.$memwr$\mem$wbscope.v:309$2624_DATA.
Removed top 1 bits (of 15) from wire toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:2409$4160_Y.
Removed top 1 bits (of 15) from wire toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:957$3736_Y.
Removed top 1 bits (of 15) from wire toplevel.$techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:984$3745_Y.
Removed top 26 bits (of 32) from wire toplevel.$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$sub$cpu/slowmpy.v:121$4228_Y.
Removed top 13 bits (of 16) from wire toplevel.i_ram_data.
Removed top 13 bits (of 16) from wire toplevel.o_ram_data.
Removed top 11 bits (of 15) from wire toplevel.thedesign.bus_int_vector.
Removed top 7 bits (of 32) from wire toplevel.thedesign.buserr_data.
Removed top 11 bits (of 15) from wire toplevel.thedesign.buspici.i_brd_ints.
Removed top 13 bits (of 16) from wire toplevel.thedesign.consolei.rxf_status.
Removed top 13 bits (of 16) from wire toplevel.thedesign.consolei.txf_status.
Removed top 13 bits (of 32) from wire toplevel.thedesign.consolei.wb_fifo_data.
Removed top 19 bits (of 32) from wire toplevel.thedesign.consolei.wb_rx_data.
Removed top 17 bits (of 32) from wire toplevel.thedesign.consolei.wb_tx_data.
Removed top 6 bits (of 8) from wire toplevel.thedesign.cpu_reset_bus.
Removed top 1 bits (of 8) from wire toplevel.thedesign.genbus.genhex.w_gx_char.
Removed top 3 bits (of 34) from wire toplevel.thedesign.genbus.iw_word.
Removed top 18 bits (of 34) from wire toplevel.thedesign.genbus.wbexec.i_cmd_word.
Removed top 14 bits (of 32) from wire toplevel.thedesign.gpio_data.
Removed top 14 bits (of 32) from wire toplevel.thedesign.gpioi.o_wb_data.
Removed top 1 bits (of 21) from wire toplevel.thedesign.gpioi.unused.
Removed top 1 bits (of 32) from wire toplevel.thedesign.sdram_debug.
Removed top 1 bits (of 32) from wire toplevel.thedesign.sdramscopei.data_pipe.
Removed top 1 bits (of 32) from wire toplevel.thedesign.sdramscopei.i_data.
Removed top 15 bits (of 32) from wire toplevel.thedesign.swic.cmd_data.
Removed top 1 bits (of 4) from wire toplevel.thedesign.swic.thecpu.DIVIDE.thedivide.o_flags.
Removed top 5 bits (of 28) from wire toplevel.thedesign.swic.thecpu.dbg_pc.
Removed top 4 bits (of 32) from wire toplevel.thedesign.swic.thecpu.debug_flags.
Removed top 1 bits (of 4) from wire toplevel.thedesign.swic.thecpu.div_flags.
Removed top 7 bits (of 32) from wire toplevel.thedesign.swic.thecpu.w_debug_pc.
Removed top 1 bits (of 15) from wire toplevel.thedesign.swic.thecpu.w_iflags.
Removed top 7 bits (of 32) from wire toplevel.thedesign.swic.thecpu.w_pcA_v.
Removed top 7 bits (of 32) from wire toplevel.thedesign.swic.thecpu.w_pcB_v.
Removed top 1 bits (of 15) from wire toplevel.thedesign.swic.thecpu.w_uflags.
Removed top 7 bits (of 32) from wire toplevel.thedesign.swic.thecpu.wr_spreg_vl.

36.12. Executing PEEPOPT pass (run peephole optimizers).

36.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

36.14. Executing SHARE pass (SAT-based resource sharing).
Found 9 cells in module toplevel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\thedesign.swic.thecpu.doalu.$sshr$cpu/cpuops.v:65$3373 ($sshr):
    Found 1 activation_patterns using ctrl signal { \thedesign.swic.thecpu.doalu.i_stb $techmap\thedesign.swic.thecpu.doalu.$reduce_or$cpu/cpuops.v:66$3374_Y $techmap\thedesign.swic.thecpu.doalu.$procmux$5570_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\thedesign.swic.thecpu.doalu.$shr$cpu/cpuops.v:71$3380 ($shr):
    Found 1 activation_patterns using ctrl signal { \thedesign.swic.thecpu.doalu.i_stb $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:100$3339_Y $techmap\thedesign.swic.thecpu.doalu.$logic_or$cpu/cpuops.v:68$3379_Y \thedesign.swic.thecpu.r_op_Bv [5] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\thedesign.swic.thecpu.doalu.$shl$cpu/cpuops.v:74$3387 ($shl):
    Found 1 activation_patterns using ctrl signal { \thedesign.swic.thecpu.doalu.i_stb $techmap\thedesign.swic.thecpu.doalu.$eq$cpu/cpuops.v:99$3337_Y $techmap\thedesign.swic.thecpu.doalu.$logic_or$cpu/cpuops.v:68$3379_Y \thedesign.swic.thecpu.r_op_Bv [5] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:860$4005 ($memrd):
    Found 1 activation_patterns using ctrl signal \thedesign.swic.thecpu.dcd_stalled.
    Found 1 candidates: $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:859$4004
    Analyzing resource sharing with $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:859$4004 ($memrd):
      Found 1 activation_patterns using ctrl signal \thedesign.swic.thecpu.dcd_stalled.
      Activation pattern for cell $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:860$4005: \thedesign.swic.thecpu.dcd_stalled = 1'0
      Activation pattern for cell $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:859$4004: \thedesign.swic.thecpu.dcd_stalled = 1'0
      Size of SAT problem: 44 cells, 288 variables, 662 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \thedesign.swic.thecpu.dcd_stalled = 1'0
  Analyzing resource sharing options for $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:859$4004 ($memrd):
    Found 1 activation_patterns using ctrl signal \thedesign.swic.thecpu.dcd_stalled.
    No candidates found.
  Analyzing resource sharing options for $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:225$266 ($memrd):
    Found 1 activation_patterns using ctrl signal \thedesign.sdrami.bus_cyc.
    Found 1 candidates: $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:222$262
    Analyzing resource sharing with $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:222$262 ($memrd):
      Found 1 activation_patterns using ctrl signal \thedesign.sdrami.bus_cyc.
      Activation pattern for cell $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:225$266: \thedesign.sdrami.bus_cyc = 1'0
      Activation pattern for cell $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:222$262: \thedesign.sdrami.bus_cyc = 1'1
      Size of SAT problem: 6 cells, 65 variables, 156 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:225$266: $auto$share.cc:976:make_cell_activation_logic$8532
      New cell: $auto$share.cc:710:make_supercell$8534 ($memrd)
  Analyzing resource sharing options for $auto$share.cc:710:make_supercell$8534 ($memrd):
    Cell is always active. Therefore no sharing is possible.
  Analyzing resource sharing options for $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:224$265 ($memrd):
    Found 9 activation_patterns using ctrl signal { \thedesign.sdrami.in_refresh \thedesign.sdrami.bus_cyc \thedesign.sdrami.nxt_dmod \thedesign.sdrami.maintenance_mode $techmap\thedesign.sdrami.$logic_or$wbsdram.v:325$395_Y $techmap\thedesign.sdrami.$logic_and$wbsdram.v:366$453_Y $techmap\thedesign.sdrami.$logic_and$wbsdram.v:379$461_Y $techmap\thedesign.sdrami.$logic_and$wbsdram.v:394$471_Y \thedesign.hb_dwbi_delay.o_dly_cyc }.
    Found 1 candidates: $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:221$261
    Analyzing resource sharing with $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:221$261 ($memrd):
      Found 1 activation_patterns using ctrl signal \thedesign.sdrami.bus_cyc.
      Forbidden control signals for this pair of cells: { $techmap\thedesign.sdrami.$logic_and$wbsdram.v:366$453_Y $techmap\thedesign.sdrami.$logic_and$wbsdram.v:379$461_Y $techmap\thedesign.sdrami.$logic_and$wbsdram.v:394$471_Y $techmap\thedesign.sdrami.$logic_and$wbsdram.v:409$479_Y }
      Activation pattern for cell $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:224$265: \thedesign.sdrami.bus_cyc = 1'0
      Activation pattern for cell $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:224$265: { \thedesign.sdrami.in_refresh \thedesign.sdrami.nxt_dmod \thedesign.sdrami.maintenance_mode $techmap\thedesign.sdrami.$logic_or$wbsdram.v:325$395_Y } = 4'0000
      Activation pattern for cell $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:224$265: { \thedesign.sdrami.in_refresh \thedesign.sdrami.nxt_dmod \thedesign.sdrami.maintenance_mode $techmap\thedesign.sdrami.$logic_or$wbsdram.v:325$395_Y \thedesign.hb_dwbi_delay.o_dly_cyc } = 5'00001
      Activation pattern for cell $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:221$261: \thedesign.sdrami.bus_cyc = 1'1
      Size of SAT problem: 21 cells, 182 variables, 452 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \thedesign.sdrami.in_refresh \thedesign.sdrami.bus_cyc \thedesign.sdrami.nxt_dmod \thedesign.sdrami.maintenance_mode $techmap\thedesign.sdrami.$logic_or$wbsdram.v:325$395_Y \thedesign.hb_dwbi_delay.o_dly_cyc } = 6'010001
  Analyzing resource sharing options for $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:221$261 ($memrd):
    Found 1 activation_patterns using ctrl signal \thedesign.sdrami.bus_cyc.
    No candidates found.
Removing 2 cells in module toplevel:
  Removing cell $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:222$262 ($memrd).
  Removing cell $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:225$266 ($memrd).

36.15. Executing TECHMAP pass (map to technology primitives).

36.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

36.15.2. Continuing TECHMAP pass.
Using template $paramod$e4f242ed40b475172e60341aab6920418c8ea216\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$cc77472925ecce51b1ba21545a668e32ae128cff\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$3fbee094385d1f2712c8f0e44e105767be1dc65d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$41349c4dcbfe796d1a350081be93b5c074b7759f\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~172 debug messages>

36.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~2 debug messages>

36.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 1 unused cells and 14 unused wires.
<suppressed ~3 debug messages>

36.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel:
  creating $macc model for $techmap\thedesign.$add$main.v:1018$104 ($add).
  creating $macc model for $techmap\thedesign.$add$main.v:1020$105 ($add).
  creating $macc model for $techmap\thedesign.bustimeri.$sub$cpu/ziptimer.v:146$2471 ($sub).
  creating $macc model for $techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977 ($add).
  creating $macc model for $techmap\thedesign.genbus.unpackx.$sub$../hexbus/hbdeword.v:80$1915 ($sub).
  creating $macc model for $techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:207$1947 ($add).
  creating $macc model for $techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:222$1951 ($add).
  creating $macc model for $techmap\thedesign.sdrami.$add$wbsdram.v:194$250 ($add).
  creating $macc model for $techmap\thedesign.sdrami.$sub$wbsdram.v:125$235 ($sub).
  creating $macc model for $techmap\thedesign.sdrami.$sub$wbsdram.v:138$242 ($sub).
  creating $macc model for $techmap\thedesign.sdrami.$sub$wbsdram.v:310$382 ($sub).
  creating $macc model for $techmap\thedesign.sdrami.$sub$wbsdram.v:462$493 ($sub).
  creating $macc model for $techmap\thedesign.sdrami.$sub$wbsdram.v:490$498 ($sub).
  creating $macc model for $techmap\thedesign.sdramscopei.$add$wbscope.v:236$2644 ($add).
  creating $macc model for $techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652 ($add).
  creating $macc model for $techmap\thedesign.sdramscopei.$add$wbscope.v:358$2664 ($add).
  creating $macc model for $techmap\thedesign.sdramscopei.$add$wbscope.v:368$2668 ($add).
  creating $macc model for $techmap\thedesign.sdramscopei.$add$wbscope.v:368$2669 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:2315$3955 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:992$3749 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:994$3750 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$add$cpu/div.v:210$1782 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:267$1795 ($neg).
  creating $macc model for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:288$1800 ($neg).
  creating $macc model for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:322$1808 ($neg).
  creating $macc model for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$sub$cpu/div.v:121$1763 ($sub).
  creating $macc model for $techmap\thedesign.swic.thecpu.doalu.$add$cpu/cpuops.v:144$3356 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.doalu.$sub$cpu/cpuops.v:142$3354 ($sub).
  creating $macc model for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:114$4225 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:117$4227 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:129$4230 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$sub$cpu/slowmpy.v:121$4228 ($sub).
  creating $macc model for $techmap\thedesign.swic.thecpu.instruction_decoder.$add$cpu/idecode.v:439$4441 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.instruction_decoder.$add$cpu/idecode.v:444$4442 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.pf.$add$cpu/dblfetch.v:126$4509 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.pf.$add$cpu/dblfetch.v:149$4521 ($add).
  creating $macc model for $techmap\thedesign.swic.thecpu.pf.$sub$cpu/dblfetch.v:125$4508 ($sub).
  creating $macc model for $techmap\thedesign.watchdogi.$sub$cpu/ziptimer.v:146$2573 ($sub).
  creating $alu model for $macc $techmap\thedesign.watchdogi.$sub$cpu/ziptimer.v:146$2573.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.pf.$sub$cpu/dblfetch.v:125$4508.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.pf.$add$cpu/dblfetch.v:149$4521.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.pf.$add$cpu/dblfetch.v:126$4509.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.instruction_decoder.$add$cpu/idecode.v:444$4442.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.instruction_decoder.$add$cpu/idecode.v:439$4441.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$sub$cpu/slowmpy.v:121$4228.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:129$4230.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:117$4227.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:114$4225.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.doalu.$sub$cpu/cpuops.v:142$3354.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.doalu.$add$cpu/cpuops.v:144$3356.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$sub$cpu/div.v:121$1763.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:322$1808.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:288$1800.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:267$1795.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$add$cpu/div.v:210$1782.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:994$3750.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:992$3749.
  creating $alu model for $macc $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:2315$3955.
  creating $alu model for $macc $techmap\thedesign.sdramscopei.$add$wbscope.v:368$2669.
  creating $alu model for $macc $techmap\thedesign.sdramscopei.$add$wbscope.v:368$2668.
  creating $alu model for $macc $techmap\thedesign.sdramscopei.$add$wbscope.v:358$2664.
  creating $alu model for $macc $techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652.
  creating $alu model for $macc $techmap\thedesign.sdramscopei.$add$wbscope.v:236$2644.
  creating $alu model for $macc $techmap\thedesign.sdrami.$sub$wbsdram.v:490$498.
  creating $alu model for $macc $techmap\thedesign.sdrami.$sub$wbsdram.v:462$493.
  creating $alu model for $macc $techmap\thedesign.sdrami.$sub$wbsdram.v:310$382.
  creating $alu model for $macc $techmap\thedesign.sdrami.$sub$wbsdram.v:138$242.
  creating $alu model for $macc $techmap\thedesign.sdrami.$sub$wbsdram.v:125$235.
  creating $alu model for $macc $techmap\thedesign.sdrami.$add$wbsdram.v:194$250.
  creating $alu model for $macc $techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:222$1951.
  creating $alu model for $macc $techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:207$1947.
  creating $alu model for $macc $techmap\thedesign.genbus.unpackx.$sub$../hexbus/hbdeword.v:80$1915.
  creating $alu model for $macc $techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977.
  creating $alu model for $macc $techmap\thedesign.bustimeri.$sub$cpu/ziptimer.v:146$2471.
  creating $alu model for $macc $techmap\thedesign.$add$main.v:1020$105.
  creating $alu model for $macc $techmap\thedesign.$add$main.v:1018$104.
  creating $alu model for $techmap\thedesign.sdrami.$ge$wbsdram.v:425$481 ($ge): new $alu
  creating $alu model for $techmap\thedesign.sdramscopei.$ge$wbscope.v:242$2648 ($ge): new $alu
  creating $alu cell for $techmap\thedesign.sdramscopei.$ge$wbscope.v:242$2648: $auto$alumacc.cc:485:replace_alu$8548
  creating $alu cell for $techmap\thedesign.sdrami.$ge$wbsdram.v:425$481: $auto$alumacc.cc:485:replace_alu$8561
  creating $alu cell for $techmap\thedesign.$add$main.v:1018$104: $auto$alumacc.cc:485:replace_alu$8574
  creating $alu cell for $techmap\thedesign.$add$main.v:1020$105: $auto$alumacc.cc:485:replace_alu$8577
  creating $alu cell for $techmap\thedesign.bustimeri.$sub$cpu/ziptimer.v:146$2471: $auto$alumacc.cc:485:replace_alu$8580
  creating $alu cell for $techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977: $auto$alumacc.cc:485:replace_alu$8583
  creating $alu cell for $techmap\thedesign.genbus.unpackx.$sub$../hexbus/hbdeword.v:80$1915: $auto$alumacc.cc:485:replace_alu$8586
  creating $alu cell for $techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:207$1947: $auto$alumacc.cc:485:replace_alu$8589
  creating $alu cell for $techmap\thedesign.genbus.wbexec.$add$../hexbus/hbexec.v:222$1951: $auto$alumacc.cc:485:replace_alu$8592
  creating $alu cell for $techmap\thedesign.sdrami.$add$wbsdram.v:194$250: $auto$alumacc.cc:485:replace_alu$8595
  creating $alu cell for $techmap\thedesign.sdrami.$sub$wbsdram.v:125$235: $auto$alumacc.cc:485:replace_alu$8598
  creating $alu cell for $techmap\thedesign.sdrami.$sub$wbsdram.v:138$242: $auto$alumacc.cc:485:replace_alu$8601
  creating $alu cell for $techmap\thedesign.sdrami.$sub$wbsdram.v:310$382: $auto$alumacc.cc:485:replace_alu$8604
  creating $alu cell for $techmap\thedesign.sdrami.$sub$wbsdram.v:462$493: $auto$alumacc.cc:485:replace_alu$8607
  creating $alu cell for $techmap\thedesign.sdrami.$sub$wbsdram.v:490$498: $auto$alumacc.cc:485:replace_alu$8610
  creating $alu cell for $techmap\thedesign.sdramscopei.$add$wbscope.v:236$2644: $auto$alumacc.cc:485:replace_alu$8613
  creating $alu cell for $techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652: $auto$alumacc.cc:485:replace_alu$8616
  creating $alu cell for $techmap\thedesign.sdramscopei.$add$wbscope.v:358$2664: $auto$alumacc.cc:485:replace_alu$8619
  creating $alu cell for $techmap\thedesign.sdramscopei.$add$wbscope.v:368$2668: $auto$alumacc.cc:485:replace_alu$8622
  creating $alu cell for $techmap\thedesign.sdramscopei.$add$wbscope.v:368$2669: $auto$alumacc.cc:485:replace_alu$8625
  creating $alu cell for $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:2315$3955: $auto$alumacc.cc:485:replace_alu$8628
  creating $alu cell for $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:992$3749: $auto$alumacc.cc:485:replace_alu$8631
  creating $alu cell for $techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:994$3750: $auto$alumacc.cc:485:replace_alu$8634
  creating $alu cell for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$add$cpu/div.v:210$1782: $auto$alumacc.cc:485:replace_alu$8637
  creating $alu cell for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:267$1795: $auto$alumacc.cc:485:replace_alu$8640
  creating $alu cell for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:288$1800: $auto$alumacc.cc:485:replace_alu$8643
  creating $alu cell for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$neg$cpu/div.v:322$1808: $auto$alumacc.cc:485:replace_alu$8646
  creating $alu cell for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$sub$cpu/div.v:121$1763: $auto$alumacc.cc:485:replace_alu$8649
  creating $alu cell for $techmap\thedesign.swic.thecpu.doalu.$add$cpu/cpuops.v:144$3356: $auto$alumacc.cc:485:replace_alu$8652
  creating $alu cell for $techmap\thedesign.swic.thecpu.doalu.$sub$cpu/cpuops.v:142$3354: $auto$alumacc.cc:485:replace_alu$8655
  creating $alu cell for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:114$4225: $auto$alumacc.cc:485:replace_alu$8658
  creating $alu cell for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:117$4227: $auto$alumacc.cc:485:replace_alu$8661
  creating $alu cell for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$add$cpu/slowmpy.v:129$4230: $auto$alumacc.cc:485:replace_alu$8664
  creating $alu cell for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$sub$cpu/slowmpy.v:121$4228: $auto$alumacc.cc:485:replace_alu$8667
  creating $alu cell for $techmap\thedesign.swic.thecpu.instruction_decoder.$add$cpu/idecode.v:439$4441: $auto$alumacc.cc:485:replace_alu$8670
  creating $alu cell for $techmap\thedesign.swic.thecpu.instruction_decoder.$add$cpu/idecode.v:444$4442: $auto$alumacc.cc:485:replace_alu$8673
  creating $alu cell for $techmap\thedesign.swic.thecpu.pf.$add$cpu/dblfetch.v:126$4509: $auto$alumacc.cc:485:replace_alu$8676
  creating $alu cell for $techmap\thedesign.swic.thecpu.pf.$add$cpu/dblfetch.v:149$4521: $auto$alumacc.cc:485:replace_alu$8679
  creating $alu cell for $techmap\thedesign.swic.thecpu.pf.$sub$cpu/dblfetch.v:125$4508: $auto$alumacc.cc:485:replace_alu$8682
  creating $alu cell for $techmap\thedesign.watchdogi.$sub$cpu/ziptimer.v:146$2573: $auto$alumacc.cc:485:replace_alu$8685
  created 40 $alu and 0 $macc cells.

36.19. Executing OPT pass (performing simple optimizations).

36.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

36.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~338 debug messages>

36.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
    New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$8559: { $auto$rtlil.cc:1862:Not$8558 $auto$rtlil.cc:1865:ReduceAnd$8554 }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$8553: { $auto$alumacc.cc:501:replace_alu$8549 [0] $auto$alumacc.cc:501:replace_alu$8549 [1] $auto$alumacc.cc:501:replace_alu$8549 [2] $auto$alumacc.cc:501:replace_alu$8549 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$8566: { $auto$alumacc.cc:501:replace_alu$8562 [0] $auto$alumacc.cc:501:replace_alu$8562 [1] $auto$alumacc.cc:501:replace_alu$8562 [2] $auto$alumacc.cc:501:replace_alu$8562 [3] $auto$alumacc.cc:501:replace_alu$8562 [4] $auto$alumacc.cc:501:replace_alu$8562 [5] $auto$alumacc.cc:501:replace_alu$8562 [6] $auto$alumacc.cc:501:replace_alu$8562 [7] }
  Optimizing cells in module \toplevel.
Performed a total of 3 changes.

36.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\thedesign.sdrami.$procdff$8376 ($dff) from module toplevel.
Removing $techmap\thedesign.sdrami.$procdff$8378 ($dff) from module toplevel.
Removing $techmap\thedesign.sdrami.$procdff$8381 ($dff) from module toplevel.
Removing $techmap\thedesign.sdrami.$procdff$8400 ($dff) from module toplevel.
Removing $techmap\thedesign.sdrami.$procdff$8412 ($dff) from module toplevel.
Removing $techmap\thedesign.sdrami.$procdff$8424 ($dff) from module toplevel.
Replaced 6 DFF cells.

36.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

36.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.19.9. Rerunning OPT passes. (Maybe there is more to do..)

36.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~338 debug messages>

36.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

36.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

36.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.19.16. Finished OPT passes. (There is nothing left to do.)

36.20. Executing FSM pass (extract and optimize FSM).

36.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:347$217_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:375$221_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:389$223_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toplevel.$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:437$224_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toplevel.thedesign.genbus.dechxi.o_dh_bits as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toplevel.thedesign.genbus.genhex.o_gx_char as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register toplevel.thedesign.r_wb_bus_select.
Not marking toplevel.thedesign.sdrami.m_state as FSM state register:
    Register has an initialization value.
Not marking toplevel.thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking toplevel.thedesign.swic.thecpu.r_op_F as FSM state register:
    Users of register don't seem to benefit from recoding.

36.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\thedesign.r_wb_bus_select' from module `\toplevel'.
  found $dff cell for state register: $techmap\thedesign.$procdff$8451
  root of input selection tree: $techmap\thedesign.$0\r_wb_bus_select[2:0]
  found ctrl input: $techmap\thedesign.$logic_and$main.v:530$54_Y
  found ctrl input: \thedesign.hb_dwbi_delay.o_dly_addr [22]
  found ctrl input: $techmap\thedesign.$procmux$8013_CMP
  found ctrl input: $techmap\thedesign.$procmux$8014_CMP
  found ctrl input: $techmap\thedesign.$procmux$8015_CMP
  found ctrl input: $techmap\thedesign.$procmux$8016_CMP
  found ctrl input: $techmap\thedesign.$procmux$8017_CMP
  found state code: 3'101
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found state code: 3'000
  found ctrl output: $techmap\thedesign.$procmux$8010_CMP
  found ctrl output: $techmap\thedesign.$procmux$8009_CMP
  found ctrl output: $techmap\thedesign.$procmux$8008_CMP
  found ctrl output: $techmap\thedesign.$procmux$8007_CMP
  found ctrl output: $techmap\thedesign.$procmux$8006_CMP
  ctrl inputs: { \thedesign.hb_dwbi_delay.o_dly_addr [22] $techmap\thedesign.$logic_and$main.v:530$54_Y $techmap\thedesign.$procmux$8013_CMP $techmap\thedesign.$procmux$8014_CMP $techmap\thedesign.$procmux$8015_CMP $techmap\thedesign.$procmux$8016_CMP $techmap\thedesign.$procmux$8017_CMP }
  ctrl outputs: { $techmap\thedesign.$0\r_wb_bus_select[2:0] $techmap\thedesign.$procmux$8006_CMP $techmap\thedesign.$procmux$8007_CMP $techmap\thedesign.$procmux$8008_CMP $techmap\thedesign.$procmux$8009_CMP $techmap\thedesign.$procmux$8010_CMP }
  transition:      3'000 7'-0----- ->      3'000 8'00000001
  transition:      3'000 7'0100000 ->      3'000 8'00000001
  transition:      3'000 7'-1----1 ->      3'000 8'00000001
  transition:      3'000 7'-1---1- ->      3'001 8'00100001
  transition:      3'000 7'-1--1-- ->      3'010 8'01000001
  transition:      3'000 7'-1-1--- ->      3'011 8'01100001
  transition:      3'000 7'-11---- ->      3'100 8'10000001
  transition:      3'000 7'11----- ->      3'101 8'10100001
  transition:      3'100 7'-0----- ->      3'100 8'10010000
  transition:      3'100 7'0100000 ->      3'100 8'10010000
  transition:      3'100 7'-1----1 ->      3'000 8'00010000
  transition:      3'100 7'-1---1- ->      3'001 8'00110000
  transition:      3'100 7'-1--1-- ->      3'010 8'01010000
  transition:      3'100 7'-1-1--- ->      3'011 8'01110000
  transition:      3'100 7'-11---- ->      3'100 8'10010000
  transition:      3'100 7'11----- ->      3'101 8'10110000
  transition:      3'010 7'-0----- ->      3'010 8'01000100
  transition:      3'010 7'0100000 ->      3'010 8'01000100
  transition:      3'010 7'-1----1 ->      3'000 8'00000100
  transition:      3'010 7'-1---1- ->      3'001 8'00100100
  transition:      3'010 7'-1--1-- ->      3'010 8'01000100
  transition:      3'010 7'-1-1--- ->      3'011 8'01100100
  transition:      3'010 7'-11---- ->      3'100 8'10000100
  transition:      3'010 7'11----- ->      3'101 8'10100100
  transition:      3'001 7'-0----- ->      3'001 8'00100010
  transition:      3'001 7'0100000 ->      3'001 8'00100010
  transition:      3'001 7'-1----1 ->      3'000 8'00000010
  transition:      3'001 7'-1---1- ->      3'001 8'00100010
  transition:      3'001 7'-1--1-- ->      3'010 8'01000010
  transition:      3'001 7'-1-1--- ->      3'011 8'01100010
  transition:      3'001 7'-11---- ->      3'100 8'10000010
  transition:      3'001 7'11----- ->      3'101 8'10100010
  transition:      3'101 7'-0----- ->      3'101 8'10100000
  transition:      3'101 7'0100000 ->      3'101 8'10100000
  transition:      3'101 7'-1----1 ->      3'000 8'00000000
  transition:      3'101 7'-1---1- ->      3'001 8'00100000
  transition:      3'101 7'-1--1-- ->      3'010 8'01000000
  transition:      3'101 7'-1-1--- ->      3'011 8'01100000
  transition:      3'101 7'-11---- ->      3'100 8'10000000
  transition:      3'101 7'11----- ->      3'101 8'10100000
  transition:      3'011 7'-0----- ->      3'011 8'01101000
  transition:      3'011 7'0100000 ->      3'011 8'01101000
  transition:      3'011 7'-1----1 ->      3'000 8'00001000
  transition:      3'011 7'-1---1- ->      3'001 8'00101000
  transition:      3'011 7'-1--1-- ->      3'010 8'01001000
  transition:      3'011 7'-1-1--- ->      3'011 8'01101000
  transition:      3'011 7'-11---- ->      3'100 8'10001000
  transition:      3'011 7'11----- ->      3'101 8'10101000

36.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\thedesign.r_wb_bus_select$8688' from module `\toplevel'.

36.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

36.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\thedesign.r_wb_bus_select$8688' from module `\toplevel'.
  Removing unused output signal $techmap\thedesign.$0\r_wb_bus_select[2:0] [0].
  Removing unused output signal $techmap\thedesign.$0\r_wb_bus_select[2:0] [1].
  Removing unused output signal $techmap\thedesign.$0\r_wb_bus_select[2:0] [2].

36.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\thedesign.r_wb_bus_select$8688' from module `\toplevel' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

36.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\thedesign.r_wb_bus_select$8688' from module `\toplevel':
-------------------------------------

  Information on FSM $fsm$\thedesign.r_wb_bus_select$8688 (\thedesign.r_wb_bus_select):

  Number of input signals:    7
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: $techmap\thedesign.$procmux$8017_CMP
    1: $techmap\thedesign.$procmux$8016_CMP
    2: $techmap\thedesign.$procmux$8015_CMP
    3: $techmap\thedesign.$procmux$8014_CMP
    4: $techmap\thedesign.$procmux$8013_CMP
    5: $techmap\thedesign.$logic_and$main.v:530$54_Y
    6: \thedesign.hb_dwbi_delay.o_dly_addr [22]

  Output signals:
    0: $techmap\thedesign.$procmux$8010_CMP
    1: $techmap\thedesign.$procmux$8009_CMP
    2: $techmap\thedesign.$procmux$8008_CMP
    3: $techmap\thedesign.$procmux$8007_CMP
    4: $techmap\thedesign.$procmux$8006_CMP

  State encoding:
    0:   6'-----1
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'0100000   ->     0 5'00001
      1:     0 7'-1----1   ->     0 5'00001
      2:     0 7'-0-----   ->     0 5'00001
      3:     0 7'-11----   ->     1 5'00001
      4:     0 7'-1--1--   ->     2 5'00001
      5:     0 7'-1---1-   ->     3 5'00001
      6:     0 7'11-----   ->     4 5'00001
      7:     0 7'-1-1---   ->     5 5'00001
      8:     1 7'-1----1   ->     0 5'10000
      9:     1 7'0100000   ->     1 5'10000
     10:     1 7'-11----   ->     1 5'10000
     11:     1 7'-0-----   ->     1 5'10000
     12:     1 7'-1--1--   ->     2 5'10000
     13:     1 7'-1---1-   ->     3 5'10000
     14:     1 7'11-----   ->     4 5'10000
     15:     1 7'-1-1---   ->     5 5'10000
     16:     2 7'-1----1   ->     0 5'00100
     17:     2 7'-11----   ->     1 5'00100
     18:     2 7'0100000   ->     2 5'00100
     19:     2 7'-1--1--   ->     2 5'00100
     20:     2 7'-0-----   ->     2 5'00100
     21:     2 7'-1---1-   ->     3 5'00100
     22:     2 7'11-----   ->     4 5'00100
     23:     2 7'-1-1---   ->     5 5'00100
     24:     3 7'-1----1   ->     0 5'00010
     25:     3 7'-11----   ->     1 5'00010
     26:     3 7'-1--1--   ->     2 5'00010
     27:     3 7'0100000   ->     3 5'00010
     28:     3 7'-1---1-   ->     3 5'00010
     29:     3 7'-0-----   ->     3 5'00010
     30:     3 7'11-----   ->     4 5'00010
     31:     3 7'-1-1---   ->     5 5'00010
     32:     4 7'-1----1   ->     0 5'00000
     33:     4 7'-11----   ->     1 5'00000
     34:     4 7'-1--1--   ->     2 5'00000
     35:     4 7'-1---1-   ->     3 5'00000
     36:     4 7'0100000   ->     4 5'00000
     37:     4 7'-0-----   ->     4 5'00000
     38:     4 7'11-----   ->     4 5'00000
     39:     4 7'-1-1---   ->     5 5'00000
     40:     5 7'-1----1   ->     0 5'01000
     41:     5 7'-11----   ->     1 5'01000
     42:     5 7'-1--1--   ->     2 5'01000
     43:     5 7'-1---1-   ->     3 5'01000
     44:     5 7'11-----   ->     4 5'01000
     45:     5 7'0100000   ->     5 5'01000
     46:     5 7'-1-1---   ->     5 5'01000
     47:     5 7'-0-----   ->     5 5'01000

-------------------------------------

36.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\thedesign.r_wb_bus_select$8688' from module `\toplevel'.

36.21. Executing OPT pass (performing simple optimizations).

36.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~6 debug messages>

36.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

36.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

36.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

36.21.5. Finished fast OPT passes.

36.22. Executing MEMORY pass.

36.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

36.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:126$2457' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:128$2458' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:130$2459' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.bkrami.$memwr$\mem$memdev.v:132$2460' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:271$521' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:272$522' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:273$523' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:274$524' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:302$525' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:303$526' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:304$527' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:305$528' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:347$529' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:348$530' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:349$531' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:350$532' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:375$533' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:389$535' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:437$536' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:448$537' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:376$534' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:449$538' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.sdramscopei.$memwr$\mem$wbscope.v:309$2686' in module `\toplevel': merged $dff to cell.
Checking cell `$techmap\thedesign.swic.thecpu.$memwr$\regset$cpu/zipcpu.v:1810$4174' in module `\toplevel': merged $dff to cell.
Checking cell `$auto$share.cc:710:make_supercell$8534' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.bkrami.$memrd$\mem$memdev.v:118$2431' in module `\toplevel': merged data $dff to cell.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:221$261' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:224$265' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:230$271' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:302$372' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:303$374' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:304$376' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:305$378' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:231$272' in module `\toplevel': no (compatible) $dff found.
Checking cell `$techmap\thedesign.sdramscopei.$memrd$\mem$wbscope.v:374$2672' in module `\toplevel': merged data $dff to cell.
Checking cell `$techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:2399$4156' in module `\toplevel': merged data $dff to cell.
Checking cell `$techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:859$4004' in module `\toplevel': merged data $dff with rd enable to cell.
Checking cell `$techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:860$4005' in module `\toplevel': merged data $dff with rd enable to cell.

36.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 38 unused cells and 43 unused wires.
<suppressed ~39 debug messages>

36.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory toplevel.thedesign.bkrami.mem by address:
  New clock domain: posedge \clk_40mhz
    Port 0 ($techmap\thedesign.bkrami.$memwr$\mem$memdev.v:126$2457) has addr \thedesign.bkrami.last_addr.
      Active bits: 11111111000000000000000000000000
    Port 1 ($techmap\thedesign.bkrami.$memwr$\mem$memdev.v:128$2458) has addr \thedesign.bkrami.last_addr.
      Active bits: 00000000111111110000000000000000
      Merging port 0 into this one.
      Active bits: 11111111111111110000000000000000
    Port 2 ($techmap\thedesign.bkrami.$memwr$\mem$memdev.v:130$2459) has addr \thedesign.bkrami.last_addr.
      Active bits: 00000000000000001111111100000000
      Merging port 1 into this one.
      Active bits: 11111111111111111111111100000000
    Port 3 ($techmap\thedesign.bkrami.$memwr$\mem$memdev.v:132$2460) has addr \thedesign.bkrami.last_addr.
      Active bits: 00000000000000000000000011111111
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory toplevel.thedesign.sdrami.bank_active by address:
  New clock domain: posedge \clk_40mhz
    Port 0 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:271$521) has addr 2'00.
      Active bits: 111
    Port 1 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:272$522) has addr 2'01.
      Active bits: 111
    Port 2 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:273$523) has addr 2'10.
      Active bits: 111
    Port 3 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:274$524) has addr 2'11.
      Active bits: 111
    Port 4 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:302$525) has addr 2'00.
      Active bits: 111
      Merging port 0 into this one.
      Creating collosion-detect logic for port 1.
      Creating collosion-detect logic for port 2.
      Creating collosion-detect logic for port 3.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 5 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:303$526) has addr 2'01.
      Active bits: 111
      Merging port 1 into this one.
      Creating collosion-detect logic for port 2.
      Creating collosion-detect logic for port 3.
      Creating collosion-detect logic for port 4.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 6 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:304$527) has addr 2'10.
      Active bits: 111
      Merging port 2 into this one.
      Creating collosion-detect logic for port 3.
      Creating collosion-detect logic for port 4.
      Creating collosion-detect logic for port 5.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 7 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:305$528) has addr 2'11.
      Active bits: 111
      Merging port 3 into this one.
      Creating collosion-detect logic for port 4.
      Creating collosion-detect logic for port 5.
      Creating collosion-detect logic for port 6.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 8 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:347$529) has addr 2'00.
      Active bits: 100
      Merging port 4 into this one.
      Creating collosion-detect logic for port 5.
      Creating collosion-detect logic for port 6.
      Creating collosion-detect logic for port 7.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 9 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:348$530) has addr 2'01.
      Active bits: 100
      Merging port 5 into this one.
      Creating collosion-detect logic for port 6.
      Creating collosion-detect logic for port 7.
      Creating collosion-detect logic for port 8.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 10 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:349$531) has addr 2'10.
      Active bits: 100
      Merging port 6 into this one.
      Creating collosion-detect logic for port 7.
      Creating collosion-detect logic for port 8.
      Creating collosion-detect logic for port 9.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 11 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:350$532) has addr 2'11.
      Active bits: 100
      Merging port 7 into this one.
      Creating collosion-detect logic for port 8.
      Creating collosion-detect logic for port 9.
      Creating collosion-detect logic for port 10.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
    Port 12 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:375$533) has addr \thedesign.sdrami.r_addr [9:8].
      Active bits: 100
    Port 13 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:389$535) has addr \thedesign.sdrami.r_addr [9:8].
      Active bits: 100
      Merging port 12 into this one.
      Creating logic for merging DATA and EN ports.
      Active bits: 100
    Port 14 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:437$536) has addr \thedesign.sdrami.fwd_addr [9:8].
      Active bits: 100
    Port 15 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:448$537) has addr \thedesign.sdrami.fwd_addr [9:8].
      Active bits: 111
      Merging port 14 into this one.
      Creating logic for merging DATA and EN ports.
      Active bits: 111
Consolidating write ports of memory toplevel.thedesign.sdrami.bank_row by address:
  New clock domain: posedge \clk_40mhz
    Port 0 ($techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:376$534) has addr \thedesign.sdrami.r_addr [9:8].
      Active bits: 1111111111111
    Port 1 ($techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:449$538) has addr \thedesign.sdrami.fwd_addr [9:8].
      Active bits: 1111111111111
Consolidating write ports of memory toplevel.thedesign.sdrami.bank_active using sat-based resource sharing:
  Port 0 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:347$529) on posedge \clk_40mhz: considered
  Port 1 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:348$530) on posedge \clk_40mhz: considered
  Port 2 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:349$531) on posedge \clk_40mhz: considered
  Port 3 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:350$532) on posedge \clk_40mhz: considered
  Port 4 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:389$535) on posedge \clk_40mhz: considered
  Port 5 ($techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:448$537) on posedge \clk_40mhz: considered
  Common input cone for all EN signals: 188 cells.
  Size of unconstrained SAT problem: 1277 variables, 3269 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  Merging port 4 into port 5.
Consolidating write ports of memory toplevel.thedesign.sdrami.bank_row using sat-based resource sharing:
  Port 0 ($techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:376$534) on posedge \clk_40mhz: considered
  Port 1 ($techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:449$538) on posedge \clk_40mhz: considered
  Common input cone for all EN signals: 47 cells.
  Size of unconstrained SAT problem: 436 variables, 1100 clauses
  Merging port 0 into port 1.

36.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\thedesign.bkrami.mem' in module `\toplevel':
  $techmap\thedesign.bkrami.$memwr$\mem$memdev.v:132$2460 ($memwr)
  $techmap\thedesign.bkrami.$memrd$\mem$memdev.v:118$2431 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\thedesign.sdrami.bank_active' in module `\toplevel':
  $techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:264$517 ($meminit)
  $techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:265$518 ($meminit)
  $techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:266$519 ($meminit)
  $techmap\thedesign.sdrami.$meminit$\bank_active$wbsdram.v:267$520 ($meminit)
  $techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:347$529 ($memwr)
  $techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:348$530 ($memwr)
  $techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:349$531 ($memwr)
  $techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:350$532 ($memwr)
  $techmap\thedesign.sdrami.$memwr$\bank_active$wbsdram.v:448$537 ($memwr)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:305$378 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:304$376 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:303$374 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:302$372 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:230$271 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:224$265 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_active$wbsdram.v:221$261 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\thedesign.sdrami.bank_row' in module `\toplevel':
  $techmap\thedesign.sdrami.$memwr$\bank_row$wbsdram.v:449$538 ($memwr)
  $auto$share.cc:710:make_supercell$8534 ($memrd)
  $techmap\thedesign.sdrami.$memrd$\bank_row$wbsdram.v:231$272 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\thedesign.sdramscopei.mem' in module `\toplevel':
  $techmap\thedesign.sdramscopei.$memwr$\mem$wbscope.v:309$2686 ($memwr)
  $techmap\thedesign.sdramscopei.$memrd$\mem$wbscope.v:374$2672 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\thedesign.swic.thecpu.regset' in module `\toplevel':
  $techmap\thedesign.swic.thecpu.$memwr$\regset$cpu/zipcpu.v:1810$4174 ($memwr)
  $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:2399$4156 ($memrd)
  $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:860$4005 ($memrd)
  $techmap\thedesign.swic.thecpu.$memrd$\regset$cpu/zipcpu.v:859$4004 ($memrd)

36.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing toplevel.thedesign.bkrami.mem:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
    Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: thedesign.bkrami.mem.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: thedesign.bkrami.mem.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: thedesign.bkrami.mem.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: thedesign.bkrami.mem.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: thedesign.bkrami.mem.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: thedesign.bkrami.mem.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: thedesign.bkrami.mem.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: thedesign.bkrami.mem.7.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: thedesign.bkrami.mem.8.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: thedesign.bkrami.mem.9.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: thedesign.bkrami.mem.10.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: thedesign.bkrami.mem.11.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: thedesign.bkrami.mem.12.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: thedesign.bkrami.mem.13.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: thedesign.bkrami.mem.14.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: thedesign.bkrami.mem.15.0.0
Processing toplevel.thedesign.sdrami.bank_active:
  Properties: ports=12 bits=12 rports=7 wports=5 dbits=3 abits=2 words=4
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=252 dwaste=13 bwaste=4084 waste=4084 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=508 dwaste=5 bwaste=4084 waste=4084 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1020 dwaste=1 bwaste=4084 waste=4084 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2044 dwaste=1 bwaste=4092 waste=4092 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing toplevel.thedesign.sdrami.bank_row:
  Properties: ports=3 bits=52 rports=2 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=252 dwaste=3 bwaste=4044 waste=4044 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=508 dwaste=3 bwaste=4076 waste=4076 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1020 dwaste=3 bwaste=4092 waste=4092 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2044 dwaste=1 bwaste=4092 waste=4092 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing toplevel.thedesign.sdramscopei.mem:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=32 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=2, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: thedesign.sdramscopei.mem.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: thedesign.sdramscopei.mem.1.0.0
Processing toplevel.thedesign.swic.thecpu.regset:
  Properties: ports=4 bits=1024 rports=3 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Mapped to bram port A1.3.
      Updated properties: dups=3 waste=10752 efficiency=4
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Mapped to bram port A1.3.
      Updated properties: dups=3 waste=11520 efficiency=2
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Mapped to bram port A1.3.
      Updated properties: dups=3 waste=11904 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=2, cells=12, acells=1
    Efficiency for rule 1.1: efficiency=4, cells=6, acells=1
    Selected rule 1.1 with efficiency 4.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_40mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_40mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_40mhz.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_40mhz.
        Mapped to bram port A1.3.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: thedesign.swic.thecpu.regset.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: thedesign.swic.thecpu.regset.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 2>: thedesign.swic.thecpu.regset.0.0.2
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: thedesign.swic.thecpu.regset.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: thedesign.swic.thecpu.regset.1.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 2>: thedesign.swic.thecpu.regset.1.0.2

36.25. Executing TECHMAP pass (map to technology primitives).

36.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

36.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~176 debug messages>

36.26. Executing ICE40_BRAMINIT pass.

36.27. Executing OPT pass (performing simple optimizations).

36.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~898 debug messages>

36.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

36.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

36.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 7 unused cells and 979 unused wires.
<suppressed ~18 debug messages>

36.27.5. Finished fast OPT passes.

36.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \thedesign.sdrami.bank_active in module \toplevel:
  created 4 $dff cells and 0 static cells of width 3.
  read interface: 0 $dff and 21 $mux cells.
  write interface: 24 write mux blocks.
Mapping memory cell \thedesign.sdrami.bank_row in module \toplevel:
  created 4 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 6 $mux cells.
  write interface: 4 write mux blocks.

36.29. Executing OPT pass (performing simple optimizations).

36.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~57 debug messages>

36.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$9241: $auto$opt_expr.cc:190:group_cell_inputs$9385 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~347 debug messages>

36.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
    New input vector for $reduce_or cell $auto$memory_share.cc:620:consolidate_wr_using_sat$9226: { $auto$opt_expr.cc:190:group_cell_inputs$9383 $auto$opt_expr.cc:190:group_cell_inputs$9385 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$8742: { $auto$fsm_map.cc:118:implement_pattern_cache$8734 $auto$fsm_map.cc:118:implement_pattern_cache$8740 $auto$fsm_map.cc:74:implement_pattern_cache$8736 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$8731: { $auto$fsm_map.cc:118:implement_pattern_cache$8723 $auto$fsm_map.cc:74:implement_pattern_cache$8725 $auto$fsm_map.cc:118:implement_pattern_cache$8729 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$8720: { $auto$fsm_map.cc:74:implement_pattern_cache$8714 $auto$fsm_map.cc:118:implement_pattern_cache$8718 $auto$fsm_map.cc:118:implement_pattern_cache$8712 }
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:629:consolidate_wr_using_sat$9230:
      Old ports: A={ $auto$opt_expr.cc:190:group_cell_inputs$9569 2'00 }, B={ $auto$opt_expr.cc:190:group_cell_inputs$9385 2'00 }, Y=$auto$rtlil.cc:1957:Mux$9231
      New ports: A=$auto$opt_expr.cc:190:group_cell_inputs$9569, B=$auto$opt_expr.cc:190:group_cell_inputs$9385, Y=$auto$rtlil.cc:1957:Mux$9231 [2]
      New connections: $auto$rtlil.cc:1957:Mux$9231 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\thedesign.$procmux$8021:
      Old ports: A={ \thedesign.bustimeri.r_auto_reload 15'000000000000000 \thedesign.bustimeri.r_value }, B={ 16'0000000000000000 \thedesign.watchdogi.r_value }, Y=$techmap\thedesign.$0\r_wb_dio_data[31:0]
      New ports: A={ \thedesign.bustimeri.r_auto_reload \thedesign.bustimeri.r_value }, B={ 1'0 \thedesign.watchdogi.r_value }, Y={ $techmap\thedesign.$0\r_wb_dio_data[31:0] [31] $techmap\thedesign.$0\r_wb_dio_data[31:0] [15:0] }
      New connections: $techmap\thedesign.$0\r_wb_dio_data[31:0] [30:16] = 15'000000000000000
    Consolidated identical input bits for $pmux cell $techmap\thedesign.consolei.$procmux$5020:
      Old ports: A=19'0000000000000000000, B={ \thedesign.consolei.TX_NOFIFO.r_txf_wb_write \thedesign.consolei.TX_NOFIFO.r_txf_wb_write \thedesign.consolei.TX_NOFIFO.r_txf_wb_write 13'0000000000000 \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full 6'000000 \thedesign.consolei.RX_NOFIFO.r_rx_fifo_err 3'000 \thedesign.consolei.wb_rx_data [8] 1'0 \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data 4'0000 \thedesign.consolei.TX_NOFIFO.r_txf_wb_write \thedesign.consolei.TX_NOFIFO.r_txf_wb_write \thedesign.consolei.TX_NOFIFO.r_txf_err 1'0 \thedesign.consolei.TX_NOFIFO.r_txf_wb_write 1'0 \thedesign.consolei.TX_NOFIFO.r_txf_wb_write 1'0 \thedesign.consolei.wb_tx_data [6:0] }, Y=$auto$wreduce.cc:460:run$8479 [18:0]
      New ports: A=11'00000000000, B={ \thedesign.consolei.TX_NOFIFO.r_txf_wb_write 7'0000000 \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full 1'0 \thedesign.consolei.RX_NOFIFO.r_rx_fifo_err 1'0 \thedesign.consolei.wb_rx_data [8] \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data 1'0 \thedesign.consolei.TX_NOFIFO.r_txf_err \thedesign.consolei.TX_NOFIFO.r_txf_wb_write \thedesign.consolei.TX_NOFIFO.r_txf_wb_write \thedesign.consolei.wb_tx_data [6:0] }, Y={ $auto$wreduce.cc:460:run$8479 [16] $auto$wreduce.cc:460:run$8479 [12] $auto$wreduce.cc:460:run$8479 [10] $auto$wreduce.cc:460:run$8479 [8] $auto$wreduce.cc:460:run$8479 [6:0] }
      New connections: { $auto$wreduce.cc:460:run$8479 [18:17] $auto$wreduce.cc:460:run$8479 [15:13] $auto$wreduce.cc:460:run$8479 [11] $auto$wreduce.cc:460:run$8479 [9] $auto$wreduce.cc:460:run$8479 [7] } = { $auto$wreduce.cc:460:run$8479 [16] $auto$wreduce.cc:460:run$8479 [16] 1'0 $auto$wreduce.cc:460:run$8479 [10] $auto$wreduce.cc:460:run$8479 [10] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\thedesign.genbus.addnl.$procmux$5080:
      Old ports: A=7'1111111, B=7'0001010, Y=$techmap\thedesign.genbus.addnl.$procmux$5080_Y
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.genbus.addnl.$procmux$5080_Y [0]
      New connections: $techmap\thedesign.genbus.addnl.$procmux$5080_Y [6:1] = { $techmap\thedesign.genbus.addnl.$procmux$5080_Y [0] $techmap\thedesign.genbus.addnl.$procmux$5080_Y [0] $techmap\thedesign.genbus.addnl.$procmux$5080_Y [0] 1'1 $techmap\thedesign.genbus.addnl.$procmux$5080_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\thedesign.genbus.unpackx.$procmux$5304:
      Old ports: A=4'1000, B=4'0000, Y=$techmap\thedesign.genbus.unpackx.$procmux$5304_Y
      New ports: A=1'1, B=1'0, Y=$techmap\thedesign.genbus.unpackx.$procmux$5304_Y [3]
      New connections: $techmap\thedesign.genbus.unpackx.$procmux$5304_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$procmux$4927:
      Old ports: A=\thedesign.swic.thecpu.w_op_Bv, B={ 9'111000001 \thedesign.swic.thecpu.w_op_Bv [22:16] 2'00 $auto$wreduce.cc:460:run$8499 [13:0] }, Y=$techmap\thedesign.swic.thecpu.$2\w_op_BnI[31:0]
      New ports: A={ \thedesign.swic.thecpu.w_op_Bv [31:23] \thedesign.swic.thecpu.w_op_Bv [15:0] }, B={ 11'11100000100 $auto$wreduce.cc:460:run$8499 [13:0] }, Y={ $techmap\thedesign.swic.thecpu.$2\w_op_BnI[31:0] [31:23] $techmap\thedesign.swic.thecpu.$2\w_op_BnI[31:0] [15:0] }
      New connections: $techmap\thedesign.swic.thecpu.$2\w_op_BnI[31:0] [22:16] = \thedesign.swic.thecpu.w_op_Bv [22:16]
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$procmux$4945:
      Old ports: A={ \thedesign.swic.thecpu.SET_USER_PC.r_upc [24:2] \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase 1'0 }, B={ \thedesign.swic.thecpu.instruction_decoder.o_pc [24:2] 2'00 }, Y=\thedesign.swic.thecpu.w_pcB_v
      New ports: A={ \thedesign.swic.thecpu.SET_USER_PC.r_upc [24:2] \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase }, B={ \thedesign.swic.thecpu.instruction_decoder.o_pc [24:2] 1'0 }, Y=\thedesign.swic.thecpu.w_pcB_v [24:1]
      New connections: \thedesign.swic.thecpu.w_pcB_v [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$procmux$4948:
      Old ports: A=\thedesign.swic.thecpu.w_op_Av, B={ 9'111000001 \thedesign.swic.thecpu.w_op_Av [22:16] 2'00 $auto$wreduce.cc:460:run$8498 [13:0] }, Y=$techmap\thedesign.swic.thecpu.$procmux$4948_Y
      New ports: A={ \thedesign.swic.thecpu.w_op_Av [31:23] \thedesign.swic.thecpu.w_op_Av [15:0] }, B={ 11'11100000100 $auto$wreduce.cc:460:run$8498 [13:0] }, Y={ $techmap\thedesign.swic.thecpu.$procmux$4948_Y [31:23] $techmap\thedesign.swic.thecpu.$procmux$4948_Y [15:0] }
      New connections: $techmap\thedesign.swic.thecpu.$procmux$4948_Y [22:16] = \thedesign.swic.thecpu.w_op_Av [22:16]
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$procmux$4959:
      Old ports: A={ \thedesign.swic.thecpu.SET_USER_PC.r_upc [24:2] \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase 1'0 }, B={ \thedesign.swic.thecpu.instruction_decoder.o_pc [24:2] 2'00 }, Y=\thedesign.swic.thecpu.w_pcA_v
      New ports: A={ \thedesign.swic.thecpu.SET_USER_PC.r_upc [24:2] \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase }, B={ \thedesign.swic.thecpu.instruction_decoder.o_pc [24:2] 1'0 }, Y=\thedesign.swic.thecpu.w_pcA_v [24:1]
      New connections: \thedesign.swic.thecpu.w_pcA_v [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:2370$4154:
      Old ports: A={ \thedesign.swic.thecpu.ipc [24:2] \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase 1'0 }, B={ \thedesign.swic.thecpu.SET_USER_PC.r_upc [24:2] \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase 1'0 }, Y=\thedesign.swic.thecpu.w_debug_pc
      New ports: A={ \thedesign.swic.thecpu.ipc [24:2] \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase }, B={ \thedesign.swic.thecpu.SET_USER_PC.r_upc [24:2] \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase }, Y=\thedesign.swic.thecpu.w_debug_pc [24:1]
      New connections: \thedesign.swic.thecpu.w_debug_pc [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:2409$4160:
      Old ports: A={ \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase 1'0 \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag \thedesign.swic.thecpu.ibus_err_flag \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.ill_err_i \thedesign.swic.thecpu.break_en 2'00 \thedesign.swic.thecpu.sleep \thedesign.swic.thecpu.w_iflags [3:0] }, B={ \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase 1'0 \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak \thedesign.swic.thecpu.step 1'1 \thedesign.swic.thecpu.sleep \thedesign.swic.thecpu.w_uflags [3:0] }, Y=$auto$wreduce.cc:460:run$8497 [13:0]
      New ports: A={ \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag \thedesign.swic.thecpu.ibus_err_flag \thedesign.swic.thecpu.ill_err_i \thedesign.swic.thecpu.break_en 2'00 \thedesign.swic.thecpu.w_iflags [3:0] }, B={ \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak \thedesign.swic.thecpu.step 1'1 \thedesign.swic.thecpu.w_uflags [3:0] }, Y={ $auto$wreduce.cc:460:run$8497 [13] $auto$wreduce.cc:460:run$8497 [11:10] $auto$wreduce.cc:460:run$8497 [8:5] $auto$wreduce.cc:460:run$8497 [3:0] }
      New connections: { $auto$wreduce.cc:460:run$8497 [12] $auto$wreduce.cc:460:run$8497 [9] $auto$wreduce.cc:460:run$8497 [4] } = { 1'0 \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.sleep }
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:957$3736:
      Old ports: A={ \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase 1'0 \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag \thedesign.swic.thecpu.ibus_err_flag \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.ill_err_i \thedesign.swic.thecpu.break_en 2'00 \thedesign.swic.thecpu.sleep \thedesign.swic.thecpu.w_iflags [3:0] }, B={ \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase 1'0 \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak \thedesign.swic.thecpu.step 1'1 \thedesign.swic.thecpu.sleep \thedesign.swic.thecpu.w_uflags [3:0] }, Y=$auto$wreduce.cc:460:run$8498 [13:0]
      New ports: A={ \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag \thedesign.swic.thecpu.ibus_err_flag \thedesign.swic.thecpu.ill_err_i \thedesign.swic.thecpu.break_en 2'00 \thedesign.swic.thecpu.w_iflags [3:0] }, B={ \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak \thedesign.swic.thecpu.step 1'1 \thedesign.swic.thecpu.w_uflags [3:0] }, Y={ $auto$wreduce.cc:460:run$8498 [13] $auto$wreduce.cc:460:run$8498 [11:10] $auto$wreduce.cc:460:run$8498 [8:5] $auto$wreduce.cc:460:run$8498 [3:0] }
      New connections: { $auto$wreduce.cc:460:run$8498 [12] $auto$wreduce.cc:460:run$8498 [9] $auto$wreduce.cc:460:run$8498 [4] } = { 1'0 \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.sleep }
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.$ternary$cpu/zipcpu.v:984$3745:
      Old ports: A={ \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase 1'0 \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag \thedesign.swic.thecpu.ibus_err_flag \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.ill_err_i \thedesign.swic.thecpu.break_en 2'00 \thedesign.swic.thecpu.sleep \thedesign.swic.thecpu.w_iflags [3:0] }, B={ \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase 1'0 \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak \thedesign.swic.thecpu.step 1'1 \thedesign.swic.thecpu.sleep \thedesign.swic.thecpu.w_uflags [3:0] }, Y=$auto$wreduce.cc:460:run$8499 [13:0]
      New ports: A={ \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag \thedesign.swic.thecpu.ibus_err_flag \thedesign.swic.thecpu.ill_err_i \thedesign.swic.thecpu.break_en 2'00 \thedesign.swic.thecpu.w_iflags [3:0] }, B={ \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak \thedesign.swic.thecpu.step 1'1 \thedesign.swic.thecpu.w_uflags [3:0] }, Y={ $auto$wreduce.cc:460:run$8499 [13] $auto$wreduce.cc:460:run$8499 [11:10] $auto$wreduce.cc:460:run$8499 [8:5] $auto$wreduce.cc:460:run$8499 [3:0] }
      New connections: { $auto$wreduce.cc:460:run$8499 [12] $auto$wreduce.cc:460:run$8499 [9] $auto$wreduce.cc:460:run$8499 [4] } = { 1'0 \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap \thedesign.swic.thecpu.sleep }
    Consolidated identical input bits for $pmux cell $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5795:
      Old ports: A=\thedesign.swic.thecpu.r_op_Av, B={ \thedesign.swic.thecpu.r_op_Av [15:0] \thedesign.swic.thecpu.r_op_Av [15:0] \thedesign.swic.thecpu.r_op_Av [7:0] \thedesign.swic.thecpu.r_op_Av [7:0] \thedesign.swic.thecpu.r_op_Av [7:0] \thedesign.swic.thecpu.r_op_Av [7:0] }, Y=$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5795_Y
      New ports: A=\thedesign.swic.thecpu.r_op_Av [31:8], B={ \thedesign.swic.thecpu.r_op_Av [15:0] \thedesign.swic.thecpu.r_op_Av [15:0] \thedesign.swic.thecpu.r_op_Av [7:0] \thedesign.swic.thecpu.r_op_Av [7:0] }, Y=$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5795_Y [31:8]
      New connections: $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5795_Y [7:0] = \thedesign.swic.thecpu.r_op_Av [7:0]
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:147$4454:
      Old ports: A=\thedesign.swic.thecpu.pf.o_insn, B={ 1'1 \thedesign.swic.thecpu.instruction_decoder.r_nxt_half \thedesign.swic.thecpu.pf.o_insn [15:0] }, Y=\thedesign.swic.thecpu.instruction_decoder.iword
      New ports: A=\thedesign.swic.thecpu.pf.o_insn [31:16], B={ 1'1 \thedesign.swic.thecpu.instruction_decoder.r_nxt_half }, Y=\thedesign.swic.thecpu.instruction_decoder.iword [31:16]
      New connections: \thedesign.swic.thecpu.instruction_decoder.iword [15:0] = \thedesign.swic.thecpu.pf.o_insn [15:0]
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419:
      Old ports: A={ \thedesign.swic.thecpu.instruction_decoder.iword [17] \thedesign.swic.thecpu.instruction_decoder.iword [17] \thedesign.swic.thecpu.instruction_decoder.iword [17] \thedesign.swic.thecpu.instruction_decoder.iword [17] \thedesign.swic.thecpu.instruction_decoder.iword [17] \thedesign.swic.thecpu.instruction_decoder.iword [17:0] }, B={ \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13:0] }, Y=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y
      New ports: A=\thedesign.swic.thecpu.instruction_decoder.iword [17:14], B={ \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] \thedesign.swic.thecpu.instruction_decoder.iword [13] }, Y=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17:14]
      New connections: { $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [22:18] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [13:0] } = { $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17] \thedesign.swic.thecpu.instruction_decoder.iword [13:0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458:
      Old ports: A={ \thedesign.swic.thecpu.instruction_decoder.iword [22] \thedesign.swic.thecpu.instruction_decoder.iword [22:16] }, B={ \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18:16] }, Y=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y
      New ports: A=\thedesign.swic.thecpu.instruction_decoder.iword [22:19], B={ \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] \thedesign.swic.thecpu.instruction_decoder.iword [18] }, Y=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y [6:3]
      New connections: { $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y [7] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y [2:0] } = { $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y [6] \thedesign.swic.thecpu.instruction_decoder.iword [18:16] }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.genbus.addnl.$procmux$5083:
      Old ports: A=7'0001101, B=$techmap\thedesign.genbus.addnl.$procmux$5080_Y, Y=$techmap\thedesign.genbus.addnl.$procmux$5083_Y
      New ports: A=3'001, B={ $techmap\thedesign.genbus.addnl.$procmux$5080_Y [0] 1'1 $techmap\thedesign.genbus.addnl.$procmux$5080_Y [0] }, Y={ $techmap\thedesign.genbus.addnl.$procmux$5083_Y [4] $techmap\thedesign.genbus.addnl.$procmux$5083_Y [1:0] }
      New connections: { $techmap\thedesign.genbus.addnl.$procmux$5083_Y [6:5] $techmap\thedesign.genbus.addnl.$procmux$5083_Y [3:2] } = { $techmap\thedesign.genbus.addnl.$procmux$5083_Y [4] $techmap\thedesign.genbus.addnl.$procmux$5083_Y [4] 1'1 $techmap\thedesign.genbus.addnl.$procmux$5083_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420:
      Old ports: A=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y, B={ \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12] \thedesign.swic.thecpu.instruction_decoder.iword [12:0] }, Y=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y
      New ports: A={ $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4419_Y [17:14] \thedesign.swic.thecpu.pf.o_insn [13] }, B={ \thedesign.swic.thecpu.pf.o_insn [12] \thedesign.swic.thecpu.pf.o_insn [12] \thedesign.swic.thecpu.pf.o_insn [12] \thedesign.swic.thecpu.pf.o_insn [12] \thedesign.swic.thecpu.pf.o_insn [12] }, Y=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17:13]
      New connections: { $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [22:18] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [12:0] } = { $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] \thedesign.swic.thecpu.pf.o_insn [12:0] }
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4459:
      Old ports: A=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y, B=\thedesign.swic.thecpu.instruction_decoder.iword [23:16], Y=\thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfI
      New ports: A={ $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y [6] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:334$4458_Y [6:3] }, B=\thedesign.swic.thecpu.instruction_decoder.iword [23:19], Y=\thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfI [7:3]
      New connections: \thedesign.swic.thecpu.instruction_decoder.GEN_CIS_IMMEDIATE.w_halfI [2:0] = \thedesign.swic.thecpu.instruction_decoder.iword [18:16]
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4421:
      Old ports: A=$techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y, B={ \thedesign.swic.thecpu.instruction_decoder.iword [22:16] \thedesign.swic.thecpu.pf.o_insn [15:0] }, Y=\thedesign.swic.thecpu.instruction_decoder.w_fullI
      New ports: A={ $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17] $techmap\thedesign.swic.thecpu.instruction_decoder.$ternary$cpu/idecode.v:323$4420_Y [17:13] }, B={ \thedesign.swic.thecpu.instruction_decoder.iword [22:16] \thedesign.swic.thecpu.pf.o_insn [15:13] }, Y=\thedesign.swic.thecpu.instruction_decoder.w_fullI [22:13]
      New connections: \thedesign.swic.thecpu.instruction_decoder.w_fullI [12:0] = \thedesign.swic.thecpu.pf.o_insn [12:0]
  Optimizing cells in module \toplevel.
Performed a total of 25 changes.

36.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

36.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 98 unused wires.
<suppressed ~1 debug messages>

36.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.29.9. Rerunning OPT passes. (Maybe there is more to do..)

36.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~349 debug messages>

36.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

36.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

36.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.29.16. Finished OPT passes. (There is nothing left to do.)

36.30. Executing ICE40_WRAPCARRY pass (wrap carries).

36.31. Executing TECHMAP pass (map to technology primitives).

36.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

36.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=11\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=1\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=23\Y_WIDTH=23 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=21 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=15\Y_WIDTH=15 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=23\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=24 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=12 for cells of type $pmux.
Using template $paramod$constmap:acc142403779a164040bffce2c97445466e30d36$paramod$eb2c6e25f8a483d2253406d30cdb6a8ea0919abb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:3bc080c86feb87e24f021cfcd79b2e35bf64d185$paramod$3efa67cbb68018c89214abf6e5867ff4ee87d582\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3bc080c86feb87e24f021cfcd79b2e35bf64d185$paramod$f6319f28a681c7b3462bfa2e6320bf320149f7e2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=34 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~4692 debug messages>

36.32. Executing ICE40_OPT pass (performing simple optimizations).

36.32.1. Running ICE40 specific optimizations.

36.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~2878 debug messages>

36.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~3339 debug messages>
Removed a total of 1113 cells.

36.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$12769 ($_DFF_P_) from module toplevel.
Removing $auto$simplemap.cc:420:simplemap_dff$12765 ($_DFF_P_) from module toplevel.
Removing $auto$simplemap.cc:420:simplemap_dff$11624 ($_DFF_P_) from module toplevel.
Replaced 3 DFF cells.

36.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 669 unused cells and 1881 unused wires.
<suppressed ~672 debug messages>

36.32.6. Rerunning OPT passes. (Removed registers in this run.)

36.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8561.slice[0].carry: CO=\thedesign.sdrami.r_addr [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8574.slice[0].carry: CO=\thedesign.r_pwrcount_data [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8577.slice[0].carry: CO=\thedesign.r_pwrcount_data [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8580.slice[0].carry: CO=\thedesign.bustimeri.r_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8583.slice[0].carry: CO=\thedesign.genbus.addidles.idle_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8583.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8586.slice[0].carry: CO=\thedesign.genbus.unpackx.r_len [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8595.slice[0].carry: CO=\thedesign.hb_dwbi_delay.o_dly_addr [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8598.slice[0].carry: CO=\thedesign.sdrami.refresh_clk [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8601.slice[0].carry: CO=\thedesign.sdrami.in_refresh_clk [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8604.slice[0].carry: CO=\thedesign.sdrami.clocks_til_idle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8607.slice[0].carry: CO=\thedesign.sdrami.startup_idle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8610.slice[0].carry: CO=\thedesign.sdrami.maintenance_clocks [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8613.slice[0].carry: CO=\thedesign.sdramscopei.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8616.slice[0].carry: CO=\thedesign.sdramscopei.waddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8619.slice[0].carry: CO=\thedesign.sdramscopei.raddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8625.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$8625.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8628.slice[0].carry: CO=\thedesign.swic.thecpu.pf_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8637.slice[0].carry: CO=\thedesign.swic.thecpu.DIVIDE.thedivide.r_bit [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8640.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$8640.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8643.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$8643.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8646.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$8646.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8649.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$8649.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8652.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8655.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$8655.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8658.slice[33].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8661.slice[33].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8664.slice[0].carry: CO=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8667.slice[0].carry: CO=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8670.slice[0].carry: CO=\thedesign.swic.thecpu.instruction_decoder.o_pc [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8673.slice[0].carry: CO=\thedesign.swic.thecpu.pf.o_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8679.slice[0].carry: CO=\thedesign.swic.thecpu.pf.o_wb_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) toplevel.$auto$alumacc.cc:485:replace_alu$8685.slice[0].carry: CO=\thedesign.watchdogi.r_value [0]

36.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~49 debug messages>

36.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

36.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

36.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 1 unused cells and 18 unused wires.
<suppressed ~2 debug messages>

36.32.12. Rerunning OPT passes. (Removed registers in this run.)

36.32.13. Running ICE40 specific optimizations.

36.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~1 debug messages>

36.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

36.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.32.18. Rerunning OPT passes. (Removed registers in this run.)

36.32.19. Running ICE40 specific optimizations.

36.32.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.32.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.32.22. Executing OPT_RMDFF pass (remove dff with constant values).

36.32.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.32.24. Finished OPT passes. (There is nothing left to do.)

36.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

36.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module toplevel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10178 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [0] -> \thedesign.r_buserr_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10179 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [1] -> \thedesign.r_buserr_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10180 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [2] -> \thedesign.r_buserr_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10181 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [3] -> \thedesign.r_buserr_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10182 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [4] -> \thedesign.r_buserr_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10183 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [5] -> \thedesign.r_buserr_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10184 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [6] -> \thedesign.r_buserr_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10185 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [7] -> \thedesign.r_buserr_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10186 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [8] -> \thedesign.r_buserr_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10187 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [9] -> \thedesign.r_buserr_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10188 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [10] -> \thedesign.r_buserr_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10189 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [11] -> \thedesign.r_buserr_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10190 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [12] -> \thedesign.r_buserr_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10191 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [13] -> \thedesign.r_buserr_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10192 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [14] -> \thedesign.r_buserr_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10193 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [15] -> \thedesign.r_buserr_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10194 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [16] -> \thedesign.r_buserr_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10195 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [17] -> \thedesign.r_buserr_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10196 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [18] -> \thedesign.r_buserr_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10197 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [19] -> \thedesign.r_buserr_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10198 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [20] -> \thedesign.r_buserr_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10199 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [21] -> \thedesign.r_buserr_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10200 to $_DFFE_PP_ for $techmap\thedesign.$0\r_buserr_addr[22:0] [22] -> \thedesign.r_buserr_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10863 to $_DFFE_PP_ for $techmap\thedesign.swic.$0\cmd_halt[0:0] -> \thedesign.swic.cmd_halt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10866 to $_DFFE_PP_ for $techmap\thedesign.swic.$0\cmd_addr[4:0] [0] -> \thedesign.swic.cmd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10867 to $_DFFE_PP_ for $techmap\thedesign.swic.$0\cmd_addr[4:0] [1] -> \thedesign.swic.cmd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10868 to $_DFFE_PP_ for $techmap\thedesign.swic.$0\cmd_addr[4:0] [2] -> \thedesign.swic.cmd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10869 to $_DFFE_PP_ for $techmap\thedesign.swic.$0\cmd_addr[4:0] [3] -> \thedesign.swic.cmd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10870 to $_DFFE_PP_ for $techmap\thedesign.swic.$0\cmd_addr[4:0] [4] -> \thedesign.swic.cmd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10927 to $_DFFE_PP_ for $techmap\thedesign.bus_arbiter.$0\r_a_owner[0:0] -> \thedesign.bus_arbiter.r_a_owner.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11002 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_sel[3:0] [0] -> \thedesign.hb_dwbi_delay.o_dly_sel [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11003 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_sel[3:0] [1] -> \thedesign.hb_dwbi_delay.o_dly_sel [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11004 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_sel[3:0] [2] -> \thedesign.hb_dwbi_delay.o_dly_sel [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11005 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_sel[3:0] [3] -> \thedesign.hb_dwbi_delay.o_dly_sel [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11006 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [0] -> \thedesign.hb_dwbi_delay.o_dly_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11007 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [1] -> \thedesign.hb_dwbi_delay.o_dly_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11008 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [2] -> \thedesign.hb_dwbi_delay.o_dly_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11009 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [3] -> \thedesign.hb_dwbi_delay.o_dly_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11010 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [4] -> \thedesign.hb_dwbi_delay.o_dly_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11011 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [5] -> \thedesign.hb_dwbi_delay.o_dly_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11012 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [6] -> \thedesign.hb_dwbi_delay.o_dly_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11013 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [7] -> \thedesign.hb_dwbi_delay.o_dly_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11014 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [8] -> \thedesign.hb_dwbi_delay.o_dly_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11015 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [9] -> \thedesign.hb_dwbi_delay.o_dly_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11016 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [10] -> \thedesign.hb_dwbi_delay.o_dly_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11017 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [11] -> \thedesign.hb_dwbi_delay.o_dly_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11018 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [12] -> \thedesign.hb_dwbi_delay.o_dly_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11019 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [13] -> \thedesign.hb_dwbi_delay.o_dly_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11020 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [14] -> \thedesign.hb_dwbi_delay.o_dly_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11021 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [15] -> \thedesign.hb_dwbi_delay.o_dly_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11022 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [16] -> \thedesign.hb_dwbi_delay.o_dly_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11023 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [17] -> \thedesign.hb_dwbi_delay.o_dly_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11024 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [18] -> \thedesign.hb_dwbi_delay.o_dly_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11025 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [19] -> \thedesign.hb_dwbi_delay.o_dly_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11026 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [20] -> \thedesign.hb_dwbi_delay.o_dly_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11027 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [21] -> \thedesign.hb_dwbi_delay.o_dly_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11028 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [22] -> \thedesign.hb_dwbi_delay.o_dly_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11029 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [23] -> \thedesign.hb_dwbi_delay.o_dly_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11030 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [24] -> \thedesign.hb_dwbi_delay.o_dly_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11031 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [25] -> \thedesign.hb_dwbi_delay.o_dly_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11032 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [26] -> \thedesign.hb_dwbi_delay.o_dly_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11033 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [27] -> \thedesign.hb_dwbi_delay.o_dly_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11034 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [28] -> \thedesign.hb_dwbi_delay.o_dly_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11035 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [29] -> \thedesign.hb_dwbi_delay.o_dly_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11036 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [30] -> \thedesign.hb_dwbi_delay.o_dly_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11037 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_data[31:0] [31] -> \thedesign.hb_dwbi_delay.o_dly_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11038 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [0] -> \thedesign.hb_dwbi_delay.o_dly_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11039 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [1] -> \thedesign.hb_dwbi_delay.o_dly_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11040 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [2] -> \thedesign.hb_dwbi_delay.o_dly_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11041 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [3] -> \thedesign.hb_dwbi_delay.o_dly_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11042 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [4] -> \thedesign.hb_dwbi_delay.o_dly_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11043 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [5] -> \thedesign.hb_dwbi_delay.o_dly_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11044 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [6] -> \thedesign.hb_dwbi_delay.o_dly_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11045 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [7] -> \thedesign.hb_dwbi_delay.o_dly_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11046 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [8] -> \thedesign.hb_dwbi_delay.o_dly_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11047 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [9] -> \thedesign.hb_dwbi_delay.o_dly_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11048 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [10] -> \thedesign.hb_dwbi_delay.o_dly_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11049 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [11] -> \thedesign.hb_dwbi_delay.o_dly_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11050 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [12] -> \thedesign.hb_dwbi_delay.o_dly_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11051 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [13] -> \thedesign.hb_dwbi_delay.o_dly_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11052 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [14] -> \thedesign.hb_dwbi_delay.o_dly_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11053 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [15] -> \thedesign.hb_dwbi_delay.o_dly_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11054 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [16] -> \thedesign.hb_dwbi_delay.o_dly_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11055 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [17] -> \thedesign.hb_dwbi_delay.o_dly_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11056 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [18] -> \thedesign.hb_dwbi_delay.o_dly_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11057 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [19] -> \thedesign.hb_dwbi_delay.o_dly_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11058 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [20] -> \thedesign.hb_dwbi_delay.o_dly_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11059 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [21] -> \thedesign.hb_dwbi_delay.o_dly_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11060 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_addr[22:0] [22] -> \thedesign.hb_dwbi_delay.o_dly_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11061 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_we[0:0] -> \thedesign.hb_dwbi_delay.o_dly_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11062 to $_DFFE_PP_ for $techmap\thedesign.hb_dwbi_delay.$0\o_dly_stb[0:0] -> \thedesign.hb_dwbi_delay.o_dly_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11365 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_running[0:0] -> \thedesign.bustimeri.r_running.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11366 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [0] -> \thedesign.bustimeri.r_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11367 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [1] -> \thedesign.bustimeri.r_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11368 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [2] -> \thedesign.bustimeri.r_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11369 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [3] -> \thedesign.bustimeri.r_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11370 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [4] -> \thedesign.bustimeri.r_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11371 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [5] -> \thedesign.bustimeri.r_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11372 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [6] -> \thedesign.bustimeri.r_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11373 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [7] -> \thedesign.bustimeri.r_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11374 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [8] -> \thedesign.bustimeri.r_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11375 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [9] -> \thedesign.bustimeri.r_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11376 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [10] -> \thedesign.bustimeri.r_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11377 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [11] -> \thedesign.bustimeri.r_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11378 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [12] -> \thedesign.bustimeri.r_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11379 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [13] -> \thedesign.bustimeri.r_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11380 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [14] -> \thedesign.bustimeri.r_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11381 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_value[15:0] [15] -> \thedesign.bustimeri.r_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11382 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_zero[0:0] -> \thedesign.bustimeri.r_zero.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11384 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_auto_reload[0:0] -> \thedesign.bustimeri.r_auto_reload.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11385 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [0] -> \thedesign.bustimeri.r_interval_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11386 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [1] -> \thedesign.bustimeri.r_interval_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11387 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [2] -> \thedesign.bustimeri.r_interval_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11388 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [3] -> \thedesign.bustimeri.r_interval_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11389 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [4] -> \thedesign.bustimeri.r_interval_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11390 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [5] -> \thedesign.bustimeri.r_interval_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11391 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [6] -> \thedesign.bustimeri.r_interval_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11392 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [7] -> \thedesign.bustimeri.r_interval_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11393 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [8] -> \thedesign.bustimeri.r_interval_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11394 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [9] -> \thedesign.bustimeri.r_interval_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11395 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [10] -> \thedesign.bustimeri.r_interval_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11396 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [11] -> \thedesign.bustimeri.r_interval_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11397 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [12] -> \thedesign.bustimeri.r_interval_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11398 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [13] -> \thedesign.bustimeri.r_interval_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11399 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [14] -> \thedesign.bustimeri.r_interval_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11400 to $_DFFE_PP_ for $techmap\thedesign.bustimeri.$0\r_interval_count[15:0] [15] -> \thedesign.bustimeri.r_interval_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11626 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_full[0:0] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11627 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [0] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11628 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [1] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11629 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [2] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11630 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [3] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11631 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [4] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11632 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [5] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11633 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_data[6:0] [6] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11634 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\RX_NOFIFO.r_rx_fifo_err[0:0] -> \thedesign.consolei.RX_NOFIFO.r_rx_fifo_err.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11635 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_write[0:0] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_write.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11636 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [0] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11637 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [1] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11638 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [2] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11639 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [3] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11640 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [4] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11641 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [5] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11642 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_wb_data[6:0] [6] -> \thedesign.consolei.TX_NOFIFO.r_txf_wb_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11643 to $_DFFE_PP_ for $techmap\thedesign.consolei.$0\TX_NOFIFO.r_txf_err[0:0] -> \thedesign.consolei.TX_NOFIFO.r_txf_err.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11759 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [0] -> \thedesign.gpioi.o_gpio [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11760 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [1] -> \thedesign.gpioi.o_gpio [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11761 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [2] -> \thedesign.gpioi.o_gpio [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11762 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [3] -> \thedesign.gpioi.o_gpio [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11763 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [4] -> \thedesign.gpioi.o_gpio [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11764 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [5] -> \thedesign.gpioi.o_gpio [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11765 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [6] -> \thedesign.gpioi.o_gpio [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11766 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [7] -> \thedesign.gpioi.o_gpio [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11767 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [8] -> \thedesign.gpioi.o_gpio [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11768 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [9] -> \thedesign.gpioi.o_gpio [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11769 to $_DFFE_PP_ for $techmap\thedesign.gpioi.$0\o_gpio[10:0] [10] -> \thedesign.gpioi.o_gpio [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11843 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [4] -> \thedesign.buspici.r_int_state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11844 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [5] -> \thedesign.buspici.r_int_state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11845 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [6] -> \thedesign.buspici.r_int_state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11846 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [7] -> \thedesign.buspici.r_int_state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11847 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [8] -> \thedesign.buspici.r_int_state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11848 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [9] -> \thedesign.buspici.r_int_state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11849 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [10] -> \thedesign.buspici.r_int_state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11850 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [11] -> \thedesign.buspici.r_int_state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11851 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [12] -> \thedesign.buspici.r_int_state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11852 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [13] -> \thedesign.buspici.r_int_state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11853 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_state[14:0] [14] -> \thedesign.buspici.r_int_state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11854 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [0] -> \thedesign.buspici.r_int_enable [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11855 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [1] -> \thedesign.buspici.r_int_enable [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11856 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [2] -> \thedesign.buspici.r_int_enable [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11857 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [3] -> \thedesign.buspici.r_int_enable [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11858 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [4] -> \thedesign.buspici.r_int_enable [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11859 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [5] -> \thedesign.buspici.r_int_enable [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11860 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [6] -> \thedesign.buspici.r_int_enable [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11861 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [7] -> \thedesign.buspici.r_int_enable [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11862 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [8] -> \thedesign.buspici.r_int_enable [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11863 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [9] -> \thedesign.buspici.r_int_enable [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11864 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [10] -> \thedesign.buspici.r_int_enable [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11865 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [11] -> \thedesign.buspici.r_int_enable [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11866 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [12] -> \thedesign.buspici.r_int_enable [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11867 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [13] -> \thedesign.buspici.r_int_enable [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11868 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_int_enable[14:0] [14] -> \thedesign.buspici.r_int_enable [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11869 to $_DFFE_PP_ for $techmap\thedesign.buspici.$0\r_gie[0:0] -> \thedesign.buspici.r_gie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12069 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [0] -> \thedesign.genbus.ps_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12070 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [1] -> \thedesign.genbus.ps_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12071 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [2] -> \thedesign.genbus.ps_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12072 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [3] -> \thedesign.genbus.ps_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12073 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [4] -> \thedesign.genbus.ps_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12074 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [5] -> \thedesign.genbus.ps_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12075 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [6] -> \thedesign.genbus.ps_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12076 to $_DFFE_PP_ for $techmap\thedesign.genbus.$0\ps_data[7:0] [7] -> \thedesign.genbus.ps_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12124 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_clkfb[0:0] -> \thedesign.hbi_pp.o_pp_clkfb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12126 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [0] -> \thedesign.hbi_pp.ck_pp_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12127 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [1] -> \thedesign.hbi_pp.ck_pp_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12128 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [2] -> \thedesign.hbi_pp.ck_pp_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12129 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [3] -> \thedesign.hbi_pp.ck_pp_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12130 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [4] -> \thedesign.hbi_pp.ck_pp_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12131 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [5] -> \thedesign.hbi_pp.ck_pp_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12132 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [6] -> \thedesign.hbi_pp.ck_pp_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12133 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\ck_pp_data[7:0] [7] -> \thedesign.hbi_pp.ck_pp_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12134 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\stb_pp_dir[0:0] -> \thedesign.hbi_pp.stb_pp_dir.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12137 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [0] -> \thedesign.hbi_pp.o_rx_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12138 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [1] -> \thedesign.hbi_pp.o_rx_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12139 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [2] -> \thedesign.hbi_pp.o_rx_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12140 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [3] -> \thedesign.hbi_pp.o_rx_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12141 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [4] -> \thedesign.hbi_pp.o_rx_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12142 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [5] -> \thedesign.hbi_pp.o_rx_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12143 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [6] -> \thedesign.hbi_pp.o_rx_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12144 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_rx_data[7:0] [7] -> \thedesign.hbi_pp.o_rx_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12145 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\loaded[0:0] -> \thedesign.hbi_pp.loaded.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12147 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [0] -> \thedesign.hbi_pp.o_pp_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12148 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [1] -> \thedesign.hbi_pp.o_pp_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12149 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [2] -> \thedesign.hbi_pp.o_pp_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12150 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [3] -> \thedesign.hbi_pp.o_pp_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12151 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [4] -> \thedesign.hbi_pp.o_pp_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12152 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [5] -> \thedesign.hbi_pp.o_pp_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12153 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [6] -> \thedesign.hbi_pp.o_pp_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12154 to $_DFFE_PP_ for $techmap\thedesign.hbi_pp.$0\o_pp_data[7:0] [7] -> \thedesign.hbi_pp.o_pp_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12307 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [0] -> \thedesign.sdrami.bank_row[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12308 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [1] -> \thedesign.sdrami.bank_row[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12309 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [2] -> \thedesign.sdrami.bank_row[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12310 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [3] -> \thedesign.sdrami.bank_row[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12311 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [4] -> \thedesign.sdrami.bank_row[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12312 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [5] -> \thedesign.sdrami.bank_row[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12313 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [6] -> \thedesign.sdrami.bank_row[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12314 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [7] -> \thedesign.sdrami.bank_row[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12315 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [8] -> \thedesign.sdrami.bank_row[0] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12316 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [9] -> \thedesign.sdrami.bank_row[0] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12317 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [10] -> \thedesign.sdrami.bank_row[0] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12318 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [11] -> \thedesign.sdrami.bank_row[0] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12319 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[0][0][0]$y$9893 [12] -> \thedesign.sdrami.bank_row[0] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12320 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_running[0:0] -> \thedesign.watchdogi.r_running.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12321 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [0] -> \thedesign.watchdogi.r_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12322 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [1] -> \thedesign.watchdogi.r_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12323 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [2] -> \thedesign.watchdogi.r_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12324 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [3] -> \thedesign.watchdogi.r_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12325 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [4] -> \thedesign.watchdogi.r_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12326 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [5] -> \thedesign.watchdogi.r_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12327 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [6] -> \thedesign.watchdogi.r_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12328 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [7] -> \thedesign.watchdogi.r_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12329 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [8] -> \thedesign.watchdogi.r_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12330 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [9] -> \thedesign.watchdogi.r_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12331 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [10] -> \thedesign.watchdogi.r_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12332 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [11] -> \thedesign.watchdogi.r_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12333 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [12] -> \thedesign.watchdogi.r_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12334 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [13] -> \thedesign.watchdogi.r_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12335 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [14] -> \thedesign.watchdogi.r_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12336 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_value[15:0] [15] -> \thedesign.watchdogi.r_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12337 to $_DFFE_PP_ for $techmap\thedesign.watchdogi.$0\r_zero[0:0] -> \thedesign.watchdogi.r_zero.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12570 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [0] -> \thedesign.sdrami.refresh_clk [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12571 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [1] -> \thedesign.sdrami.refresh_clk [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12572 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [2] -> \thedesign.sdrami.refresh_clk [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12573 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [3] -> \thedesign.sdrami.refresh_clk [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12574 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [4] -> \thedesign.sdrami.refresh_clk [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12575 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [5] -> \thedesign.sdrami.refresh_clk [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12576 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [6] -> \thedesign.sdrami.refresh_clk [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12577 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [7] -> \thedesign.sdrami.refresh_clk [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12578 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [8] -> \thedesign.sdrami.refresh_clk [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12579 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\refresh_clk[9:0] [9] -> \thedesign.sdrami.refresh_clk [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12581 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\in_refresh_clk[2:0] [0] -> \thedesign.sdrami.in_refresh_clk [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12582 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\in_refresh_clk[2:0] [1] -> \thedesign.sdrami.in_refresh_clk [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12583 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\in_refresh_clk[2:0] [2] -> \thedesign.sdrami.in_refresh_clk [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12593 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [8] -> \thedesign.sdrami.fwd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12594 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [9] -> \thedesign.sdrami.fwd_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12595 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [10] -> \thedesign.sdrami.fwd_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12596 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [11] -> \thedesign.sdrami.fwd_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12597 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [12] -> \thedesign.sdrami.fwd_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12598 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [13] -> \thedesign.sdrami.fwd_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12599 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [14] -> \thedesign.sdrami.fwd_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12600 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [15] -> \thedesign.sdrami.fwd_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12601 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [16] -> \thedesign.sdrami.fwd_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12602 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [17] -> \thedesign.sdrami.fwd_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12603 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [18] -> \thedesign.sdrami.fwd_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12604 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [19] -> \thedesign.sdrami.fwd_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12605 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [20] -> \thedesign.sdrami.fwd_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12606 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [21] -> \thedesign.sdrami.fwd_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12607 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\fwd_addr[22:0] [22] -> \thedesign.sdrami.fwd_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12608 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_sel[3:0] [0] -> \thedesign.sdrami.r_sel [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12609 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_sel[3:0] [1] -> \thedesign.sdrami.r_sel [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12610 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_sel[3:0] [2] -> \thedesign.sdrami.r_sel [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12611 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_sel[3:0] [3] -> \thedesign.sdrami.r_sel [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12612 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [0] -> \thedesign.sdrami.r_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12613 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [1] -> \thedesign.sdrami.r_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12614 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [2] -> \thedesign.sdrami.r_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12615 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [3] -> \thedesign.sdrami.r_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12616 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [4] -> \thedesign.sdrami.r_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12617 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [5] -> \thedesign.sdrami.r_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12618 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [6] -> \thedesign.sdrami.r_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12619 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [7] -> \thedesign.sdrami.r_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12620 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [8] -> \thedesign.sdrami.r_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12621 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [9] -> \thedesign.sdrami.r_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12622 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [10] -> \thedesign.sdrami.r_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12623 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [11] -> \thedesign.sdrami.r_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12624 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [12] -> \thedesign.sdrami.r_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12625 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [13] -> \thedesign.sdrami.r_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12626 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [14] -> \thedesign.sdrami.r_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12627 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [15] -> \thedesign.sdrami.r_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12628 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [16] -> \thedesign.sdrami.r_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12629 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [17] -> \thedesign.sdrami.r_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12630 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [18] -> \thedesign.sdrami.r_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12631 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [19] -> \thedesign.sdrami.r_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12632 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [20] -> \thedesign.sdrami.r_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12633 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [21] -> \thedesign.sdrami.r_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12634 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [22] -> \thedesign.sdrami.r_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12635 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [23] -> \thedesign.sdrami.r_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12636 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [24] -> \thedesign.sdrami.r_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12637 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [25] -> \thedesign.sdrami.r_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12638 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [26] -> \thedesign.sdrami.r_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12639 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [27] -> \thedesign.sdrami.r_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12640 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [28] -> \thedesign.sdrami.r_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12641 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [29] -> \thedesign.sdrami.r_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12642 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [30] -> \thedesign.sdrami.r_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12643 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_data[31:0] [31] -> \thedesign.sdrami.r_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12644 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [0] -> \thedesign.sdrami.r_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12645 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [1] -> \thedesign.sdrami.r_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12646 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [2] -> \thedesign.sdrami.r_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12647 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [3] -> \thedesign.sdrami.r_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12648 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [4] -> \thedesign.sdrami.r_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12649 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [5] -> \thedesign.sdrami.r_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12650 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [6] -> \thedesign.sdrami.r_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12651 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [7] -> \thedesign.sdrami.r_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12654 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [10] -> \thedesign.sdrami.r_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12655 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [11] -> \thedesign.sdrami.r_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12656 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [12] -> \thedesign.sdrami.r_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12657 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [13] -> \thedesign.sdrami.r_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12658 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [14] -> \thedesign.sdrami.r_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12659 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [15] -> \thedesign.sdrami.r_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12660 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [16] -> \thedesign.sdrami.r_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12661 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [17] -> \thedesign.sdrami.r_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12662 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [18] -> \thedesign.sdrami.r_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12663 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [19] -> \thedesign.sdrami.r_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12664 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [20] -> \thedesign.sdrami.r_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12665 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [21] -> \thedesign.sdrami.r_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12666 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_addr[22:0] [22] -> \thedesign.sdrami.r_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12667 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_we[0:0] -> \thedesign.sdrami.r_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12668 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\r_pending[0:0] -> \thedesign.sdrami.r_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12708 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\clocks_til_idle[2:0] [0] -> \thedesign.sdrami.clocks_til_idle [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12709 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\clocks_til_idle[2:0] [1] -> \thedesign.sdrami.clocks_til_idle [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12710 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\clocks_til_idle[2:0] [2] -> \thedesign.sdrami.clocks_til_idle [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12719 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [0] -> \thedesign.sdrami.o_ram_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12720 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [1] -> \thedesign.sdrami.o_ram_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12721 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [2] -> \thedesign.sdrami.o_ram_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12722 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [3] -> \thedesign.sdrami.o_ram_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12723 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [4] -> \thedesign.sdrami.o_ram_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12724 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [5] -> \thedesign.sdrami.o_ram_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12725 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [6] -> \thedesign.sdrami.o_ram_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12726 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [7] -> \thedesign.sdrami.o_ram_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12727 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [8] -> \thedesign.sdrami.o_ram_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12728 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [9] -> \thedesign.sdrami.o_ram_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12729 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [10] -> \thedesign.sdrami.o_ram_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12730 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [11] -> \thedesign.sdrami.o_ram_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12731 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_addr[12:0] [12] -> \thedesign.sdrami.o_ram_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12732 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_bs[1:0] [0] -> \thedesign.sdrami.o_ram_bs [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12733 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\o_ram_bs[1:0] [1] -> \thedesign.sdrami.o_ram_bs [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12738 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [0] -> \thedesign.sdrami.startup_idle [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12739 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [1] -> \thedesign.sdrami.startup_idle [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12740 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [2] -> \thedesign.sdrami.startup_idle [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12741 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [3] -> \thedesign.sdrami.startup_idle [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12742 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [4] -> \thedesign.sdrami.startup_idle [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12743 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [5] -> \thedesign.sdrami.startup_idle [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12744 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [6] -> \thedesign.sdrami.startup_idle [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12745 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [7] -> \thedesign.sdrami.startup_idle [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12746 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [8] -> \thedesign.sdrami.startup_idle [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12747 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [9] -> \thedesign.sdrami.startup_idle [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12748 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [10] -> \thedesign.sdrami.startup_idle [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12749 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [11] -> \thedesign.sdrami.startup_idle [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12750 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [12] -> \thedesign.sdrami.startup_idle [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12751 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [13] -> \thedesign.sdrami.startup_idle [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12752 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [14] -> \thedesign.sdrami.startup_idle [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12753 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\startup_idle[15:0] [15] -> \thedesign.sdrami.startup_idle [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12771 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_ram_dmod[0:0] -> \thedesign.sdrami.m_ram_dmod.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12772 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_ram_we_n[0:0] -> \thedesign.sdrami.m_ram_we_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12773 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_ram_cas_n[0:0] -> \thedesign.sdrami.m_ram_cas_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12774 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_ram_ras_n[0:0] -> \thedesign.sdrami.m_ram_ras_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12775 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_ram_cs_n[0:0] -> \thedesign.sdrami.m_ram_cs_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12776 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\maintenance_mode[0:0] -> \thedesign.sdrami.maintenance_mode.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12777 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_state[1:0] [0] -> \thedesign.sdrami.m_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12778 to $_DFFE_PP_ for $techmap\thedesign.sdrami.$0\m_state[1:0] [1] -> \thedesign.sdrami.m_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13791 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\br_holdoff[3:0] [0] -> \thedesign.sdramscopei.br_holdoff [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13792 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\br_holdoff[3:0] [1] -> \thedesign.sdramscopei.br_holdoff [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13793 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\br_holdoff[3:0] [2] -> \thedesign.sdramscopei.br_holdoff [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13794 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\br_holdoff[3:0] [3] -> \thedesign.sdramscopei.br_holdoff [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13795 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\br_config[2:0] [0] -> \thedesign.sdramscopei.br_config [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13796 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\br_config[2:0] [1] -> \thedesign.sdramscopei.br_config [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13798 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\dr_triggered[0:0] -> \thedesign.sdramscopei.dr_triggered.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13799 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\counter[3:0] [0] -> \thedesign.sdramscopei.counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13800 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\counter[3:0] [1] -> \thedesign.sdramscopei.counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13801 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\counter[3:0] [2] -> \thedesign.sdramscopei.counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13802 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\counter[3:0] [3] -> \thedesign.sdramscopei.counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13804 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\waddr[3:0] [0] -> \thedesign.sdramscopei.waddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13805 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\waddr[3:0] [1] -> \thedesign.sdramscopei.waddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13806 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\waddr[3:0] [2] -> \thedesign.sdramscopei.waddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13807 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\waddr[3:0] [3] -> \thedesign.sdramscopei.waddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13808 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\dr_primed[0:0] -> \thedesign.sdramscopei.dr_primed.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13814 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\raddr[3:0] [0] -> \thedesign.sdramscopei.raddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13815 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\raddr[3:0] [1] -> \thedesign.sdramscopei.raddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13816 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\raddr[3:0] [2] -> \thedesign.sdramscopei.raddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13817 to $_DFFE_PP_ for $techmap\thedesign.sdramscopei.$0\raddr[3:0] [3] -> \thedesign.sdramscopei.raddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14550 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\cmd_loaded[0:0] -> \thedesign.genbus.packxi.cmd_loaded.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14552 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [0] -> \thedesign.genbus.packxi.r_word [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14553 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [1] -> \thedesign.genbus.packxi.r_word [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14554 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [2] -> \thedesign.genbus.packxi.r_word [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14555 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [3] -> \thedesign.genbus.packxi.r_word [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14556 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [4] -> \thedesign.genbus.packxi.r_word [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14557 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [5] -> \thedesign.genbus.packxi.r_word [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14558 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [6] -> \thedesign.genbus.packxi.r_word [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14559 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [7] -> \thedesign.genbus.packxi.r_word [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14560 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [8] -> \thedesign.genbus.packxi.r_word [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14561 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [9] -> \thedesign.genbus.packxi.r_word [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14562 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [10] -> \thedesign.genbus.packxi.r_word [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14563 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [11] -> \thedesign.genbus.packxi.r_word [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14564 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [12] -> \thedesign.genbus.packxi.r_word [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14565 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [13] -> \thedesign.genbus.packxi.r_word [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14566 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [14] -> \thedesign.genbus.packxi.r_word [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14567 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [15] -> \thedesign.genbus.packxi.r_word [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14568 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [16] -> \thedesign.genbus.packxi.r_word [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14569 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [17] -> \thedesign.genbus.packxi.r_word [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14570 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [18] -> \thedesign.genbus.packxi.r_word [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14571 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [19] -> \thedesign.genbus.packxi.r_word [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14572 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [20] -> \thedesign.genbus.packxi.r_word [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14573 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [21] -> \thedesign.genbus.packxi.r_word [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14574 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [22] -> \thedesign.genbus.packxi.r_word [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14575 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [23] -> \thedesign.genbus.packxi.r_word [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14576 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [24] -> \thedesign.genbus.packxi.r_word [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14577 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [25] -> \thedesign.genbus.packxi.r_word [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14578 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [26] -> \thedesign.genbus.packxi.r_word [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14579 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [27] -> \thedesign.genbus.packxi.r_word [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14580 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [28] -> \thedesign.genbus.packxi.r_word [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14581 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [29] -> \thedesign.genbus.packxi.r_word [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14582 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [30] -> \thedesign.genbus.packxi.r_word [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14583 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [31] -> \thedesign.genbus.packxi.r_word [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14584 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [32] -> \thedesign.genbus.packxi.r_word [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14585 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\r_word[33:0] [33] -> \thedesign.genbus.packxi.r_word [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14586 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [0] -> \thedesign.genbus.packxi.o_pck_word [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14587 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [1] -> \thedesign.genbus.packxi.o_pck_word [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14588 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [2] -> \thedesign.genbus.packxi.o_pck_word [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14589 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [3] -> \thedesign.genbus.packxi.o_pck_word [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14590 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [4] -> \thedesign.genbus.packxi.o_pck_word [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14591 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [5] -> \thedesign.genbus.packxi.o_pck_word [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14592 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [6] -> \thedesign.genbus.packxi.o_pck_word [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14593 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [7] -> \thedesign.genbus.packxi.o_pck_word [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14594 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [8] -> \thedesign.genbus.packxi.o_pck_word [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14595 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [9] -> \thedesign.genbus.packxi.o_pck_word [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14596 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [10] -> \thedesign.genbus.packxi.o_pck_word [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14597 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [11] -> \thedesign.genbus.packxi.o_pck_word [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14598 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [12] -> \thedesign.genbus.packxi.o_pck_word [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14599 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [13] -> \thedesign.genbus.packxi.o_pck_word [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14600 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [14] -> \thedesign.genbus.packxi.o_pck_word [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14601 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [15] -> \thedesign.genbus.packxi.o_pck_word [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14602 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [16] -> \thedesign.genbus.packxi.o_pck_word [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14603 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [17] -> \thedesign.genbus.packxi.o_pck_word [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14604 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [18] -> \thedesign.genbus.packxi.o_pck_word [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14605 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [19] -> \thedesign.genbus.packxi.o_pck_word [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14606 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [20] -> \thedesign.genbus.packxi.o_pck_word [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14607 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [21] -> \thedesign.genbus.packxi.o_pck_word [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14608 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [22] -> \thedesign.genbus.packxi.o_pck_word [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14609 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [23] -> \thedesign.genbus.packxi.o_pck_word [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14610 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [24] -> \thedesign.genbus.packxi.o_pck_word [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14611 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [25] -> \thedesign.genbus.packxi.o_pck_word [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14612 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [26] -> \thedesign.genbus.packxi.o_pck_word [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14613 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [27] -> \thedesign.genbus.packxi.o_pck_word [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14614 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [28] -> \thedesign.genbus.packxi.o_pck_word [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14615 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [29] -> \thedesign.genbus.packxi.o_pck_word [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14616 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [30] -> \thedesign.genbus.packxi.o_pck_word [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14617 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [31] -> \thedesign.genbus.packxi.o_pck_word [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14618 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [32] -> \thedesign.genbus.packxi.o_pck_word [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14619 to $_DFFE_PP_ for $techmap\thedesign.genbus.packxi.$0\o_pck_word[33:0] [33] -> \thedesign.genbus.packxi.o_pck_word [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14816 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_cyc[0:0] -> \thedesign.genbus.wbexec.o_wb_cyc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14817 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_we[0:0] -> \thedesign.genbus.wbexec.o_wb_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14818 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\inc[0:0] -> \thedesign.genbus.wbexec.inc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14820 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [0] -> \thedesign.genbus.wbexec.o_wb_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14821 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [1] -> \thedesign.genbus.wbexec.o_wb_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14822 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [2] -> \thedesign.genbus.wbexec.o_wb_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14823 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [3] -> \thedesign.genbus.wbexec.o_wb_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14824 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [4] -> \thedesign.genbus.wbexec.o_wb_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14825 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [5] -> \thedesign.genbus.wbexec.o_wb_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14826 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [6] -> \thedesign.genbus.wbexec.o_wb_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14827 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [7] -> \thedesign.genbus.wbexec.o_wb_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14828 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [8] -> \thedesign.genbus.wbexec.o_wb_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14829 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [9] -> \thedesign.genbus.wbexec.o_wb_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14830 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [10] -> \thedesign.genbus.wbexec.o_wb_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14831 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [11] -> \thedesign.genbus.wbexec.o_wb_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14832 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [12] -> \thedesign.genbus.wbexec.o_wb_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14833 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [13] -> \thedesign.genbus.wbexec.o_wb_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14834 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [14] -> \thedesign.genbus.wbexec.o_wb_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14835 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [15] -> \thedesign.genbus.wbexec.o_wb_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14836 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [16] -> \thedesign.genbus.wbexec.o_wb_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14837 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [17] -> \thedesign.genbus.wbexec.o_wb_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14838 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [18] -> \thedesign.genbus.wbexec.o_wb_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14839 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [19] -> \thedesign.genbus.wbexec.o_wb_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14840 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [20] -> \thedesign.genbus.wbexec.o_wb_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14841 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [21] -> \thedesign.genbus.wbexec.o_wb_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14842 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [22] -> \thedesign.genbus.wbexec.o_wb_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14843 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [23] -> \thedesign.genbus.wbexec.o_wb_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14844 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [24] -> \thedesign.genbus.wbexec.o_wb_addr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14845 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [25] -> \thedesign.genbus.wbexec.o_wb_addr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14846 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [26] -> \thedesign.genbus.wbexec.o_wb_addr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14847 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [27] -> \thedesign.genbus.wbexec.o_wb_addr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14848 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [28] -> \thedesign.genbus.wbexec.o_wb_addr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14849 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_addr[29:0] [29] -> \thedesign.genbus.wbexec.o_wb_addr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14850 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [0] -> \thedesign.genbus.wbexec.o_wb_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14851 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [1] -> \thedesign.genbus.wbexec.o_wb_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14852 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [2] -> \thedesign.genbus.wbexec.o_wb_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14853 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [3] -> \thedesign.genbus.wbexec.o_wb_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14854 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [4] -> \thedesign.genbus.wbexec.o_wb_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14855 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [5] -> \thedesign.genbus.wbexec.o_wb_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14856 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [6] -> \thedesign.genbus.wbexec.o_wb_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14857 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [7] -> \thedesign.genbus.wbexec.o_wb_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14858 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [8] -> \thedesign.genbus.wbexec.o_wb_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14859 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [9] -> \thedesign.genbus.wbexec.o_wb_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14860 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [10] -> \thedesign.genbus.wbexec.o_wb_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14861 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [11] -> \thedesign.genbus.wbexec.o_wb_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14862 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [12] -> \thedesign.genbus.wbexec.o_wb_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14863 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [13] -> \thedesign.genbus.wbexec.o_wb_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14864 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [14] -> \thedesign.genbus.wbexec.o_wb_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14865 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [15] -> \thedesign.genbus.wbexec.o_wb_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14866 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [16] -> \thedesign.genbus.wbexec.o_wb_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14867 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [17] -> \thedesign.genbus.wbexec.o_wb_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14868 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [18] -> \thedesign.genbus.wbexec.o_wb_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14869 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [19] -> \thedesign.genbus.wbexec.o_wb_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14870 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [20] -> \thedesign.genbus.wbexec.o_wb_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14871 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [21] -> \thedesign.genbus.wbexec.o_wb_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14872 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [22] -> \thedesign.genbus.wbexec.o_wb_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14873 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [23] -> \thedesign.genbus.wbexec.o_wb_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14874 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [24] -> \thedesign.genbus.wbexec.o_wb_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14875 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [25] -> \thedesign.genbus.wbexec.o_wb_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14876 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [26] -> \thedesign.genbus.wbexec.o_wb_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14877 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [27] -> \thedesign.genbus.wbexec.o_wb_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14878 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [28] -> \thedesign.genbus.wbexec.o_wb_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14879 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [29] -> \thedesign.genbus.wbexec.o_wb_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14880 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [30] -> \thedesign.genbus.wbexec.o_wb_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14881 to $_DFFE_PP_ for $techmap\thedesign.genbus.wbexec.$0\o_wb_data[31:0] [31] -> \thedesign.genbus.wbexec.o_wb_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15240 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_flag_B[0:0] -> \thedesign.swic.thecpu.pre_rewrite_flag_B.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15241 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_flag_A[0:0] -> \thedesign.swic.thecpu.pre_rewrite_flag_A.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15242 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [0] -> \thedesign.swic.thecpu.pre_rewrite_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15243 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [1] -> \thedesign.swic.thecpu.pre_rewrite_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15244 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [2] -> \thedesign.swic.thecpu.pre_rewrite_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15245 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [3] -> \thedesign.swic.thecpu.pre_rewrite_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15246 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [4] -> \thedesign.swic.thecpu.pre_rewrite_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15247 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [5] -> \thedesign.swic.thecpu.pre_rewrite_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15248 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [6] -> \thedesign.swic.thecpu.pre_rewrite_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15249 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [7] -> \thedesign.swic.thecpu.pre_rewrite_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15250 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [8] -> \thedesign.swic.thecpu.pre_rewrite_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15251 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [9] -> \thedesign.swic.thecpu.pre_rewrite_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15252 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [10] -> \thedesign.swic.thecpu.pre_rewrite_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15253 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [11] -> \thedesign.swic.thecpu.pre_rewrite_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15254 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [12] -> \thedesign.swic.thecpu.pre_rewrite_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15255 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [13] -> \thedesign.swic.thecpu.pre_rewrite_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15256 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [14] -> \thedesign.swic.thecpu.pre_rewrite_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15257 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [15] -> \thedesign.swic.thecpu.pre_rewrite_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15258 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [16] -> \thedesign.swic.thecpu.pre_rewrite_value [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15259 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [17] -> \thedesign.swic.thecpu.pre_rewrite_value [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15260 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [18] -> \thedesign.swic.thecpu.pre_rewrite_value [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15261 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [19] -> \thedesign.swic.thecpu.pre_rewrite_value [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15262 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [20] -> \thedesign.swic.thecpu.pre_rewrite_value [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15263 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [21] -> \thedesign.swic.thecpu.pre_rewrite_value [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15264 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [22] -> \thedesign.swic.thecpu.pre_rewrite_value [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15265 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [23] -> \thedesign.swic.thecpu.pre_rewrite_value [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15266 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [24] -> \thedesign.swic.thecpu.pre_rewrite_value [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15267 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [25] -> \thedesign.swic.thecpu.pre_rewrite_value [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15268 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [26] -> \thedesign.swic.thecpu.pre_rewrite_value [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15269 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [27] -> \thedesign.swic.thecpu.pre_rewrite_value [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15270 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [28] -> \thedesign.swic.thecpu.pre_rewrite_value [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15271 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [29] -> \thedesign.swic.thecpu.pre_rewrite_value [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15272 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [30] -> \thedesign.swic.thecpu.pre_rewrite_value [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15273 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pre_rewrite_value[31:0] [31] -> \thedesign.swic.thecpu.pre_rewrite_value [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15345 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\op_valid_div[0:0] -> \thedesign.swic.thecpu.op_valid_div.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15346 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\op_valid_alu[0:0] -> \thedesign.swic.thecpu.op_valid_alu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15347 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\op_valid_mem[0:0] -> \thedesign.swic.thecpu.op_valid_mem.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15348 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\op_valid[0:0] -> \thedesign.swic.thecpu.op_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15349 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\r_op_break[0:0] -> \thedesign.swic.thecpu.r_op_break.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15350 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\op_illegal[0:0] -> \thedesign.swic.thecpu.op_illegal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15386 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\r_alu_pc_valid[0:0] -> \thedesign.swic.thecpu.r_alu_pc_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15388 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\flags[3:0] [0] -> \thedesign.swic.thecpu.flags [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15389 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\flags[3:0] [1] -> \thedesign.swic.thecpu.flags [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15390 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\flags[3:0] [2] -> \thedesign.swic.thecpu.flags [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15391 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\flags[3:0] [3] -> \thedesign.swic.thecpu.flags [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15392 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\iflags[3:0] [0] -> \thedesign.swic.thecpu.iflags [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15393 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\iflags[3:0] [1] -> \thedesign.swic.thecpu.iflags [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15394 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\iflags[3:0] [2] -> \thedesign.swic.thecpu.iflags [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15395 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\iflags[3:0] [3] -> \thedesign.swic.thecpu.iflags [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15396 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\break_en[0:0] -> \thedesign.swic.thecpu.break_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15397 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\step[0:0] -> \thedesign.swic.thecpu.step.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15398 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ill_err_i[0:0] -> \thedesign.swic.thecpu.ill_err_i.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15399 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ibus_err_flag[0:0] -> \thedesign.swic.thecpu.ibus_err_flag.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15402 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [2] -> \thedesign.swic.thecpu.ipc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15403 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [3] -> \thedesign.swic.thecpu.ipc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15404 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [4] -> \thedesign.swic.thecpu.ipc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15405 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [5] -> \thedesign.swic.thecpu.ipc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15406 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [6] -> \thedesign.swic.thecpu.ipc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15407 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [7] -> \thedesign.swic.thecpu.ipc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15408 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [8] -> \thedesign.swic.thecpu.ipc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15409 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [9] -> \thedesign.swic.thecpu.ipc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15410 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [10] -> \thedesign.swic.thecpu.ipc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15411 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [11] -> \thedesign.swic.thecpu.ipc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15412 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [12] -> \thedesign.swic.thecpu.ipc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15413 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [13] -> \thedesign.swic.thecpu.ipc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15414 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [14] -> \thedesign.swic.thecpu.ipc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15415 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [15] -> \thedesign.swic.thecpu.ipc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15416 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [16] -> \thedesign.swic.thecpu.ipc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15417 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [17] -> \thedesign.swic.thecpu.ipc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15418 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [18] -> \thedesign.swic.thecpu.ipc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15419 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [19] -> \thedesign.swic.thecpu.ipc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15420 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [20] -> \thedesign.swic.thecpu.ipc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15421 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [21] -> \thedesign.swic.thecpu.ipc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15422 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [22] -> \thedesign.swic.thecpu.ipc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15423 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [23] -> \thedesign.swic.thecpu.ipc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15424 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\ipc[24:0] [24] -> \thedesign.swic.thecpu.ipc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15427 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [2] -> \thedesign.swic.thecpu.pf_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15428 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [3] -> \thedesign.swic.thecpu.pf_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15429 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [4] -> \thedesign.swic.thecpu.pf_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15430 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [5] -> \thedesign.swic.thecpu.pf_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15431 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [6] -> \thedesign.swic.thecpu.pf_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15432 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [7] -> \thedesign.swic.thecpu.pf_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15433 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [8] -> \thedesign.swic.thecpu.pf_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15434 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [9] -> \thedesign.swic.thecpu.pf_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15435 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [10] -> \thedesign.swic.thecpu.pf_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15436 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [11] -> \thedesign.swic.thecpu.pf_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15437 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [12] -> \thedesign.swic.thecpu.pf_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15438 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [13] -> \thedesign.swic.thecpu.pf_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15439 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [14] -> \thedesign.swic.thecpu.pf_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15440 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [15] -> \thedesign.swic.thecpu.pf_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15441 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [16] -> \thedesign.swic.thecpu.pf_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15442 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [17] -> \thedesign.swic.thecpu.pf_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15443 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [18] -> \thedesign.swic.thecpu.pf_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15444 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [19] -> \thedesign.swic.thecpu.pf_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15445 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [20] -> \thedesign.swic.thecpu.pf_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15446 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [21] -> \thedesign.swic.thecpu.pf_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15447 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [22] -> \thedesign.swic.thecpu.pf_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15448 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [23] -> \thedesign.swic.thecpu.pf_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15449 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\pf_pc[24:0] [24] -> \thedesign.swic.thecpu.pf_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15457 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\OPT_CIS_OP_PHASE.r_op_phase[0:0] -> \thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15460 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\GEN_ALU_PHASE.r_alu_phase[0:0] -> \thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15468 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\sleep[0:0] -> \thedesign.swic.thecpu.sleep.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15469 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\GEN_PENDING_INTERRUPT.r_pending_interrupt[0:0] -> \thedesign.swic.thecpu.GEN_PENDING_INTERRUPT.r_pending_interrupt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15470 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_GIE.r_gie[0:0] -> \thedesign.swic.thecpu.SET_GIE.r_gie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15471 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_TRAP_N_UBREAK.r_trap[0:0] -> \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15472 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_TRAP_N_UBREAK.r_ubreak[0:0] -> \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15473 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_ILLEGAL_INSN.r_ill_err_u[0:0] -> \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15474 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_BUSERR.r_ubus_err_flag[0:0] -> \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15475 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\DIVERR.r_idiv_err_flag[0:0] -> \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15476 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\DIVERR.r_udiv_err_flag[0:0] -> \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15477 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\GEN_IHALT_PHASE.r_ihalt_phase[0:0] -> \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15478 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\GEN_UHALT_PHASE.r_uhalt_phase[0:0] -> \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15481 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [2] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15482 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [3] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15483 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [4] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15484 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [5] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15485 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [6] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15486 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [7] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15487 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [8] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15488 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [9] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15489 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [10] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15490 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [11] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15491 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [12] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15492 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [13] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15493 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [14] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15494 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [15] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15495 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [16] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15496 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [17] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15497 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [18] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15498 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [19] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15499 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [20] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15500 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [21] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15501 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [22] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15502 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [23] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$15503 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.$0\SET_USER_PC.r_upc[24:0] [24] -> \thedesign.swic.thecpu.SET_USER_PC.r_upc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16989 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\int_state[0:0] -> \thedesign.genbus.addints.int_state.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16990 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\pending_interrupt[0:0] -> \thedesign.genbus.addints.pending_interrupt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16991 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\loaded[0:0] -> \thedesign.genbus.addints.loaded.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16992 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_stb[0:0] -> \thedesign.genbus.addints.o_int_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16993 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\int_loaded[0:0] -> \thedesign.genbus.addints.int_loaded.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16994 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [0] -> \thedesign.genbus.addints.o_int_word [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16995 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [1] -> \thedesign.genbus.addints.o_int_word [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16996 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [2] -> \thedesign.genbus.addints.o_int_word [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16997 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [3] -> \thedesign.genbus.addints.o_int_word [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16998 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [4] -> \thedesign.genbus.addints.o_int_word [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$16999 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [5] -> \thedesign.genbus.addints.o_int_word [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17000 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [6] -> \thedesign.genbus.addints.o_int_word [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17001 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [7] -> \thedesign.genbus.addints.o_int_word [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17002 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [8] -> \thedesign.genbus.addints.o_int_word [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17003 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [9] -> \thedesign.genbus.addints.o_int_word [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17004 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [10] -> \thedesign.genbus.addints.o_int_word [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17005 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [11] -> \thedesign.genbus.addints.o_int_word [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17006 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [12] -> \thedesign.genbus.addints.o_int_word [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17007 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [13] -> \thedesign.genbus.addints.o_int_word [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17008 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [14] -> \thedesign.genbus.addints.o_int_word [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17009 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [15] -> \thedesign.genbus.addints.o_int_word [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17010 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [16] -> \thedesign.genbus.addints.o_int_word [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17011 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [17] -> \thedesign.genbus.addints.o_int_word [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17012 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [18] -> \thedesign.genbus.addints.o_int_word [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17013 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [19] -> \thedesign.genbus.addints.o_int_word [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17014 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [20] -> \thedesign.genbus.addints.o_int_word [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17015 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [21] -> \thedesign.genbus.addints.o_int_word [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17016 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [22] -> \thedesign.genbus.addints.o_int_word [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17017 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [23] -> \thedesign.genbus.addints.o_int_word [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17018 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [24] -> \thedesign.genbus.addints.o_int_word [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17019 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [25] -> \thedesign.genbus.addints.o_int_word [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17020 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [26] -> \thedesign.genbus.addints.o_int_word [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17021 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [27] -> \thedesign.genbus.addints.o_int_word [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17022 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [28] -> \thedesign.genbus.addints.o_int_word [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17023 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [29] -> \thedesign.genbus.addints.o_int_word [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17024 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [30] -> \thedesign.genbus.addints.o_int_word [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17025 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [31] -> \thedesign.genbus.addints.o_int_word [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17026 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [32] -> \thedesign.genbus.addints.o_int_word [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17027 to $_DFFE_PP_ for $techmap\thedesign.genbus.addints.$0\o_int_word[33:0] [33] -> \thedesign.genbus.addints.o_int_word [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17158 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_stb[0:0] -> \thedesign.genbus.addidles.o_idl_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17159 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [0] -> \thedesign.genbus.addidles.o_idl_word [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17160 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [1] -> \thedesign.genbus.addidles.o_idl_word [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17161 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [2] -> \thedesign.genbus.addidles.o_idl_word [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17162 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [3] -> \thedesign.genbus.addidles.o_idl_word [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17163 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [4] -> \thedesign.genbus.addidles.o_idl_word [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17164 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [5] -> \thedesign.genbus.addidles.o_idl_word [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17165 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [6] -> \thedesign.genbus.addidles.o_idl_word [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17166 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [7] -> \thedesign.genbus.addidles.o_idl_word [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17167 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [8] -> \thedesign.genbus.addidles.o_idl_word [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17168 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [9] -> \thedesign.genbus.addidles.o_idl_word [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17169 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [10] -> \thedesign.genbus.addidles.o_idl_word [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17170 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [11] -> \thedesign.genbus.addidles.o_idl_word [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17171 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [12] -> \thedesign.genbus.addidles.o_idl_word [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17172 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [13] -> \thedesign.genbus.addidles.o_idl_word [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17173 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [14] -> \thedesign.genbus.addidles.o_idl_word [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17174 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [15] -> \thedesign.genbus.addidles.o_idl_word [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17175 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [16] -> \thedesign.genbus.addidles.o_idl_word [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17176 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [17] -> \thedesign.genbus.addidles.o_idl_word [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17177 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [18] -> \thedesign.genbus.addidles.o_idl_word [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17178 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [19] -> \thedesign.genbus.addidles.o_idl_word [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17179 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [20] -> \thedesign.genbus.addidles.o_idl_word [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17180 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [21] -> \thedesign.genbus.addidles.o_idl_word [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17181 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [22] -> \thedesign.genbus.addidles.o_idl_word [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17182 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [23] -> \thedesign.genbus.addidles.o_idl_word [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17183 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [24] -> \thedesign.genbus.addidles.o_idl_word [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17184 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [25] -> \thedesign.genbus.addidles.o_idl_word [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17185 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [26] -> \thedesign.genbus.addidles.o_idl_word [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17186 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [27] -> \thedesign.genbus.addidles.o_idl_word [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17187 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [28] -> \thedesign.genbus.addidles.o_idl_word [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17188 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [29] -> \thedesign.genbus.addidles.o_idl_word [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17189 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [30] -> \thedesign.genbus.addidles.o_idl_word [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17190 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [31] -> \thedesign.genbus.addidles.o_idl_word [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17191 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [32] -> \thedesign.genbus.addidles.o_idl_word [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17192 to $_DFFE_PP_ for $techmap\thedesign.genbus.addidles.$0\o_idl_word[33:0] [33] -> \thedesign.genbus.addidles.o_idl_word [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17307 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_len[3:0] [0] -> \thedesign.genbus.unpackx.r_len [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17308 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_len[3:0] [1] -> \thedesign.genbus.unpackx.r_len [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17309 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_len[3:0] [2] -> \thedesign.genbus.unpackx.r_len [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17310 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_len[3:0] [3] -> \thedesign.genbus.unpackx.r_len [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17311 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\o_dw_stb[0:0] -> \thedesign.genbus.unpackx.o_dw_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17312 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [0] -> \thedesign.genbus.unpackx.r_word [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17313 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [1] -> \thedesign.genbus.unpackx.r_word [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17314 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [2] -> \thedesign.genbus.unpackx.r_word [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17315 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [3] -> \thedesign.genbus.unpackx.r_word [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17316 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [4] -> \thedesign.genbus.unpackx.r_word [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17317 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [5] -> \thedesign.genbus.unpackx.r_word [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17318 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [6] -> \thedesign.genbus.unpackx.r_word [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17319 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [7] -> \thedesign.genbus.unpackx.r_word [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17320 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [8] -> \thedesign.genbus.unpackx.r_word [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17321 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [9] -> \thedesign.genbus.unpackx.r_word [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17322 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [10] -> \thedesign.genbus.unpackx.r_word [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17323 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [11] -> \thedesign.genbus.unpackx.r_word [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17324 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [12] -> \thedesign.genbus.unpackx.r_word [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17325 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [13] -> \thedesign.genbus.unpackx.r_word [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17326 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [14] -> \thedesign.genbus.unpackx.r_word [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17327 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [15] -> \thedesign.genbus.unpackx.r_word [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17328 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [16] -> \thedesign.genbus.unpackx.r_word [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17329 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [17] -> \thedesign.genbus.unpackx.r_word [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17330 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [18] -> \thedesign.genbus.unpackx.r_word [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17331 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [19] -> \thedesign.genbus.unpackx.r_word [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17332 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [20] -> \thedesign.genbus.unpackx.r_word [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17333 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [21] -> \thedesign.genbus.unpackx.r_word [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17334 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [22] -> \thedesign.genbus.unpackx.r_word [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17335 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [23] -> \thedesign.genbus.unpackx.r_word [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17336 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [24] -> \thedesign.genbus.unpackx.r_word [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17337 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [25] -> \thedesign.genbus.unpackx.r_word [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17338 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [26] -> \thedesign.genbus.unpackx.r_word [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17339 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [27] -> \thedesign.genbus.unpackx.r_word [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17340 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [28] -> \thedesign.genbus.unpackx.r_word [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17341 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [29] -> \thedesign.genbus.unpackx.r_word [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17342 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [30] -> \thedesign.genbus.unpackx.r_word [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17343 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\r_word[31:0] [31] -> \thedesign.genbus.unpackx.r_word [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17344 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\o_dw_bits[4:0] [0] -> \thedesign.genbus.unpackx.o_dw_bits [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17345 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\o_dw_bits[4:0] [1] -> \thedesign.genbus.unpackx.o_dw_bits [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17346 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\o_dw_bits[4:0] [2] -> \thedesign.genbus.unpackx.o_dw_bits [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17347 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\o_dw_bits[4:0] [3] -> \thedesign.genbus.unpackx.o_dw_bits [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17348 to $_DFFE_PP_ for $techmap\thedesign.genbus.unpackx.$0\o_dw_bits[4:0] [4] -> \thedesign.genbus.unpackx.o_dw_bits [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17468 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_stb[0:0] -> \thedesign.genbus.genhex.o_gx_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17469 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [0] -> \thedesign.genbus.genhex.o_gx_char [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17470 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [1] -> \thedesign.genbus.genhex.o_gx_char [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17471 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [2] -> \thedesign.genbus.genhex.o_gx_char [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17472 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [3] -> \thedesign.genbus.genhex.o_gx_char [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17473 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [4] -> \thedesign.genbus.genhex.o_gx_char [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17474 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [5] -> \thedesign.genbus.genhex.o_gx_char [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17475 to $_DFFE_PP_ for $techmap\thedesign.genbus.genhex.$0\o_gx_char[6:0] [6] -> \thedesign.genbus.genhex.o_gx_char [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17946 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\cr_state[0:0] -> \thedesign.genbus.addnl.cr_state.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17947 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\last_cr[0:0] -> \thedesign.genbus.addnl.last_cr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17948 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [0] -> \thedesign.genbus.addnl.o_nl_byte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17949 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [1] -> \thedesign.genbus.addnl.o_nl_byte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17950 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [2] -> \thedesign.genbus.addnl.o_nl_byte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17951 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [3] -> \thedesign.genbus.addnl.o_nl_byte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17952 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [4] -> \thedesign.genbus.addnl.o_nl_byte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17953 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [5] -> \thedesign.genbus.addnl.o_nl_byte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17954 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_byte[6:0] [6] -> \thedesign.genbus.addnl.o_nl_byte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17955 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\o_nl_stb[0:0] -> \thedesign.genbus.addnl.o_nl_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17956 to $_DFFE_PP_ for $techmap\thedesign.genbus.addnl.$0\loaded[0:0] -> \thedesign.genbus.addnl.loaded.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18036 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_stb[0:0] -> \thedesign.swic.thecpu.pf.o_wb_stb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18038 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\inflight[1:0] [0] -> \thedesign.swic.thecpu.pf.inflight [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18039 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\inflight[1:0] [1] -> \thedesign.swic.thecpu.pf.inflight [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18040 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\invalid_bus_cycle[0:0] -> \thedesign.swic.thecpu.pf.invalid_bus_cycle.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18041 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [0] -> \thedesign.swic.thecpu.pf.o_wb_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18042 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [1] -> \thedesign.swic.thecpu.pf.o_wb_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18043 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [2] -> \thedesign.swic.thecpu.pf.o_wb_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18044 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [3] -> \thedesign.swic.thecpu.pf.o_wb_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18045 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [4] -> \thedesign.swic.thecpu.pf.o_wb_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18046 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [5] -> \thedesign.swic.thecpu.pf.o_wb_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18047 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [6] -> \thedesign.swic.thecpu.pf.o_wb_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18048 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [7] -> \thedesign.swic.thecpu.pf.o_wb_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18049 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [8] -> \thedesign.swic.thecpu.pf.o_wb_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18050 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [9] -> \thedesign.swic.thecpu.pf.o_wb_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18051 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [10] -> \thedesign.swic.thecpu.pf.o_wb_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18052 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [11] -> \thedesign.swic.thecpu.pf.o_wb_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18053 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [12] -> \thedesign.swic.thecpu.pf.o_wb_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18054 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [13] -> \thedesign.swic.thecpu.pf.o_wb_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18055 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [14] -> \thedesign.swic.thecpu.pf.o_wb_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18056 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [15] -> \thedesign.swic.thecpu.pf.o_wb_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18057 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [16] -> \thedesign.swic.thecpu.pf.o_wb_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18058 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [17] -> \thedesign.swic.thecpu.pf.o_wb_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18059 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [18] -> \thedesign.swic.thecpu.pf.o_wb_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18060 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [19] -> \thedesign.swic.thecpu.pf.o_wb_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18061 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [20] -> \thedesign.swic.thecpu.pf.o_wb_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18062 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [21] -> \thedesign.swic.thecpu.pf.o_wb_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18063 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_wb_addr[22:0] [22] -> \thedesign.swic.thecpu.pf.o_wb_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18064 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_valid[0:0] -> \thedesign.swic.thecpu.pf.o_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18065 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [0] -> \thedesign.swic.thecpu.pf.o_insn [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18066 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [1] -> \thedesign.swic.thecpu.pf.o_insn [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18067 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [2] -> \thedesign.swic.thecpu.pf.o_insn [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18068 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [3] -> \thedesign.swic.thecpu.pf.o_insn [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18069 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [4] -> \thedesign.swic.thecpu.pf.o_insn [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18070 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [5] -> \thedesign.swic.thecpu.pf.o_insn [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18071 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [6] -> \thedesign.swic.thecpu.pf.o_insn [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18072 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [7] -> \thedesign.swic.thecpu.pf.o_insn [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18073 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [8] -> \thedesign.swic.thecpu.pf.o_insn [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18074 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [9] -> \thedesign.swic.thecpu.pf.o_insn [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18075 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [10] -> \thedesign.swic.thecpu.pf.o_insn [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18076 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [11] -> \thedesign.swic.thecpu.pf.o_insn [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18077 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [12] -> \thedesign.swic.thecpu.pf.o_insn [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18078 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [13] -> \thedesign.swic.thecpu.pf.o_insn [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18079 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [14] -> \thedesign.swic.thecpu.pf.o_insn [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18080 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [15] -> \thedesign.swic.thecpu.pf.o_insn [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18081 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [16] -> \thedesign.swic.thecpu.pf.o_insn [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18082 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [17] -> \thedesign.swic.thecpu.pf.o_insn [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18083 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [18] -> \thedesign.swic.thecpu.pf.o_insn [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18084 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [19] -> \thedesign.swic.thecpu.pf.o_insn [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18085 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [20] -> \thedesign.swic.thecpu.pf.o_insn [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18086 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [21] -> \thedesign.swic.thecpu.pf.o_insn [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18087 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [22] -> \thedesign.swic.thecpu.pf.o_insn [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18088 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [23] -> \thedesign.swic.thecpu.pf.o_insn [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18089 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [24] -> \thedesign.swic.thecpu.pf.o_insn [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18090 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [25] -> \thedesign.swic.thecpu.pf.o_insn [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18091 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [26] -> \thedesign.swic.thecpu.pf.o_insn [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18092 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [27] -> \thedesign.swic.thecpu.pf.o_insn [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18093 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [28] -> \thedesign.swic.thecpu.pf.o_insn [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18094 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [29] -> \thedesign.swic.thecpu.pf.o_insn [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18095 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [30] -> \thedesign.swic.thecpu.pf.o_insn [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18096 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_insn[31:0] [31] -> \thedesign.swic.thecpu.pf.o_insn [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18099 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [2] -> \thedesign.swic.thecpu.pf.o_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18100 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [3] -> \thedesign.swic.thecpu.pf.o_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18101 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [4] -> \thedesign.swic.thecpu.pf.o_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18102 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [5] -> \thedesign.swic.thecpu.pf.o_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18103 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [6] -> \thedesign.swic.thecpu.pf.o_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18104 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [7] -> \thedesign.swic.thecpu.pf.o_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18105 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [8] -> \thedesign.swic.thecpu.pf.o_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18106 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [9] -> \thedesign.swic.thecpu.pf.o_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18107 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [10] -> \thedesign.swic.thecpu.pf.o_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18108 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [11] -> \thedesign.swic.thecpu.pf.o_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18109 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [12] -> \thedesign.swic.thecpu.pf.o_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18110 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [13] -> \thedesign.swic.thecpu.pf.o_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18111 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [14] -> \thedesign.swic.thecpu.pf.o_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18112 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [15] -> \thedesign.swic.thecpu.pf.o_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18113 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [16] -> \thedesign.swic.thecpu.pf.o_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18114 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [17] -> \thedesign.swic.thecpu.pf.o_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18115 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [18] -> \thedesign.swic.thecpu.pf.o_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18116 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [19] -> \thedesign.swic.thecpu.pf.o_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18117 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [20] -> \thedesign.swic.thecpu.pf.o_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18118 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [21] -> \thedesign.swic.thecpu.pf.o_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18119 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [22] -> \thedesign.swic.thecpu.pf.o_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18120 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [23] -> \thedesign.swic.thecpu.pf.o_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18121 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_pc[24:0] [24] -> \thedesign.swic.thecpu.pf.o_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18122 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\o_illegal[0:0] -> \thedesign.swic.thecpu.pf.o_illegal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18123 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_valid[0:0] -> \thedesign.swic.thecpu.pf.cache_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18124 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [0] -> \thedesign.swic.thecpu.pf.cache_word [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18125 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [1] -> \thedesign.swic.thecpu.pf.cache_word [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18126 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [2] -> \thedesign.swic.thecpu.pf.cache_word [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18127 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [3] -> \thedesign.swic.thecpu.pf.cache_word [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18128 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [4] -> \thedesign.swic.thecpu.pf.cache_word [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18129 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [5] -> \thedesign.swic.thecpu.pf.cache_word [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18130 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [6] -> \thedesign.swic.thecpu.pf.cache_word [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18131 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [7] -> \thedesign.swic.thecpu.pf.cache_word [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18132 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [8] -> \thedesign.swic.thecpu.pf.cache_word [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18133 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [9] -> \thedesign.swic.thecpu.pf.cache_word [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18134 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [10] -> \thedesign.swic.thecpu.pf.cache_word [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18135 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [11] -> \thedesign.swic.thecpu.pf.cache_word [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18136 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [12] -> \thedesign.swic.thecpu.pf.cache_word [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18137 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [13] -> \thedesign.swic.thecpu.pf.cache_word [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18138 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [14] -> \thedesign.swic.thecpu.pf.cache_word [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18139 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [15] -> \thedesign.swic.thecpu.pf.cache_word [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18140 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [16] -> \thedesign.swic.thecpu.pf.cache_word [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18141 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [17] -> \thedesign.swic.thecpu.pf.cache_word [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18142 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [18] -> \thedesign.swic.thecpu.pf.cache_word [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18143 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [19] -> \thedesign.swic.thecpu.pf.cache_word [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18144 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [20] -> \thedesign.swic.thecpu.pf.cache_word [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18145 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [21] -> \thedesign.swic.thecpu.pf.cache_word [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18146 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [22] -> \thedesign.swic.thecpu.pf.cache_word [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18147 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [23] -> \thedesign.swic.thecpu.pf.cache_word [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18148 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [24] -> \thedesign.swic.thecpu.pf.cache_word [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18149 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [25] -> \thedesign.swic.thecpu.pf.cache_word [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18150 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [26] -> \thedesign.swic.thecpu.pf.cache_word [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18151 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [27] -> \thedesign.swic.thecpu.pf.cache_word [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18152 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [28] -> \thedesign.swic.thecpu.pf.cache_word [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18153 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [29] -> \thedesign.swic.thecpu.pf.cache_word [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18154 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [30] -> \thedesign.swic.thecpu.pf.cache_word [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18155 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_word[31:0] [31] -> \thedesign.swic.thecpu.pf.cache_word [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18156 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pf.$0\cache_illegal[0:0] -> \thedesign.swic.thecpu.pf.cache_illegal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18449 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.pformem.$0\r_a_owner[0:0] -> \thedesign.swic.thecpu.pformem.r_a_owner.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18503 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_illegal[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_illegal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18505 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [1] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18506 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [2] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18507 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [3] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18508 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [4] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18509 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [5] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18510 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [6] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18511 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [7] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18512 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [8] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18513 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [9] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18514 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [10] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18515 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [11] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18516 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [12] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18517 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [13] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18518 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [14] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18519 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [15] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18520 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [16] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18521 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [17] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18522 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [18] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18523 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [19] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18524 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [20] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18525 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [21] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18526 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [22] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18527 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [23] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18528 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_pc[24:0] [24] -> \thedesign.swic.thecpu.instruction_decoder.o_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18529 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [0] -> \thedesign.swic.thecpu.instruction_decoder.r_I [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18530 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [1] -> \thedesign.swic.thecpu.instruction_decoder.r_I [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18531 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [2] -> \thedesign.swic.thecpu.instruction_decoder.r_I [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18532 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [3] -> \thedesign.swic.thecpu.instruction_decoder.r_I [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18533 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [4] -> \thedesign.swic.thecpu.instruction_decoder.r_I [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18534 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [5] -> \thedesign.swic.thecpu.instruction_decoder.r_I [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18535 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [6] -> \thedesign.swic.thecpu.instruction_decoder.r_I [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18536 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [7] -> \thedesign.swic.thecpu.instruction_decoder.r_I [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18537 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [8] -> \thedesign.swic.thecpu.instruction_decoder.r_I [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18538 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [9] -> \thedesign.swic.thecpu.instruction_decoder.r_I [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18539 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [10] -> \thedesign.swic.thecpu.instruction_decoder.r_I [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18540 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [11] -> \thedesign.swic.thecpu.instruction_decoder.r_I [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18541 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [12] -> \thedesign.swic.thecpu.instruction_decoder.r_I [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18542 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [13] -> \thedesign.swic.thecpu.instruction_decoder.r_I [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18543 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [14] -> \thedesign.swic.thecpu.instruction_decoder.r_I [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18544 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [15] -> \thedesign.swic.thecpu.instruction_decoder.r_I [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18545 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [16] -> \thedesign.swic.thecpu.instruction_decoder.r_I [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18546 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [17] -> \thedesign.swic.thecpu.instruction_decoder.r_I [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18547 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [18] -> \thedesign.swic.thecpu.instruction_decoder.r_I [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18548 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [19] -> \thedesign.swic.thecpu.instruction_decoder.r_I [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18549 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [20] -> \thedesign.swic.thecpu.instruction_decoder.r_I [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18550 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [21] -> \thedesign.swic.thecpu.instruction_decoder.r_I [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18551 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_I[22:0] [22] -> \thedesign.swic.thecpu.instruction_decoder.r_I [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18552 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [0] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18553 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [1] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18554 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [2] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18555 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [3] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18556 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [4] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18557 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [5] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18558 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [6] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18559 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [7] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18560 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [8] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18561 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [9] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18562 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [10] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18563 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [11] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18564 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [12] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18565 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [13] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18566 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\r_nxt_half[14:0] [14] -> \thedesign.swic.thecpu.instruction_decoder.r_nxt_half [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18567 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_rB[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_rB.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18568 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_wR[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_wR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18569 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_DV[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_DV.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18570 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_M[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_M.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18571 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_ALU[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_ALU.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18572 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_op[3:0] [0] -> \thedesign.swic.thecpu.instruction_decoder.o_op [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18573 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_op[3:0] [1] -> \thedesign.swic.thecpu.instruction_decoder.o_op [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18574 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_op[3:0] [2] -> \thedesign.swic.thecpu.instruction_decoder.o_op [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18575 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_op[3:0] [3] -> \thedesign.swic.thecpu.instruction_decoder.o_op [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18576 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_wF[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_wF.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18577 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_cond[3:0] [0] -> \thedesign.swic.thecpu.instruction_decoder.o_cond [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18578 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_cond[3:0] [1] -> \thedesign.swic.thecpu.instruction_decoder.o_cond [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18579 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_cond[3:0] [2] -> \thedesign.swic.thecpu.instruction_decoder.o_cond [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18585 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdB[6:0] [4] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdB [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18586 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdB[6:0] [5] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdB [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18587 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdB[6:0] [6] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdB [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18592 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdA[6:0] [4] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18593 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdA[6:0] [5] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18594 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdA[6:0] [6] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdA [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18595 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [0] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18596 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [1] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18597 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [2] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18598 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [3] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18599 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [4] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18600 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [5] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18601 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_dcdR[6:0] [6] -> \thedesign.swic.thecpu.instruction_decoder.o_dcdR [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18602 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\o_break[0:0] -> \thedesign.swic.thecpu.instruction_decoder.o_break.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18603 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.instruction_decoder.$0\GEN_CIS_PHASE.r_phase[0:0] -> \thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19344 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\r_wb_cyc_lcl[0:0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19345 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\r_wb_cyc_gbl[0:0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19347 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\r_op[3:0] [0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19348 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\r_op[3:0] [1] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19349 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\r_op[3:0] [2] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19350 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\r_op[3:0] [3] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_op [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19351 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_sel[3:0] [0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19352 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_sel[3:0] [1] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19353 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_sel[3:0] [2] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19354 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_sel[3:0] [3] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19355 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19356 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [1] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19357 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [2] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19358 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [3] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19359 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [4] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19360 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [5] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19361 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [6] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19362 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [7] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19363 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [8] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19364 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [9] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19365 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [10] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19366 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [11] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19367 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [12] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19368 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [13] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19369 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [14] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19370 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [15] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19371 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [16] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19372 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [17] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19373 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [18] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19374 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [19] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19375 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [20] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19376 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [21] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19377 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_addr[22:0] [22] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19378 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_we[0:0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19379 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19380 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [1] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19381 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [2] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19382 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [3] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19383 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [4] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19384 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [5] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19385 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [6] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19386 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [7] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19387 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [8] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19388 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [9] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19389 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [10] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19390 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [11] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19391 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [12] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19392 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [13] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19393 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [14] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19394 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [15] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19395 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [16] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19396 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [17] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19397 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [18] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19398 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [19] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19399 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [20] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19400 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [21] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19401 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [22] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19402 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [23] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19403 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [24] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19404 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [25] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19405 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [26] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19406 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [27] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19407 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [28] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19408 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [29] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19409 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [30] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19410 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wb_data[31:0] [31] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19413 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wreg[4:0] [0] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19414 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wreg[4:0] [1] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19415 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wreg[4:0] [2] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19416 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wreg[4:0] [3] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19417 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$0\o_wreg[4:0] [4] -> \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wreg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19863 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_busy[0:0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19864 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\o_busy[0:0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.o_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19865 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\zero_divisor[0:0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.zero_divisor.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19866 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\o_valid[0:0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.o_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19875 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_z[0:0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_z.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19876 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19877 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [1] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19878 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [2] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19879 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [3] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19880 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [4] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19881 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [5] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19882 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [6] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19883 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [7] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19884 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [8] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19885 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [9] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19886 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [10] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19887 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [11] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19888 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [12] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19889 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [13] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19890 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [14] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19891 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [15] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19892 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [16] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19893 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [17] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19894 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [18] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19895 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [19] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19896 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [20] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19897 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [21] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19898 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [22] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19899 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [23] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19900 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [24] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19901 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [25] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19902 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [26] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19903 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [27] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19904 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [28] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19905 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [29] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19906 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [30] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19908 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [32] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19909 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [33] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19910 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [34] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19911 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [35] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19912 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [36] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19913 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [37] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19914 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [38] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19915 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [39] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19916 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [40] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19917 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [41] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19918 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [42] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19919 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [43] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19920 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [44] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19921 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [45] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19922 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [46] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19923 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [47] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19924 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [48] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19925 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [49] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19926 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [50] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19927 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [51] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19928 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [52] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19929 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [53] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19930 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [54] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19931 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [55] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19932 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [56] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19933 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [57] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19934 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [58] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19935 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [59] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19936 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [60] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19937 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [61] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19938 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_dividend[62:0] [62] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_dividend [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19939 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [0] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19940 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [1] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19941 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [2] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19942 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [3] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19943 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [4] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19944 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [5] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19945 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [6] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19946 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [7] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19947 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [8] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19948 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [9] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19949 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [10] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19950 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [11] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19951 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [12] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19952 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [13] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19953 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [14] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19954 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [15] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19955 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [16] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19956 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [17] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19957 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [18] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19958 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [19] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19959 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [20] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19960 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [21] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19961 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [22] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19962 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [23] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19963 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [24] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19964 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [25] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19965 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [26] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19966 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [27] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19967 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [28] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19968 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [29] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19969 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [30] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19970 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$0\r_divisor[31:0] [31] -> \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20607 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [0] -> \thedesign.sdrami.bank_row[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20608 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [1] -> \thedesign.sdrami.bank_row[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20609 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [2] -> \thedesign.sdrami.bank_row[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20610 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [3] -> \thedesign.sdrami.bank_row[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20611 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [4] -> \thedesign.sdrami.bank_row[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20612 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [5] -> \thedesign.sdrami.bank_row[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20613 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [6] -> \thedesign.sdrami.bank_row[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20614 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [7] -> \thedesign.sdrami.bank_row[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20615 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [8] -> \thedesign.sdrami.bank_row[1] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20616 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [9] -> \thedesign.sdrami.bank_row[1] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20617 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [10] -> \thedesign.sdrami.bank_row[1] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20618 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [11] -> \thedesign.sdrami.bank_row[1] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20619 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[1][0][0]$y$9901 [12] -> \thedesign.sdrami.bank_row[1] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20636 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [0] -> \thedesign.sdrami.bank_row[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20637 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [1] -> \thedesign.sdrami.bank_row[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20638 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [2] -> \thedesign.sdrami.bank_row[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20639 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [3] -> \thedesign.sdrami.bank_row[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20640 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [4] -> \thedesign.sdrami.bank_row[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20641 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [5] -> \thedesign.sdrami.bank_row[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20642 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [6] -> \thedesign.sdrami.bank_row[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20643 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [7] -> \thedesign.sdrami.bank_row[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20644 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [8] -> \thedesign.sdrami.bank_row[3] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20645 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [9] -> \thedesign.sdrami.bank_row[3] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20646 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [10] -> \thedesign.sdrami.bank_row[3] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20647 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [11] -> \thedesign.sdrami.bank_row[3] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20648 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[3][0][0]$y$9915 [12] -> \thedesign.sdrami.bank_row[3] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20650 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.$0\set_ovfl[0:0] -> \thedesign.swic.thecpu.doalu.set_ovfl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20651 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.$0\keep_sgn_on_ovfl[0:0] -> \thedesign.swic.thecpu.doalu.keep_sgn_on_ovfl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20652 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.$0\pre_sign[0:0] -> \thedesign.swic.thecpu.doalu.pre_sign.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20653 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.$0\c[0:0] -> \thedesign.swic.thecpu.doalu.c.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23005 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.$0\o_hi[0:0] -> \thedesign.swic.thecpu.doalu.thempy.o_hi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23040 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [0] -> \thedesign.sdrami.bank_row[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23041 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [1] -> \thedesign.sdrami.bank_row[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23042 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [2] -> \thedesign.sdrami.bank_row[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23043 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [3] -> \thedesign.sdrami.bank_row[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23044 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [4] -> \thedesign.sdrami.bank_row[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23045 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [5] -> \thedesign.sdrami.bank_row[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23046 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [6] -> \thedesign.sdrami.bank_row[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23047 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [7] -> \thedesign.sdrami.bank_row[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23048 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [8] -> \thedesign.sdrami.bank_row[2] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23049 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [9] -> \thedesign.sdrami.bank_row[2] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23050 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [10] -> \thedesign.sdrami.bank_row[2] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23051 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [11] -> \thedesign.sdrami.bank_row[2] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23052 to $_DFFE_PP_ for $memory\thedesign.sdrami.bank_row$wrmux[2][0][0]$y$9909 [12] -> \thedesign.sdrami.bank_row[2] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23070 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_busy[0:0] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23170 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [0] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23171 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [1] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23172 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [2] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23173 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [3] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23174 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [4] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23175 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [5] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23176 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [6] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23177 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [7] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23178 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [8] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23179 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [9] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23180 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [10] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23181 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [11] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23182 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [12] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23183 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [13] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23184 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [14] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23185 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [15] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23186 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [16] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23187 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [17] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23188 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [18] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23189 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [19] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23190 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [20] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23191 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [21] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23192 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [22] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23193 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [23] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23194 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [24] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23195 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [25] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23196 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [26] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23197 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [27] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23198 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [28] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23199 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [29] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23200 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [30] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23201 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [31] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23202 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\p_a[32:0] [32] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.p_a [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23209 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [0] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23210 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [1] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23211 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [2] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23212 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [3] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23213 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [4] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23214 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [5] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23215 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [6] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23216 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [7] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23217 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [8] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23218 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [9] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23219 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [10] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23220 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [11] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23221 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [12] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23222 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [13] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23223 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [14] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23224 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [15] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23225 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [16] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23226 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [17] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23227 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [18] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23228 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [19] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23229 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [20] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23230 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [21] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23231 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [22] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23232 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [23] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23233 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [24] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23234 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [25] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23235 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [26] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23236 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [27] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23237 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [28] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23238 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [29] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23239 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [30] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23240 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [31] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23241 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [32] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23242 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [33] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23243 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [34] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23244 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [35] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23245 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [36] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23246 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [37] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23247 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [38] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23248 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [39] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23249 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [40] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23250 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [41] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23251 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [42] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23252 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [43] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23253 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [44] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23254 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [45] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23255 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [46] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23256 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [47] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23257 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [48] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23258 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [49] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23259 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [50] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23260 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [51] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23261 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [52] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23262 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [53] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23263 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [54] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23264 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [55] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23265 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [56] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23266 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [57] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23267 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [58] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23268 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [59] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23269 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [60] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23270 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [61] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23271 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [62] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23272 to $_DFFE_PP_ for $techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$0\o_p[65:0] [63] -> \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_p [63].

36.35. Executing TECHMAP pass (map to technology primitives).

36.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

36.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~2336 debug messages>

36.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~3928 debug messages>

36.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8577.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8580.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8583.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8583.slice[30].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8586.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8595.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8598.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8601.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8604.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8607.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8610.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8613.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8616.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8619.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8625.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8628.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8637.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8640.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8643.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8646.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8649.slice[32].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8652.slice[32].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8655.slice[32].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8658.slice[33].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8661.slice[33].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8664.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8667.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8670.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8673.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8679.slice[0].carry ($lut).
Mapping toplevel.$auto$alumacc.cc:485:replace_alu$8685.slice[0].carry ($lut).

36.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in toplevel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11643 (SB_DFFE): \thedesign.consolei.TX_NOFIFO.r_txf_err = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11220 (SB_DFF): \thedesign.sdrami.bank_active[2] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10217 (SB_DFF): \thedesign.r_pwrcount_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10041 (SB_DFF): \thedesign.r_wb_sio_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10215 (SB_DFF): \thedesign.r_pwrcount_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10229 (SB_DFF): \thedesign.r_pwrcount_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10214 (SB_DFF): \thedesign.r_pwrcount_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14032 (SB_DFF): \thedesign.genbus.dechxi.o_reset = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10871 (SB_DFF): \thedesign.swic.dbg_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10224 (SB_DFF): \thedesign.r_pwrcount_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10222 (SB_DFF): \thedesign.r_pwrcount_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10225 (SB_DFF): \thedesign.r_pwrcount_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10232 (SB_DFF): \thedesign.r_pwrcount_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10227 (SB_DFF): \thedesign.r_pwrcount_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20004 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_c = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10223 (SB_DFF): \thedesign.r_pwrcount_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20687 (SB_DFF): \thedesign.swic.thecpu.doalu.o_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12338 (SB_DFF): \thedesign.watchdogi.o_int = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18604 (SB_DFF): \thedesign.swic.thecpu.instruction_decoder.r_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10207 (SB_DFF): \thedesign.r_pwrcount_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10209 (SB_DFF): \thedesign.r_pwrcount_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18156 (SB_DFFE): \thedesign.swic.thecpu.pf.cache_illegal = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10204 (SB_DFF): \thedesign.r_pwrcount_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18449 (SB_DFFE): \thedesign.swic.thecpu.pformem.r_a_owner = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10206 (SB_DFF): \thedesign.r_pwrcount_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10208 (SB_DFF): \thedesign.r_pwrcount_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10210 (SB_DFF): \thedesign.r_pwrcount_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10221 (SB_DFF): \thedesign.r_pwrcount_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10219 (SB_DFF): \thedesign.r_pwrcount_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10216 (SB_DFF): \thedesign.r_pwrcount_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17159 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10220 (SB_DFF): \thedesign.r_pwrcount_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13792 (SB_DFFE): \thedesign.sdramscopei.br_holdoff [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10228 (SB_DFF): \thedesign.r_pwrcount_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12337 (SB_DFFE): \thedesign.watchdogi.r_zero = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10203 (SB_DFF): \thedesign.r_pwrcount_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10213 (SB_DFF): \thedesign.r_pwrcount_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16994 (SB_DFFE): \thedesign.genbus.addints.o_int_word [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10230 (SB_DFF): \thedesign.r_pwrcount_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10231 (SB_DFF): \thedesign.r_pwrcount_data [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11221 (SB_DFF): \thedesign.sdrami.bank_active[2] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10226 (SB_DFF): \thedesign.r_pwrcount_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10862 (SB_DFF): \thedesign.swic.cmd_reset = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10863 (SB_DFFE): \thedesign.swic.cmd_halt = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10864 (SB_DFF): \thedesign.swic.cmd_clear_pf_cache = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10865 (SB_DFF): \thedesign.swic.cmd_step = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17956 (SB_DFFE): \thedesign.genbus.addnl.loaded = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12077 (SB_DFF): \thedesign.genbus.ps_full = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10870 (SB_DFFE): \thedesign.swic.cmd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17946 (SB_DFFE): \thedesign.genbus.addnl.cr_state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10866 (SB_DFFE): \thedesign.swic.cmd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10927 (SB_DFFE): \thedesign.bus_arbiter.r_a_owner = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11001 (SB_DFF): \thedesign.hb_dwbi_delay.r_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11002 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_sel [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11006 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11050 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11051 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11052 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11053 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11054 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11055 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11056 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11057 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11058 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11059 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11060 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11066 (SB_DFF): \thedesign.hb_dwbi_delay.r_sel [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11038 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11061 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11062 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11063 (SB_DFF): \thedesign.hb_dwbi_delay.o_dly_cyc = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11064 (SB_DFF): \thedesign.hb_dwbi_delay.o_wb_err = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11067 (SB_DFF): \thedesign.hb_dwbi_delay.r_sel [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11068 (SB_DFF): \thedesign.hb_dwbi_delay.r_sel [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11070 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11065 (SB_DFF): \thedesign.hb_dwbi_delay.r_sel [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11071 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11072 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11073 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11074 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11075 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11076 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11077 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11078 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11079 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11080 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11081 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11082 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11083 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11084 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11085 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11086 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11087 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11088 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11089 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11090 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11091 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11092 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11093 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11094 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11095 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11096 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11097 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11098 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11099 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11102 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11069 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11103 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11104 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11105 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11106 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11107 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11108 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11109 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11110 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11111 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11112 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11113 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11114 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11115 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11116 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11117 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11118 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11119 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11120 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11121 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11122 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11123 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11101 (SB_DFF): \thedesign.hb_dwbi_delay.r_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11124 (SB_DFF): \thedesign.hb_dwbi_delay.r_we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11157 (SB_DFF): \thedesign.hb_dwbi_delay.o_wb_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11222 (SB_DFF): \thedesign.sdrami.bank_active[2] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11367 (SB_DFFE): \thedesign.bustimeri.r_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11365 (SB_DFFE): \thedesign.bustimeri.r_running = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11368 (SB_DFFE): \thedesign.bustimeri.r_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11369 (SB_DFFE): \thedesign.bustimeri.r_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11370 (SB_DFFE): \thedesign.bustimeri.r_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11371 (SB_DFFE): \thedesign.bustimeri.r_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11372 (SB_DFFE): \thedesign.bustimeri.r_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11373 (SB_DFFE): \thedesign.bustimeri.r_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11374 (SB_DFFE): \thedesign.bustimeri.r_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11375 (SB_DFFE): \thedesign.bustimeri.r_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11376 (SB_DFFE): \thedesign.bustimeri.r_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11377 (SB_DFFE): \thedesign.bustimeri.r_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11378 (SB_DFFE): \thedesign.bustimeri.r_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11379 (SB_DFFE): \thedesign.bustimeri.r_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11380 (SB_DFFE): \thedesign.bustimeri.r_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11381 (SB_DFFE): \thedesign.bustimeri.r_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11366 (SB_DFFE): \thedesign.bustimeri.r_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11382 (SB_DFFE): \thedesign.bustimeri.r_zero = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11383 (SB_DFF): \thedesign.bustimeri.o_int = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11384 (SB_DFFE): \thedesign.bustimeri.r_auto_reload = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14916 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_stb = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11592 (SB_DFF): \thedesign.consolei.r_wb_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11593 (SB_DFF): \thedesign.consolei.o_wb_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13791 (SB_DFFE): \thedesign.sdramscopei.br_holdoff [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11626 (SB_DFFE): \thedesign.consolei.RX_NOFIFO.r_rx_fifo_full = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11635 (SB_DFFE): \thedesign.consolei.TX_NOFIFO.r_txf_wb_write = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11761 (SB_DFFE): \thedesign.gpioi.o_gpio [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11762 (SB_DFFE): \thedesign.gpioi.o_gpio [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11763 (SB_DFFE): \thedesign.gpioi.o_gpio [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11764 (SB_DFFE): \thedesign.gpioi.o_gpio [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11765 (SB_DFFE): \thedesign.gpioi.o_gpio [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11766 (SB_DFFE): \thedesign.gpioi.o_gpio [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11767 (SB_DFFE): \thedesign.gpioi.o_gpio [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11768 (SB_DFFE): \thedesign.gpioi.o_gpio [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11769 (SB_DFFE): \thedesign.gpioi.o_gpio [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11759 (SB_DFFE): \thedesign.gpioi.o_gpio [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11839 (SB_DFF): \thedesign.buspici.r_int_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11854 (SB_DFFE): \thedesign.buspici.r_int_enable [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11869 (SB_DFFE): \thedesign.buspici.r_gie = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11870 (SB_DFF): \thedesign.buspici.r_interrupt = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11840 (SB_DFF): \thedesign.buspici.r_int_state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11841 (SB_DFF): \thedesign.buspici.r_int_state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11842 (SB_DFF): \thedesign.buspici.r_int_state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11843 (SB_DFFE): \thedesign.buspici.r_int_state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11844 (SB_DFFE): \thedesign.buspici.r_int_state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11845 (SB_DFFE): \thedesign.buspici.r_int_state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11846 (SB_DFFE): \thedesign.buspici.r_int_state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11847 (SB_DFFE): \thedesign.buspici.r_int_state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11848 (SB_DFFE): \thedesign.buspici.r_int_state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11849 (SB_DFFE): \thedesign.buspici.r_int_state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11850 (SB_DFFE): \thedesign.buspici.r_int_state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11851 (SB_DFFE): \thedesign.buspici.r_int_state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11852 (SB_DFFE): \thedesign.buspici.r_int_state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11853 (SB_DFFE): \thedesign.buspici.r_int_state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11855 (SB_DFFE): \thedesign.buspici.r_int_enable [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11856 (SB_DFFE): \thedesign.buspici.r_int_enable [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11857 (SB_DFFE): \thedesign.buspici.r_int_enable [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11858 (SB_DFFE): \thedesign.buspici.r_int_enable [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11859 (SB_DFFE): \thedesign.buspici.r_int_enable [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11860 (SB_DFFE): \thedesign.buspici.r_int_enable [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11861 (SB_DFFE): \thedesign.buspici.r_int_enable [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11862 (SB_DFFE): \thedesign.buspici.r_int_enable [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11863 (SB_DFFE): \thedesign.buspici.r_int_enable [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11864 (SB_DFFE): \thedesign.buspici.r_int_enable [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11865 (SB_DFFE): \thedesign.buspici.r_int_enable [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11866 (SB_DFFE): \thedesign.buspici.r_int_enable [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11867 (SB_DFFE): \thedesign.buspici.r_int_enable [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11868 (SB_DFFE): \thedesign.buspici.r_int_enable [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12123 (SB_DFF): \thedesign.hbi_pp.pp_clk_transfer [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10868 (SB_DFFE): \thedesign.swic.cmd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12119 (SB_DFF): \thedesign.hbi_pp.pp_clk_transfer [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12120 (SB_DFF): \thedesign.hbi_pp.pp_clk_transfer [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12121 (SB_DFF): \thedesign.hbi_pp.pp_clk_transfer [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12122 (SB_DFF): \thedesign.hbi_pp.pp_clk_transfer [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12118 (SB_DFF): \thedesign.hbi_pp.pp_clk_transfer [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12124 (SB_DFFE): \thedesign.hbi_pp.o_pp_clkfb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12125 (SB_DFF): \thedesign.hbi_pp.pp_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12148 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12136 (SB_DFF): \thedesign.hbi_pp.o_rx_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12145 (SB_DFFE): \thedesign.hbi_pp.loaded = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12146 (SB_DFF): \thedesign.hbi_pp.o_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12149 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12150 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12151 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12152 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12153 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12154 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12147 (SB_DFFE): \thedesign.hbi_pp.o_pp_data [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12242 (SB_DFF): \thedesign.bkrami.o_wb_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12244 (SB_DFF): \thedesign.bkrami.last_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11007 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11008 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11009 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11010 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11011 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11012 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11013 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11014 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11015 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11016 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11017 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11018 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11019 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11020 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11021 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11022 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11023 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11024 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11025 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11026 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11027 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11028 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11029 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11030 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11031 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11032 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11033 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11034 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11035 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11036 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11037 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11039 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11040 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11041 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11042 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11043 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11044 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11045 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11046 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11047 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11048 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11003 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_sel [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11004 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_sel [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11005 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_sel [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12322 (SB_DFFE): \thedesign.watchdogi.r_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12320 (SB_DFFE): \thedesign.watchdogi.r_running = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12323 (SB_DFFE): \thedesign.watchdogi.r_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12324 (SB_DFFE): \thedesign.watchdogi.r_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12325 (SB_DFFE): \thedesign.watchdogi.r_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12326 (SB_DFFE): \thedesign.watchdogi.r_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12327 (SB_DFFE): \thedesign.watchdogi.r_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12328 (SB_DFFE): \thedesign.watchdogi.r_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12329 (SB_DFFE): \thedesign.watchdogi.r_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12330 (SB_DFFE): \thedesign.watchdogi.r_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12331 (SB_DFFE): \thedesign.watchdogi.r_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12332 (SB_DFFE): \thedesign.watchdogi.r_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12333 (SB_DFFE): \thedesign.watchdogi.r_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12334 (SB_DFFE): \thedesign.watchdogi.r_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12335 (SB_DFFE): \thedesign.watchdogi.r_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12336 (SB_DFFE): \thedesign.watchdogi.r_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12541 (SB_DFF): \thedesign.sdrami.bank_active[3] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12321 (SB_DFFE): \thedesign.watchdogi.r_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11760 (SB_DFFE): \thedesign.gpioi.o_gpio [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12542 (SB_DFF): \thedesign.sdrami.bank_active[3] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12540 (SB_DFF): \thedesign.sdrami.bank_active[3] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12571 (SB_DFFE): \thedesign.sdrami.refresh_clk [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12572 (SB_DFFE): \thedesign.sdrami.refresh_clk [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12573 (SB_DFFE): \thedesign.sdrami.refresh_clk [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12574 (SB_DFFE): \thedesign.sdrami.refresh_clk [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12575 (SB_DFFE): \thedesign.sdrami.refresh_clk [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12576 (SB_DFFE): \thedesign.sdrami.refresh_clk [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12577 (SB_DFFE): \thedesign.sdrami.refresh_clk [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12578 (SB_DFFE): \thedesign.sdrami.refresh_clk [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12579 (SB_DFFE): \thedesign.sdrami.refresh_clk [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12582 (SB_DFFE): \thedesign.sdrami.in_refresh_clk [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12570 (SB_DFFE): \thedesign.sdrami.refresh_clk [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12580 (SB_DFF): \thedesign.sdrami.need_refresh = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12583 (SB_DFFE): \thedesign.sdrami.in_refresh_clk [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12593 (SB_DFFE): \thedesign.sdrami.fwd_addr [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12581 (SB_DFFE): \thedesign.sdrami.in_refresh_clk [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12594 (SB_DFFE): \thedesign.sdrami.fwd_addr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12595 (SB_DFFE): \thedesign.sdrami.fwd_addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12596 (SB_DFFE): \thedesign.sdrami.fwd_addr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12597 (SB_DFFE): \thedesign.sdrami.fwd_addr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12598 (SB_DFFE): \thedesign.sdrami.fwd_addr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12599 (SB_DFFE): \thedesign.sdrami.fwd_addr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12600 (SB_DFFE): \thedesign.sdrami.fwd_addr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12601 (SB_DFFE): \thedesign.sdrami.fwd_addr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12602 (SB_DFFE): \thedesign.sdrami.fwd_addr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12603 (SB_DFFE): \thedesign.sdrami.fwd_addr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12604 (SB_DFFE): \thedesign.sdrami.fwd_addr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12605 (SB_DFFE): \thedesign.sdrami.fwd_addr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12606 (SB_DFFE): \thedesign.sdrami.fwd_addr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12607 (SB_DFFE): \thedesign.sdrami.fwd_addr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12584 (SB_DFF): \thedesign.sdrami.in_refresh = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12645 (SB_DFFE): \thedesign.sdrami.r_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12646 (SB_DFFE): \thedesign.sdrami.r_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12647 (SB_DFFE): \thedesign.sdrami.r_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12648 (SB_DFFE): \thedesign.sdrami.r_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12649 (SB_DFFE): \thedesign.sdrami.r_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12650 (SB_DFFE): \thedesign.sdrami.r_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12651 (SB_DFFE): \thedesign.sdrami.r_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12652 (SB_DFF): \thedesign.sdrami.r_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12653 (SB_DFF): \thedesign.sdrami.r_addr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12654 (SB_DFFE): \thedesign.sdrami.r_addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12655 (SB_DFFE): \thedesign.sdrami.r_addr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12656 (SB_DFFE): \thedesign.sdrami.r_addr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12657 (SB_DFFE): \thedesign.sdrami.r_addr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12658 (SB_DFFE): \thedesign.sdrami.r_addr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12659 (SB_DFFE): \thedesign.sdrami.r_addr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12660 (SB_DFFE): \thedesign.sdrami.r_addr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12661 (SB_DFFE): \thedesign.sdrami.r_addr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12662 (SB_DFFE): \thedesign.sdrami.r_addr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12663 (SB_DFFE): \thedesign.sdrami.r_addr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12664 (SB_DFFE): \thedesign.sdrami.r_addr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12665 (SB_DFFE): \thedesign.sdrami.r_addr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12666 (SB_DFFE): \thedesign.sdrami.r_addr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12709 (SB_DFFE): \thedesign.sdrami.clocks_til_idle [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12644 (SB_DFFE): \thedesign.sdrami.r_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12668 (SB_DFFE): \thedesign.sdrami.r_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12669 (SB_DFF): \thedesign.sdrami.r_bank_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12670 (SB_DFF): \thedesign.sdrami.fwd_bank_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12710 (SB_DFFE): \thedesign.sdrami.clocks_til_idle [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12712 (SB_DFF): \thedesign.sdrami.r_barrell_ack [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12713 (SB_DFF): \thedesign.sdrami.r_barrell_ack [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12714 (SB_DFF): \thedesign.sdrami.r_barrell_ack [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12715 (SB_DFF): \thedesign.sdrami.r_barrell_ack [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12716 (SB_DFF): \thedesign.sdrami.r_barrell_ack [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12708 (SB_DFFE): \thedesign.sdrami.clocks_til_idle [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12717 (SB_DFF): \thedesign.sdrami.o_ram_dmod = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12739 (SB_DFFE): \thedesign.sdrami.startup_idle [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12740 (SB_DFFE): \thedesign.sdrami.startup_idle [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12741 (SB_DFFE): \thedesign.sdrami.startup_idle [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12742 (SB_DFFE): \thedesign.sdrami.startup_idle [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12743 (SB_DFFE): \thedesign.sdrami.startup_idle [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12744 (SB_DFFE): \thedesign.sdrami.startup_idle [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12745 (SB_DFFE): \thedesign.sdrami.startup_idle [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12746 (SB_DFFE): \thedesign.sdrami.startup_idle [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12747 (SB_DFFE): \thedesign.sdrami.startup_idle [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12748 (SB_DFFE): \thedesign.sdrami.startup_idle [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12749 (SB_DFFE): \thedesign.sdrami.startup_idle [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12750 (SB_DFFE): \thedesign.sdrami.startup_idle [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12751 (SB_DFFE): \thedesign.sdrami.startup_idle [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12752 (SB_DFFE): \thedesign.sdrami.startup_idle [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12753 (SB_DFFE): \thedesign.sdrami.startup_idle [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12757 (SB_DFF): \thedesign.sdrami.maintenance_clocks [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12738 (SB_DFFE): \thedesign.sdrami.startup_idle [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12754 (SB_DFF): \thedesign.sdrami.startup_hold = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12755 (SB_DFF): \thedesign.sdrami.maintenance_clocks_zero = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12758 (SB_DFF): \thedesign.sdrami.maintenance_clocks [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12759 (SB_DFF): \thedesign.sdrami.maintenance_clocks [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12770 (SB_DFF): \thedesign.sdrami.m_ram_addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12778 (SB_DFFE): \thedesign.sdrami.m_state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12756 (SB_DFF): \thedesign.sdrami.maintenance_clocks [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12771 (SB_DFFE): \thedesign.sdrami.m_ram_dmod = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12772 (SB_DFFE): \thedesign.sdrami.m_ram_we_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12773 (SB_DFFE): \thedesign.sdrami.m_ram_cas_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12774 (SB_DFFE): \thedesign.sdrami.m_ram_ras_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12775 (SB_DFFE): \thedesign.sdrami.m_ram_cs_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12776 (SB_DFFE): \thedesign.sdrami.maintenance_mode = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12777 (SB_DFFE): \thedesign.sdrami.m_state [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12796 (SB_DFF): \thedesign.sdrami.o_ram_dqm [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12795 (SB_DFF): \thedesign.sdrami.o_ram_dqm [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13793 (SB_DFFE): \thedesign.sdramscopei.br_holdoff [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13794 (SB_DFFE): \thedesign.sdramscopei.br_holdoff [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13796 (SB_DFFE): \thedesign.sdramscopei.br_config [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13797 (SB_DFF): \thedesign.sdramscopei.br_config [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13800 (SB_DFFE): \thedesign.sdramscopei.counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13795 (SB_DFFE): \thedesign.sdramscopei.br_config [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13798 (SB_DFFE): \thedesign.sdramscopei.dr_triggered = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13801 (SB_DFFE): \thedesign.sdramscopei.counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13802 (SB_DFFE): \thedesign.sdramscopei.counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13805 (SB_DFFE): \thedesign.sdramscopei.waddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13799 (SB_DFFE): \thedesign.sdramscopei.counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13803 (SB_DFF): \thedesign.sdramscopei.dr_stopped = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13806 (SB_DFFE): \thedesign.sdramscopei.waddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13807 (SB_DFFE): \thedesign.sdramscopei.waddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13804 (SB_DFFE): \thedesign.sdramscopei.waddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13808 (SB_DFFE): \thedesign.sdramscopei.dr_primed = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13812 (SB_DFF): \thedesign.sdramscopei.br_pre_wb_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13813 (SB_DFF): \thedesign.sdramscopei.br_wb_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12735 (SB_DFF): \thedesign.sdrami.o_ram_cas_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12734 (SB_DFF): \thedesign.sdrami.o_ram_we_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12736 (SB_DFF): \thedesign.sdrami.o_ram_ras_n = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12737 (SB_DFF): \thedesign.sdrami.o_ram_cs_n = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12711 (SB_DFF): \thedesign.sdrami.r_barrell_ack [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12718 (SB_DFF): \thedesign.sdrami.o_wb_stall = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$12707 (SB_DFF): \thedesign.sdrami.nxt_dmod = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14033 (SB_DFF): \thedesign.genbus.dechxi.o_dh_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19869 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_bit [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14550 (SB_DFFE): \thedesign.genbus.packxi.cmd_loaded = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14551 (SB_DFF): \thedesign.genbus.packxi.o_pck_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18080 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14558 (SB_DFFE): \thedesign.genbus.packxi.r_word [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14554 (SB_DFFE): \thedesign.genbus.packxi.r_word [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14555 (SB_DFFE): \thedesign.genbus.packxi.r_word [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14556 (SB_DFFE): \thedesign.genbus.packxi.r_word [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14613 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14559 (SB_DFFE): \thedesign.genbus.packxi.r_word [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17470 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14560 (SB_DFFE): \thedesign.genbus.packxi.r_word [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14562 (SB_DFFE): \thedesign.genbus.packxi.r_word [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14563 (SB_DFFE): \thedesign.genbus.packxi.r_word [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14564 (SB_DFFE): \thedesign.genbus.packxi.r_word [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14565 (SB_DFFE): \thedesign.genbus.packxi.r_word [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14566 (SB_DFFE): \thedesign.genbus.packxi.r_word [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14567 (SB_DFFE): \thedesign.genbus.packxi.r_word [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14568 (SB_DFFE): \thedesign.genbus.packxi.r_word [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14570 (SB_DFFE): \thedesign.genbus.packxi.r_word [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14571 (SB_DFFE): \thedesign.genbus.packxi.r_word [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14572 (SB_DFFE): \thedesign.genbus.packxi.r_word [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14573 (SB_DFFE): \thedesign.genbus.packxi.r_word [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14574 (SB_DFFE): \thedesign.genbus.packxi.r_word [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14575 (SB_DFFE): \thedesign.genbus.packxi.r_word [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14576 (SB_DFFE): \thedesign.genbus.packxi.r_word [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14577 (SB_DFFE): \thedesign.genbus.packxi.r_word [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14578 (SB_DFFE): \thedesign.genbus.packxi.r_word [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14579 (SB_DFFE): \thedesign.genbus.packxi.r_word [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14580 (SB_DFFE): \thedesign.genbus.packxi.r_word [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14581 (SB_DFFE): \thedesign.genbus.packxi.r_word [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14582 (SB_DFFE): \thedesign.genbus.packxi.r_word [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14583 (SB_DFFE): \thedesign.genbus.packxi.r_word [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14584 (SB_DFFE): \thedesign.genbus.packxi.r_word [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14552 (SB_DFFE): \thedesign.genbus.packxi.r_word [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14585 (SB_DFFE): \thedesign.genbus.packxi.r_word [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14587 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14588 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14589 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14590 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14591 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14592 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14593 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14594 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14595 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14596 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14598 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14599 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14600 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14601 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14602 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14603 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14604 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14605 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14606 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14607 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14609 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14610 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14611 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14612 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17310 (SB_DFFE): \thedesign.genbus.unpackx.r_len [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14614 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14615 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14618 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14619 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15427 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14586 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14815 (SB_DFF): \thedesign.genbus.wbexec.o_wb_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14816 (SB_DFFE): \thedesign.genbus.wbexec.o_wb_cyc = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14819 (SB_DFF): \thedesign.genbus.wbexec.newaddr = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18505 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16985 (SB_DFF): \thedesign.sdrami.bank_active[1] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16986 (SB_DFF): \thedesign.sdrami.bank_active[1] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16995 (SB_DFFE): \thedesign.genbus.addints.o_int_word [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16996 (SB_DFFE): \thedesign.genbus.addints.o_int_word [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16997 (SB_DFFE): \thedesign.genbus.addints.o_int_word [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16998 (SB_DFFE): \thedesign.genbus.addints.o_int_word [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16999 (SB_DFFE): \thedesign.genbus.addints.o_int_word [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17000 (SB_DFFE): \thedesign.genbus.addints.o_int_word [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17001 (SB_DFFE): \thedesign.genbus.addints.o_int_word [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17002 (SB_DFFE): \thedesign.genbus.addints.o_int_word [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17003 (SB_DFFE): \thedesign.genbus.addints.o_int_word [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17004 (SB_DFFE): \thedesign.genbus.addints.o_int_word [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17005 (SB_DFFE): \thedesign.genbus.addints.o_int_word [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17006 (SB_DFFE): \thedesign.genbus.addints.o_int_word [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17007 (SB_DFFE): \thedesign.genbus.addints.o_int_word [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17008 (SB_DFFE): \thedesign.genbus.addints.o_int_word [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17009 (SB_DFFE): \thedesign.genbus.addints.o_int_word [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17010 (SB_DFFE): \thedesign.genbus.addints.o_int_word [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14884 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17011 (SB_DFFE): \thedesign.genbus.addints.o_int_word [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14886 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17012 (SB_DFFE): \thedesign.genbus.addints.o_int_word [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14888 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17013 (SB_DFFE): \thedesign.genbus.addints.o_int_word [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14890 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17014 (SB_DFFE): \thedesign.genbus.addints.o_int_word [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14892 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17015 (SB_DFFE): \thedesign.genbus.addints.o_int_word [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14894 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17016 (SB_DFFE): \thedesign.genbus.addints.o_int_word [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14896 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17017 (SB_DFFE): \thedesign.genbus.addints.o_int_word [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14898 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17018 (SB_DFFE): \thedesign.genbus.addints.o_int_word [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14900 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17019 (SB_DFFE): \thedesign.genbus.addints.o_int_word [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14902 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17020 (SB_DFFE): \thedesign.genbus.addints.o_int_word [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14904 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17021 (SB_DFFE): \thedesign.genbus.addints.o_int_word [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14906 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17022 (SB_DFFE): \thedesign.genbus.addints.o_int_word [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14908 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17023 (SB_DFFE): \thedesign.genbus.addints.o_int_word [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14910 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17024 (SB_DFFE): \thedesign.genbus.addints.o_int_word [30] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14912 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17025 (SB_DFFE): \thedesign.genbus.addints.o_int_word [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14914 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [32] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14882 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11100 (SB_DFF): \thedesign.hb_dwbi_delay.r_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11049 (SB_DFFE): \thedesign.hb_dwbi_delay.o_dly_addr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17027 (SB_DFFE): \thedesign.genbus.addints.o_int_word [33] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17128 (SB_DFF): \thedesign.genbus.addidles.idle_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17129 (SB_DFF): \thedesign.genbus.addidles.idle_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17130 (SB_DFF): \thedesign.genbus.addidles.idle_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17131 (SB_DFF): \thedesign.genbus.addidles.idle_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17132 (SB_DFF): \thedesign.genbus.addidles.idle_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17133 (SB_DFF): \thedesign.genbus.addidles.idle_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17134 (SB_DFF): \thedesign.genbus.addidles.idle_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17135 (SB_DFF): \thedesign.genbus.addidles.idle_counter [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17136 (SB_DFF): \thedesign.genbus.addidles.idle_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17137 (SB_DFF): \thedesign.genbus.addidles.idle_counter [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15345 (SB_DFFE): \thedesign.swic.thecpu.op_valid_div = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15346 (SB_DFFE): \thedesign.swic.thecpu.op_valid_alu = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15347 (SB_DFFE): \thedesign.swic.thecpu.op_valid_mem = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15348 (SB_DFFE): \thedesign.swic.thecpu.op_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15349 (SB_DFFE): \thedesign.swic.thecpu.r_op_break = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15350 (SB_DFFE): \thedesign.swic.thecpu.op_illegal = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15352 (SB_DFF): \thedesign.swic.thecpu.dbgv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17138 (SB_DFF): \thedesign.genbus.addidles.idle_counter [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17139 (SB_DFF): \thedesign.genbus.addidles.idle_counter [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17140 (SB_DFF): \thedesign.genbus.addidles.idle_counter [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17141 (SB_DFF): \thedesign.genbus.addidles.idle_counter [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17142 (SB_DFF): \thedesign.genbus.addidles.idle_counter [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17143 (SB_DFF): \thedesign.genbus.addidles.idle_counter [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17144 (SB_DFF): \thedesign.genbus.addidles.idle_counter [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17145 (SB_DFF): \thedesign.genbus.addidles.idle_counter [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17146 (SB_DFF): \thedesign.genbus.addidles.idle_counter [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17147 (SB_DFF): \thedesign.genbus.addidles.idle_counter [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17148 (SB_DFF): \thedesign.genbus.addidles.idle_counter [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17149 (SB_DFF): \thedesign.genbus.addidles.idle_counter [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17150 (SB_DFF): \thedesign.genbus.addidles.idle_counter [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17151 (SB_DFF): \thedesign.genbus.addidles.idle_counter [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17152 (SB_DFF): \thedesign.genbus.addidles.idle_counter [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17153 (SB_DFF): \thedesign.genbus.addidles.idle_counter [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15386 (SB_DFFE): \thedesign.swic.thecpu.r_alu_pc_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15387 (SB_DFF): \thedesign.swic.thecpu.mem_pc_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17154 (SB_DFF): \thedesign.genbus.addidles.idle_counter [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17155 (SB_DFF): \thedesign.genbus.addidles.idle_counter [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17156 (SB_DFF): \thedesign.genbus.addidles.idle_counter [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15396 (SB_DFFE): \thedesign.swic.thecpu.break_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15398 (SB_DFFE): \thedesign.swic.thecpu.ill_err_i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17160 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15402 (SB_DFFE): \thedesign.swic.thecpu.ipc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17161 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15404 (SB_DFFE): \thedesign.swic.thecpu.ipc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17162 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15406 (SB_DFFE): \thedesign.swic.thecpu.ipc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17163 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15408 (SB_DFFE): \thedesign.swic.thecpu.ipc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17164 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15410 (SB_DFFE): \thedesign.swic.thecpu.ipc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17165 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15412 (SB_DFFE): \thedesign.swic.thecpu.ipc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17166 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15414 (SB_DFFE): \thedesign.swic.thecpu.ipc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17167 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15416 (SB_DFFE): \thedesign.swic.thecpu.ipc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17168 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15418 (SB_DFFE): \thedesign.swic.thecpu.ipc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15443 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15444 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15445 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15422 (SB_DFFE): \thedesign.swic.thecpu.ipc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15446 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17172 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15421 (SB_DFFE): \thedesign.swic.thecpu.ipc [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17170 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17186 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17187 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15433 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17176 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17177 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15437 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17178 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15439 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17179 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15441 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17180 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17173 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15430 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17171 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17182 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15447 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17183 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15399 (SB_DFFE): \thedesign.swic.thecpu.ibus_err_flag = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15450 (SB_DFF): \thedesign.swic.thecpu.last_write_to_cc = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15451 (SB_DFF): \thedesign.swic.thecpu.r_clear_icache = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15468 (SB_DFFE): \thedesign.swic.thecpu.sleep = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15470 (SB_DFFE): \thedesign.swic.thecpu.SET_GIE.r_gie = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19412 (SB_DFF): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_err = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15457 (SB_DFFE): \thedesign.swic.thecpu.OPT_CIS_OP_PHASE.r_op_phase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15458 (SB_DFF): \thedesign.swic.thecpu.alu_wR = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15459 (SB_DFF): \thedesign.swic.thecpu.alu_wF = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15460 (SB_DFFE): \thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17185 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15431 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15432 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15452 (SB_DFF): \thedesign.swic.thecpu.new_pc = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15449 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15471 (SB_DFFE): \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_trap = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15472 (SB_DFFE): \thedesign.swic.thecpu.SET_TRAP_N_UBREAK.r_ubreak = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15473 (SB_DFFE): \thedesign.swic.thecpu.SET_USER_ILLEGAL_INSN.r_ill_err_u = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15474 (SB_DFFE): \thedesign.swic.thecpu.SET_USER_BUSERR.r_ubus_err_flag = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15475 (SB_DFFE): \thedesign.swic.thecpu.DIVERR.r_idiv_err_flag = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15476 (SB_DFFE): \thedesign.swic.thecpu.DIVERR.r_udiv_err_flag = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15477 (SB_DFFE): \thedesign.swic.thecpu.GEN_IHALT_PHASE.r_ihalt_phase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17188 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [29] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17192 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [33] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14557 (SB_DFFE): \thedesign.genbus.packxi.r_word [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15478 (SB_DFFE): \thedesign.swic.thecpu.GEN_UHALT_PHASE.r_uhalt_phase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17189 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [30] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17190 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17191 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [32] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16984 (SB_DFF): \thedesign.sdrami.bank_active[1] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16989 (SB_DFFE): \thedesign.genbus.addints.int_state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16990 (SB_DFFE): \thedesign.genbus.addints.pending_interrupt = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16991 (SB_DFFE): \thedesign.genbus.addints.loaded = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16992 (SB_DFFE): \thedesign.genbus.addints.o_int_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$16993 (SB_DFFE): \thedesign.genbus.addints.int_loaded = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14883 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14885 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14887 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14889 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14891 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14893 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14895 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14897 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14899 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14901 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14903 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14905 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14907 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14909 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14911 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14913 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14915 (SB_DFF): \thedesign.genbus.wbexec.o_rsp_word [33] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17026 (SB_DFFE): \thedesign.genbus.addints.o_int_word [32] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10218 (SB_DFF): \thedesign.r_pwrcount_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17127 (SB_DFF): \thedesign.genbus.addidles.idle_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17157 (SB_DFF): \thedesign.genbus.addidles.idle_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17158 (SB_DFFE): \thedesign.genbus.addidles.o_idl_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15403 (SB_DFFE): \thedesign.swic.thecpu.ipc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15405 (SB_DFFE): \thedesign.swic.thecpu.ipc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15407 (SB_DFFE): \thedesign.swic.thecpu.ipc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15409 (SB_DFFE): \thedesign.swic.thecpu.ipc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15411 (SB_DFFE): \thedesign.swic.thecpu.ipc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15413 (SB_DFFE): \thedesign.swic.thecpu.ipc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15415 (SB_DFFE): \thedesign.swic.thecpu.ipc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15417 (SB_DFFE): \thedesign.swic.thecpu.ipc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15419 (SB_DFFE): \thedesign.swic.thecpu.ipc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17181 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15423 (SB_DFFE): \thedesign.swic.thecpu.ipc [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15435 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15420 (SB_DFFE): \thedesign.swic.thecpu.ipc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15434 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15436 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15438 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15440 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15442 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15429 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15424 (SB_DFFE): \thedesign.swic.thecpu.ipc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15448 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17174 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17175 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17949 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17308 (SB_DFFE): \thedesign.genbus.unpackx.r_len [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17309 (SB_DFFE): \thedesign.genbus.unpackx.r_len [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17307 (SB_DFFE): \thedesign.genbus.unpackx.r_len [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17311 (SB_DFFE): \thedesign.genbus.unpackx.o_dw_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10212 (SB_DFF): \thedesign.r_pwrcount_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14553 (SB_DFFE): \thedesign.genbus.packxi.r_word [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10202 (SB_DFF): \thedesign.r_pwrcount_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17468 (SB_DFFE): \thedesign.genbus.genhex.o_gx_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17471 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17472 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17473 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17474 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17475 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17469 (SB_DFFE): \thedesign.genbus.genhex.o_gx_char [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18071 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18072 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17943 (SB_DFF): \thedesign.sdrami.bank_active[0] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10869 (SB_DFFE): \thedesign.swic.cmd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17947 (SB_DFFE): \thedesign.genbus.addnl.last_cr = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17950 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17951 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17953 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14617 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17954 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18073 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17948 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17955 (SB_DFFE): \thedesign.genbus.addnl.o_nl_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10867 (SB_DFFE): \thedesign.swic.cmd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18036 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_stb = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18037 (SB_DFF): \thedesign.swic.thecpu.pf.o_wb_cyc = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18587 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdB [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18038 (SB_DFFE): \thedesign.swic.thecpu.pf.inflight [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18040 (SB_DFFE): \thedesign.swic.thecpu.pf.invalid_bus_cycle = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18039 (SB_DFFE): \thedesign.swic.thecpu.pf.inflight [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18042 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18043 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18046 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18047 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18048 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18049 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18050 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18051 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18052 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18053 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18054 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18055 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18056 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18057 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18058 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18059 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18060 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18061 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18062 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18063 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18066 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18041 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18064 (SB_DFFE): \thedesign.swic.thecpu.pf.o_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18067 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18068 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18069 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18070 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17944 (SB_DFF): \thedesign.sdrami.bank_active[0] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17945 (SB_DFF): \thedesign.sdrami.bank_active[0] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17952 (SB_DFFE): \thedesign.genbus.addnl.o_nl_byte [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14608 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18076 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18078 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14597 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18044 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18077 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18082 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18083 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18084 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18085 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18086 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18087 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18088 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18089 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18090 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18091 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [26] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18092 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [27] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18093 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18094 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [29] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18095 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [30] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18096 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [31] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18065 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18122 (SB_DFFE): \thedesign.swic.thecpu.pf.o_illegal = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18123 (SB_DFFE): \thedesign.swic.thecpu.pf.cache_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18045 (SB_DFFE): \thedesign.swic.thecpu.pf.o_wb_addr [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18074 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18081 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18592 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdA [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18079 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10205 (SB_DFF): \thedesign.r_pwrcount_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18506 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18507 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18508 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18509 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18510 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18511 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18512 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18513 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18514 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18515 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18516 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18517 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18518 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18519 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18520 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18521 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18522 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18523 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18524 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18525 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18526 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18527 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18528 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18503 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_illegal = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$15428 (SB_DFFE): \thedesign.swic.thecpu.pf_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18585 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdB [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18569 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_DV = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18586 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdB [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18594 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdA [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18597 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18596 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18598 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18599 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18600 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18601 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10201 (SB_DFF): \thedesign.r_pwrcount_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18595 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdR [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18603 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.GEN_CIS_PHASE.r_phase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19344 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_lcl = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19345 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.r_wb_cyc_gbl = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19346 (SB_DFF): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_stb_gbl = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19385 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19352 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19353 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19354 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19351 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_sel [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14616 (SB_DFFE): \thedesign.genbus.packxi.o_pck_word [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19380 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19378 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19381 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19382 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19383 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19384 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19386 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19387 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19388 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19389 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19390 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19391 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19392 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19393 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18593 (SB_DFFE): \thedesign.swic.thecpu.instruction_decoder.o_dcdA [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19397 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19398 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19399 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19400 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19401 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19402 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19403 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19404 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19405 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19406 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19407 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19408 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19409 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19379 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17184 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19411 (SB_DFF): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19410 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19394 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19395 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19396 (SB_DFFE): \thedesign.swic.thecpu.NO_CACHE.MEM.domem.o_wb_data [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$17169 (SB_DFFE): \thedesign.genbus.addidles.o_idl_word [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19863 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19864 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.o_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19866 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.o_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19867 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_err = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19870 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_bit [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19871 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_bit [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19872 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_bit [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19868 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_bit [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19873 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.last_bit = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19874 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19940 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19941 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19942 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19943 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19944 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19945 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19946 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19947 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19948 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19949 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19950 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19951 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19952 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19953 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19954 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19955 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19956 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19957 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19958 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19959 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19960 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19961 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19962 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19963 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19964 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19965 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19966 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19967 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19968 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19969 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19970 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19973 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19939 (SB_DFFE): \thedesign.swic.thecpu.DIVIDE.thedivide.r_divisor [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19971 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.r_sign = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19974 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19975 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19976 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19977 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19978 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19979 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19980 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19981 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19982 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19983 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19984 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19985 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19986 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19987 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19988 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19989 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19990 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19991 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19992 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19993 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19994 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19995 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19996 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19997 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19998 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19999 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20000 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20001 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20002 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20003 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$19972 (SB_DFF): \thedesign.swic.thecpu.DIVIDE.thedivide.o_quotient [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$18075 (SB_DFFE): \thedesign.swic.thecpu.pf.o_insn [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14569 (SB_DFFE): \thedesign.genbus.packxi.r_word [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10211 (SB_DFF): \thedesign.r_pwrcount_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14561 (SB_DFFE): \thedesign.genbus.packxi.r_word [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$20686 (SB_DFF): \thedesign.swic.thecpu.doalu.r_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23068 (SB_DFF): \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.almost_done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23069 (SB_DFF): \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23070 (SB_DFFE): \thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy = 0

36.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in toplevel.
  Merging $auto$simplemap.cc:277:simplemap_mux$11710 (A=$techmap\thedesign.consolei.$procmux$4993_Y, B=1'0, S=$techmap\thedesign.consolei.$logic_and$../hexbus/console.v:291$2101_Y) into $auto$simplemap.cc:420:simplemap_dff$11643 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19858 (A=$auto$opt_expr.cc:190:group_cell_inputs$9593 [0], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[2][4][0]$y$9825) into $auto$simplemap.cc:420:simplemap_dff$11220 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10342 (A=\thedesign.hb_dwbi_delay.o_dly_cyc, B=1'0, S=$auto$opt_reduce.cc:132:opt_mux$8464) into $auto$simplemap.cc:420:simplemap_dff$10040 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27780 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10405_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10060 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27765 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10390_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10045 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27776 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10056 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27777 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10057 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27789 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10414_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10069 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27781 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10406_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10061 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27768 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10393_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10048 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27784 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10409_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10064 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27787 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10412_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10067 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27790 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10415_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10070 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27772 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10397_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10052 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27778 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10058 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27773 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10398_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10053 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27763 (A=1'1, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10388_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10043 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27774 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10399_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10054 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27792 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10417_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10072 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27779 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10404_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10059 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27769 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10394_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10049 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27791 (A=1'1, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10416_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10071 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27788 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10413_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10068 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27785 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10410_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10065 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27775 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10055 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27786 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10411_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10066 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27762 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10387_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10042 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10432 (A=1'0, B=$techmap\thedesign.$logic_and$main.v:469$46_Y, S=\thedesign.hb_dwbi_delay.o_dly_cyc) into $auto$simplemap.cc:420:simplemap_dff$10074 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27782 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10407_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10062 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27771 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10396_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10051 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27793 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10418_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10073 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10433 (A=1'0, B=\thedesign.r_wb_dio_ack [0], S=\thedesign.hb_dwbi_delay.o_dly_cyc) into $auto$simplemap.cc:420:simplemap_dff$10075 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27783 (A=1'1, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10408_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10063 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10589 (A=\thedesign.genbus.wbexec.o_wb_cyc, B=1'0, S=$auto$opt_reduce.cc:132:opt_mux$8462) into $auto$simplemap.cc:420:simplemap_dff$10143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10686 (A=$techmap\thedesign.$add$main.v:1020$105_Y [31], B=1'1, S=\thedesign.r_pwrcount_data [31]) into $auto$simplemap.cc:420:simplemap_dff$10232 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20485 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$logic_and$cpu/div.v:334$1811_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20899 (A=$techmap\thedesign.swic.thecpu.doalu.$logic_or$cpu/cpuops.v:188$3372_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20687 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12392 (A=$techmap\thedesign.watchdogi.$eq$cpu/ziptimer.v:159$2577_Y, B=1'0, S=\thedesign.watchdogi.wb_write) into $auto$simplemap.cc:420:simplemap_dff$12338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18850 (A=$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5447_Y, B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.i_reset) into $auto$simplemap.cc:420:simplemap_dff$18604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17228 (A=1'0, B=\thedesign.genbus.addints.o_int_word [0], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17041 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [0], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$16994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19859 (A=$auto$opt_expr.cc:190:group_cell_inputs$9593 [1], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[2][4][0]$y$9825) into $auto$simplemap.cc:420:simplemap_dff$11221 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23848 (A=1'1, B=$auto$simplemap.cc:127:simplemap_reduce$23812 [0], S=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14479_Y) into $auto$simplemap.cc:420:simplemap_dff$14038 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17957 (A=$techmap\thedesign.genbus.addnl.$procmux$5116_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17996 (A=$techmap\thedesign.genbus.addnl.$procmux$5063_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11343 (A=$techmap\thedesign.hb_dwbi_delay.$procmux$6011_Y, B=1'0, S=$techmap\thedesign.hb_dwbi_delay.$logic_or$cpu/busdelay.v:156$2513_Y) into $auto$simplemap.cc:420:simplemap_dff$11001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11218 (A=$techmap\thedesign.hb_dwbi_delay.$procmux$6008_Y, B=1'0, S=$techmap\thedesign.hb_dwbi_delay.$logic_or$cpu/busdelay.v:156$2513_Y) into $auto$simplemap.cc:420:simplemap_dff$11062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11347 (A=1'0, B=$techmap\thedesign.hb_dwbi_delay.$logic_and$cpu/busdelay.v:156$2511_Y, S=\thedesign.hb_dwbi_delay.i_wb_cyc) into $auto$simplemap.cc:420:simplemap_dff$11064 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11346 (A=$techmap\thedesign.hb_dwbi_delay.$logic_and$cpu/busdelay.v:165$2519_Y, B=1'0, S=$techmap\thedesign.hb_dwbi_delay.$logic_or$cpu/busdelay.v:162$2516_Y) into $auto$simplemap.cc:420:simplemap_dff$11157 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11401 (A=1'0, B=$auto$simplemap.cc:168:logic_reduce$11562, S=\thedesign.bustimeri.wb_write) into $auto$simplemap.cc:420:simplemap_dff$11365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11471 (A=$techmap\thedesign.bustimeri.$eq$cpu/ziptimer.v:159$2475_Y, B=1'0, S=\thedesign.bustimeri.wb_write) into $auto$simplemap.cc:420:simplemap_dff$11383 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27626 (A=1'0, B=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$11671_Y, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11596 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27627 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27680, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11597 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27629 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27688, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11599 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27630 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27692, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27631 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27696, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11602 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27633 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27704, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27632 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27700, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27634 (A=1'0, B=$techmap$techmap\thedesign.consolei.$procmux$5020.$and$/usr/local/bin/../share/yosys/techmap.v:434$11668_Y [10], S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27624 (A=1'0, B=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$11669_Y, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11594 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27767 (A=1'0, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10392_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10047 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12088 (A=\thedesign.genbus.addnl.o_nl_stb, B=1'1, S=\thedesign.genbus.ps_full) into $auto$simplemap.cc:420:simplemap_dff$12076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27766 (A=1'1, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10391_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10046 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10450 (A=\thedesign.bustimeri.r_auto_reload, B=1'0, S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$10108 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12339 (A=1'0, B=$auto$simplemap.cc:168:logic_reduce$11562, S=\thedesign.watchdogi.wb_write) into $auto$simplemap.cc:420:simplemap_dff$12320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23023 (A=$auto$opt_expr.cc:190:group_cell_inputs$9588 [1], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[3][4][0]$y$9851) into $auto$simplemap.cc:420:simplemap_dff$12541 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23022 (A=$auto$opt_expr.cc:190:group_cell_inputs$9588 [0], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[3][4][0]$y$9851) into $auto$simplemap.cc:420:simplemap_dff$12540 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12814 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [1], B=1'0, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12815 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [2], B=1'0, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12816 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [3], B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12817 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [4], B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12818 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [5], B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12819 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [6], B=1'0, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12820 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [7], B=1'0, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12821 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [8], B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12822 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:125$235_Y [9], B=1'0, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12834 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:138$242_Y [1], B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12813 (A=$auto$simplemap.cc:309:simplemap_lut$45451, B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12835 (A=$techmap\thedesign.sdrami.$sub$wbsdram.v:138$242_Y [2], B=1'1, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12833 (A=$auto$simplemap.cc:309:simplemap_lut$45470, B=1'0, S=\thedesign.sdrami.refresh_cmd) into $auto$simplemap.cc:420:simplemap_dff$12581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13295 (A=$techmap\thedesign.sdrami.$procmux$6350_Y, B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12712 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13265 (A=$techmap\thedesign.sdrami.$procmux$6398_Y [0], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12713 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13266 (A=$techmap\thedesign.sdrami.$procmux$6398_Y [1], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12714 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13267 (A=$techmap\thedesign.sdrami.$procmux$6398_Y [2], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13304 (A=$techmap\thedesign.sdrami.$procmux$6321_Y, B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12716 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13074 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [1], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12720 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13075 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [2], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12721 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13076 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [3], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13077 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [4], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13078 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [5], B=1'1, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13079 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [6], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13080 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [7], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13081 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [8], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13082 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [9], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13271 (A=$techmap\thedesign.sdrami.$procmux$6381_Y [0], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13272 (A=$techmap\thedesign.sdrami.$procmux$6381_Y [1], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12919 (A=$techmap\thedesign.sdrami.$procmux$7931_Y [1], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13073 (A=$techmap\thedesign.sdrami.$procmux$7126_Y [0], B=1'1, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12918 (A=$techmap\thedesign.sdrami.$procmux$7931_Y [0], B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27628 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27684, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11598 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27625 (A=1'0, B=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$11670_Y, S=$techmap$techmap\thedesign.consolei.$procmux$5020.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11664_Y) into $auto$simplemap.cc:420:simplemap_dff$11595 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13891 (A=1'1, B=\thedesign.hb_dwbi_delay.o_dly_data [31], S=\thedesign.sdramscopei.write_to_control) into $auto$simplemap.cc:420:simplemap_dff$13797 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13904 (A=1'0, B=$techmap\thedesign.sdramscopei.$add$wbscope.v:236$2644_Y [1], S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13905 (A=1'0, B=$techmap\thedesign.sdramscopei.$add$wbscope.v:236$2644_Y [2], S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13906 (A=1'0, B=$techmap\thedesign.sdramscopei.$add$wbscope.v:236$2644_Y [3], S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13916 (A=1'0, B=$techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652_Y [1], S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13903 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$45546, S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13911 (A=$auto$rtlil.cc:1866:ReduceOr$8560, B=1'0, S=$techmap\thedesign.sdramscopei.$logic_or$wbscope.v:239$2647_Y) into $auto$simplemap.cc:420:simplemap_dff$13803 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13917 (A=1'0, B=$techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652_Y [2], S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13918 (A=1'0, B=$techmap\thedesign.sdramscopei.$add$wbscope.v:267$2652_Y [3], S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13925 (A=$techmap\thedesign.sdramscopei.$add$wbscope.v:358$2664_Y [1], B=1'0, S=$techmap\thedesign.sdramscopei.$logic_or$wbscope.v:355$2662_Y) into $auto$simplemap.cc:420:simplemap_dff$13815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13915 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$45565, S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13912 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5910_Y, S=\thedesign.sdramscopei.br_config [2]) into $auto$simplemap.cc:420:simplemap_dff$13808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13926 (A=$techmap\thedesign.sdramscopei.$add$wbscope.v:358$2664_Y [2], B=1'0, S=$techmap\thedesign.sdramscopei.$logic_or$wbscope.v:355$2662_Y) into $auto$simplemap.cc:420:simplemap_dff$13816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13927 (A=$techmap\thedesign.sdramscopei.$add$wbscope.v:358$2664_Y [3], B=1'0, S=$techmap\thedesign.sdramscopei.$logic_or$wbscope.v:355$2662_Y) into $auto$simplemap.cc:420:simplemap_dff$13817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13924 (A=$auto$simplemap.cc:309:simplemap_lut$45584, B=1'0, S=$techmap\thedesign.sdramscopei.$logic_or$wbscope.v:355$2662_Y) into $auto$simplemap.cc:420:simplemap_dff$13814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13940 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [4], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13826 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13941 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [5], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13827 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13942 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [6], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13943 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [7], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13944 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [8], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13945 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [9], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13946 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [10], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13947 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [11], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13948 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [12], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13949 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [13], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13950 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [14], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13836 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13951 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [15], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13837 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13952 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [16], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13838 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13953 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [17], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13839 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13954 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [18], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13840 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13955 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [19], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13841 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13956 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [20], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13842 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13957 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [21], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13958 (A=1'1, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [22], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13959 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [23], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13960 (A=1'0, B=$techmap\thedesign.sdramscopei.$procmux$5886_Y [24], S=\thedesign.bkrami.last_addr [0]) into $auto$simplemap.cc:420:simplemap_dff$13846 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27764 (A=1'1, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10389_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10044 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27770 (A=1'1, B=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10395_Y, S=$techmap$techmap\thedesign.$procmux$8030.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$10381_Y) into $auto$simplemap.cc:420:simplemap_dff$10050 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13293 (A=$techmap\thedesign.sdrami.$procmux$6358_Y, B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12711 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13245 (A=$techmap\thedesign.sdrami.$procmux$6889_Y, B=1'0, S=\thedesign.sdrami.maintenance_mode) into $auto$simplemap.cc:420:simplemap_dff$12707 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20019 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5689_Y [1], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19869 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23845 (A=1'1, B=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14503_Y, S=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14479_Y) into $auto$simplemap.cc:420:simplemap_dff$14035 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23846 (A=1'1, B=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14504_Y, S=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14479_Y) into $auto$simplemap.cc:420:simplemap_dff$14036 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23847 (A=1'1, B=$auto$simplemap.cc:127:simplemap_reduce$23791, S=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14479_Y) into $auto$simplemap.cc:420:simplemap_dff$14037 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23844 (A=1'1, B=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14502_Y, S=$techmap$techmap\thedesign.genbus.dechxi.$procmux$5320.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14479_Y) into $auto$simplemap.cc:420:simplemap_dff$14034 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14620 (A=$techmap\thedesign.genbus.packxi.$logic_and$../hexbus/hbpack.v:78$2053_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14629 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [6], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14625 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [2], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14626 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [3], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14627 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [4], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14752 (A=\thedesign.genbus.packxi.r_word [27], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14630 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [7], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26903 (A=1'0, B=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17909_Y, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14631 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [8], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14633 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [10], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14634 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [11], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14635 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [12], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14636 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [13], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14637 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [14], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14638 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [15], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14639 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [16], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14641 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [18], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14642 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [19], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14643 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [20], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14644 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [21], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14645 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [22], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14646 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [23], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14647 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [24], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14648 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [25], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14649 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [26], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14650 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [27], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14651 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [28], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14652 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [29], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14653 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [30], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14654 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [31], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14719 (A=\thedesign.genbus.dechxi.o_dh_bits [0], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14623 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [0], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14720 (A=\thedesign.genbus.dechxi.o_dh_bits [1], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14726 (A=\thedesign.genbus.packxi.r_word [1], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14727 (A=\thedesign.genbus.packxi.r_word [2], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14728 (A=\thedesign.genbus.packxi.r_word [3], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14729 (A=\thedesign.genbus.packxi.r_word [4], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14730 (A=\thedesign.genbus.packxi.r_word [5], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14731 (A=\thedesign.genbus.packxi.r_word [6], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14732 (A=\thedesign.genbus.packxi.r_word [7], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14733 (A=\thedesign.genbus.packxi.r_word [8], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14734 (A=\thedesign.genbus.packxi.r_word [9], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14735 (A=\thedesign.genbus.packxi.r_word [10], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14737 (A=\thedesign.genbus.packxi.r_word [12], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14738 (A=\thedesign.genbus.packxi.r_word [13], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14739 (A=\thedesign.genbus.packxi.r_word [14], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14740 (A=\thedesign.genbus.packxi.r_word [15], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14741 (A=\thedesign.genbus.packxi.r_word [16], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14742 (A=\thedesign.genbus.packxi.r_word [17], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14743 (A=\thedesign.genbus.packxi.r_word [18], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14744 (A=\thedesign.genbus.packxi.r_word [19], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14745 (A=\thedesign.genbus.packxi.r_word [20], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14746 (A=\thedesign.genbus.packxi.r_word [21], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14748 (A=\thedesign.genbus.packxi.r_word [23], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14749 (A=\thedesign.genbus.packxi.r_word [24], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14750 (A=\thedesign.genbus.packxi.r_word [25], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14751 (A=\thedesign.genbus.packxi.r_word [26], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17355 (A=$techmap\thedesign.genbus.unpackx.$procmux$5306_Y [3], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14753 (A=\thedesign.genbus.packxi.r_word [28], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14754 (A=\thedesign.genbus.packxi.r_word [29], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14757 (A=\thedesign.genbus.packxi.r_word [32], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14758 (A=\thedesign.genbus.packxi.r_word [33], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16002 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [2], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14725 (A=\thedesign.genbus.packxi.r_word [0], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14924 (A=$techmap\thedesign.genbus.wbexec.$procmux$5265_Y, B=1'0, S=$techmap\thedesign.genbus.wbexec.$logic_or$../hexbus/hbexec.v:122$1937_Y) into $auto$simplemap.cc:420:simplemap_dff$14815 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14917 (A=$techmap\thedesign.genbus.wbexec.$procmux$5280_Y, B=1'0, S=$techmap\thedesign.genbus.wbexec.$logic_or$../hexbus/hbexec.v:122$1937_Y) into $auto$simplemap.cc:420:simplemap_dff$14816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18636 (A=1'0, B=$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5525_Y [0], S=\thedesign.swic.thecpu.instruction_decoder.iword [31]) into $auto$simplemap.cc:420:simplemap_dff$18505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13002 (A=$auto$opt_expr.cc:190:group_cell_inputs$9599 [1], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[1][4][0]$y$9797) into $auto$simplemap.cc:420:simplemap_dff$16985 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17042 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [1], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$16995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17043 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [2], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$16996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17044 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [3], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$16997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17045 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [4], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$16998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17046 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [5], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$16999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17047 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [6], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17048 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [7], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17049 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [8], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17050 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [9], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17051 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [10], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17052 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [11], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17053 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [12], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17054 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [13], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17055 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [14], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17056 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [15], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17057 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [16], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15058 (A=$auto$wreduce.cc:460:run$8482 [2], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17058 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [17], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15060 (A=$auto$wreduce.cc:460:run$8482 [4], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17059 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [18], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15062 (A=$auto$wreduce.cc:460:run$8482 [6], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17060 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [19], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15064 (A=$auto$wreduce.cc:460:run$8482 [8], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17061 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [20], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15066 (A=$auto$wreduce.cc:460:run$8482 [10], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17062 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [21], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15068 (A=$auto$wreduce.cc:460:run$8482 [12], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14894 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17063 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [22], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15070 (A=$auto$wreduce.cc:460:run$8482 [14], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14896 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17064 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [23], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15072 (A=$auto$wreduce.cc:460:run$8482 [16], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14898 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17065 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [24], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15074 (A=$auto$wreduce.cc:460:run$8482 [18], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17066 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [25], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15076 (A=$auto$wreduce.cc:460:run$8482 [20], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17067 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [26], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15078 (A=$auto$wreduce.cc:460:run$8482 [22], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17068 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [27], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15080 (A=$auto$wreduce.cc:460:run$8482 [24], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17069 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [28], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15082 (A=$auto$wreduce.cc:460:run$8482 [26], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17070 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [29], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15084 (A=$auto$wreduce.cc:460:run$8482 [28], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14910 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15086 (A=$auto$wreduce.cc:460:run$8482 [30], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17072 (A=1'0, B=\thedesign.genbus.wbexec.o_rsp_word [31], S=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y) into $auto$simplemap.cc:420:simplemap_dff$17025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15056 (A=$auto$wreduce.cc:460:run$8482 [0], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14882 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15620 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [25], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15299 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15621 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [26], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15300 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15622 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [27], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15301 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15623 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [28], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15302 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15624 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [29], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15303 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15625 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [30], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15304 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15595 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [0], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15274 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15626 (A=$techmap\thedesign.swic.thecpu.$procmux$4948_Y [31], B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.o_dcdA [5]) into $auto$simplemap.cc:420:simplemap_dff$15305 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17194 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [1], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17128 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17195 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [2], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17129 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17196 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [3], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17130 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17197 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [4], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17131 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17198 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [5], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17132 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17199 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [6], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17133 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17200 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [7], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17134 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15735 (A=$techmap\thedesign.swic.thecpu.$add$cpu/zipcpu.v:994$3750_Y [0], B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_and$cpu/zipcpu.v:991$3748_Y) into $auto$simplemap.cc:420:simplemap_dff$15306 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17201 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [8], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17135 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25287 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$25183 [2], S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17202 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [9], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17136 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25289 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$25201 [1], S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15341 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17203 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [10], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17137 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25291 (A=1'0, B=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15859_Y, S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25286 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$25196 [1], S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15883 (A=$techmap\thedesign.swic.thecpu.$procmux$4878_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15880 (A=$techmap\thedesign.swic.thecpu.$procmux$4886_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15877 (A=$techmap\thedesign.swic.thecpu.$procmux$4894_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15874 (A=$techmap\thedesign.swic.thecpu.$procmux$4902_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15886 (A=$techmap\thedesign.swic.thecpu.$logic_and$cpu/zipcpu.v:1085$3787_Y, B=1'0, S=\thedesign.swic.thecpu.new_pc) into $auto$simplemap.cc:420:simplemap_dff$15349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15888 (A=\thedesign.swic.thecpu.instruction_decoder.o_illegal, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15890 (A=$techmap\thedesign.swic.thecpu.$logic_and$cpu/zipcpu.v:1472$4036_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15352 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17204 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [11], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17138 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17205 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [12], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17139 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17206 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [13], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17140 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17207 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [14], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17141 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17208 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [15], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17142 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17209 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [16], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17210 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [17], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17144 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17211 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [18], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17145 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17212 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [19], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17146 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17213 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [20], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17147 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17214 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [21], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17215 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [22], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17149 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17216 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [23], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17217 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [24], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17218 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [25], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17219 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [26], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15891 (A=$techmap\thedesign.swic.thecpu.$procmux$4844_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15385 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15895 (A=$techmap\thedesign.swic.thecpu.$logic_and$cpu/zipcpu.v:1554$3820_Y, B=1'0, S=\thedesign.swic.thecpu.new_pc) into $auto$simplemap.cc:420:simplemap_dff$15386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15898 (A=\thedesign.swic.thecpu.mem_ce, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15387 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17220 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [27], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17154 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17221 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [28], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17155 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17222 (A=$techmap\thedesign.genbus.addidles.$add$../hexbus/hbidle.v:77$1977_Y [29], B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17156 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15915 (A=\thedesign.swic.thecpu.wr_spreg_vl [7], B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:1866$3885_Y) into $auto$simplemap.cc:420:simplemap_dff$15396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15917 (A=\thedesign.swic.thecpu.wr_spreg_vl [6], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15919 (A=$techmap\thedesign.swic.thecpu.$procmux$4804_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17229 (A=1'0, B=\thedesign.genbus.addints.o_int_word [1], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15927 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [2], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17230 (A=1'0, B=\thedesign.genbus.addints.o_int_word [2], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15929 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [4], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17231 (A=1'0, B=\thedesign.genbus.addints.o_int_word [3], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15931 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [6], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17232 (A=1'0, B=\thedesign.genbus.addints.o_int_word [4], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15933 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [8], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17233 (A=1'0, B=\thedesign.genbus.addints.o_int_word [5], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15935 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [10], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17234 (A=1'0, B=\thedesign.genbus.addints.o_int_word [6], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15937 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [12], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17235 (A=1'0, B=\thedesign.genbus.addints.o_int_word [7], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15939 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [14], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17236 (A=1'0, B=\thedesign.genbus.addints.o_int_word [8], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15941 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [16], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17237 (A=1'0, B=\thedesign.genbus.addints.o_int_word [9], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15943 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [18], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16018 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [18], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16019 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [19], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16020 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [20], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15947 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [22], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17241 (A=1'0, B=\thedesign.genbus.addints.o_int_word [13], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17239 (A=1'0, B=\thedesign.genbus.addints.o_int_word [11], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17255 (A=1'0, B=\thedesign.genbus.addints.o_int_word [27], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17256 (A=1'0, B=\thedesign.genbus.addints.o_int_word [28], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16008 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [8], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17245 (A=1'0, B=\thedesign.genbus.addints.o_int_word [17], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17246 (A=1'0, B=\thedesign.genbus.addints.o_int_word [18], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16012 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [12], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17247 (A=1'0, B=\thedesign.genbus.addints.o_int_word [19], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16014 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [14], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17248 (A=1'0, B=\thedesign.genbus.addints.o_int_word [20], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16016 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [16], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17249 (A=1'0, B=\thedesign.genbus.addints.o_int_word [21], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17242 (A=1'0, B=\thedesign.genbus.addints.o_int_word [14], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16005 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [5], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17240 (A=1'0, B=\thedesign.genbus.addints.o_int_word [12], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17251 (A=1'0, B=\thedesign.genbus.addints.o_int_word [23], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16022 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [22], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17252 (A=1'0, B=\thedesign.genbus.addints.o_int_word [24], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15922 (A=$techmap\thedesign.swic.thecpu.$procmux$4796_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16150 (A=$techmap\thedesign.swic.thecpu.$logic_and$cpu/zipcpu.v:1933$4045_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15450 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16188 (A=$techmap\thedesign.swic.thecpu.$procmux$4692_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:1931$4044_Y) into $auto$simplemap.cc:420:simplemap_dff$15468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16198 (A=$techmap\thedesign.swic.thecpu.$procmux$4665_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19670 (A=$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5757_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$19412 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16159 (A=$techmap\thedesign.swic.thecpu.$logic_and$cpu/zipcpu.v:1215$4020_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16161 (A=$techmap\thedesign.swic.thecpu.$procmux$4709_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$15460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17254 (A=1'0, B=\thedesign.genbus.addints.o_int_word [26], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16006 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [6], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16007 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [7], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16024 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [24], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16191 (A=$techmap\thedesign.swic.thecpu.$procmux$4684_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16201 (A=$techmap\thedesign.swic.thecpu.$procmux$4657_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:2050$4084_Y) into $auto$simplemap.cc:420:simplemap_dff$15471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16204 (A=$techmap\thedesign.swic.thecpu.$procmux$4649_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:2050$4084_Y) into $auto$simplemap.cc:420:simplemap_dff$15472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16207 (A=$techmap\thedesign.swic.thecpu.$procmux$4641_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:2050$4084_Y) into $auto$simplemap.cc:420:simplemap_dff$15473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16210 (A=$techmap\thedesign.swic.thecpu.$procmux$4633_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:2050$4084_Y) into $auto$simplemap.cc:420:simplemap_dff$15474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16213 (A=$techmap\thedesign.swic.thecpu.$procmux$4625_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16216 (A=$techmap\thedesign.swic.thecpu.$procmux$4617_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:2050$4084_Y) into $auto$simplemap.cc:420:simplemap_dff$15476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16219 (A=\thedesign.swic.thecpu.GEN_ALU_PHASE.r_alu_phase, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14628 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [5], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16317 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15531 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16319 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15533 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16320 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15534 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16321 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15535 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16221 (A=$techmap\thedesign.swic.thecpu.$procmux$4604_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.$logic_or$cpu/zipcpu.v:2050$4084_Y) into $auto$simplemap.cc:420:simplemap_dff$15478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17259 (A=1'0, B=\thedesign.genbus.addints.o_int_word [31], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16315 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15529 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16316 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15530 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16318 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4568_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15532 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16274 (A=1'0, B=$techmap\thedesign.swic.thecpu.$procmux$4591_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$16369) into $auto$simplemap.cc:420:simplemap_dff$15504 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13001 (A=$auto$opt_expr.cc:190:group_cell_inputs$9599 [0], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[1][4][0]$y$9797) into $auto$simplemap.cc:420:simplemap_dff$16984 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17028 (A=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:66$1995_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$16989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17031 (A=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:66$1995_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$16990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17034 (A=$techmap\thedesign.genbus.addints.$logic_and$../hexbus/hbints.v:103$2021_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$16991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17037 (A=$techmap\thedesign.genbus.addints.$procmux$5137_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$16992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15057 (A=$auto$wreduce.cc:460:run$8482 [1], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14883 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15059 (A=$auto$wreduce.cc:460:run$8482 [3], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15061 (A=$auto$wreduce.cc:460:run$8482 [5], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15063 (A=$auto$wreduce.cc:460:run$8482 [7], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15065 (A=$auto$wreduce.cc:460:run$8482 [9], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15067 (A=$auto$wreduce.cc:460:run$8482 [11], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14893 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15069 (A=$auto$wreduce.cc:460:run$8482 [13], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14895 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15071 (A=$auto$wreduce.cc:460:run$8482 [15], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14897 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15073 (A=$auto$wreduce.cc:460:run$8482 [17], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15075 (A=$auto$wreduce.cc:460:run$8482 [19], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15077 (A=$auto$wreduce.cc:460:run$8482 [21], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15079 (A=$auto$wreduce.cc:460:run$8482 [23], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15081 (A=$auto$wreduce.cc:460:run$8482 [25], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15083 (A=$auto$wreduce.cc:460:run$8482 [27], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14909 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15085 (A=$auto$wreduce.cc:460:run$8482 [29], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15087 (A=$auto$wreduce.cc:460:run$8482 [31], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25288 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$25174 [2], S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15340 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25290 (A=1'0, B=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15858_Y, S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15342 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25292 (A=1'0, B=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15860_Y, S=$techmap$techmap\thedesign.swic.thecpu.$procmux$4907.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15845_Y) into $auto$simplemap.cc:420:simplemap_dff$15344 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17193 (A=$auto$simplemap.cc:309:simplemap_lut$45375, B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17127 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17223 (A=$auto$simplemap.cc:309:simplemap_lut$45394, B=1'0, S=$techmap\thedesign.genbus.addidles.$logic_or$../hexbus/hbidle.v:72$1976_Y) into $auto$simplemap.cc:420:simplemap_dff$17157 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17224 (A=$techmap\thedesign.genbus.addidles.$procmux$5177_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15928 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [3], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15930 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [5], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15932 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [7], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15934 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [9], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15936 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [11], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15938 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [13], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15940 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [15], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15942 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [17], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15944 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [19], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17250 (A=1'0, B=\thedesign.genbus.addints.o_int_word [22], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16010 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [10], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15945 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [20], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16009 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [9], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16011 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [11], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16013 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [13], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16015 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [15], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16017 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [17], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16004 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [4], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15949 (A=$techmap\thedesign.swic.thecpu.$procmux$4788_Y [24], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17243 (A=1'0, B=\thedesign.genbus.addints.o_int_word [15], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17244 (A=1'0, B=\thedesign.genbus.addints.o_int_word [16], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17370 (A=1'0, B=\thedesign.genbus.addidles.o_idl_word [1], S=$techmap\thedesign.genbus.unpackx.$logic_and$../hexbus/hbdeword.v:69$1910_Y) into $auto$simplemap.cc:420:simplemap_dff$17313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17353 (A=$techmap\thedesign.genbus.unpackx.$procmux$5306_Y [1], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17354 (A=$techmap\thedesign.genbus.unpackx.$procmux$5306_Y [2], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17352 (A=$techmap\thedesign.genbus.unpackx.$procmux$5306_Y [0], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17349 (A=$techmap\thedesign.genbus.unpackx.$procmux$5314_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14624 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [1], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17371 (A=1'0, B=\thedesign.genbus.addidles.o_idl_word [2], S=$techmap\thedesign.genbus.unpackx.$logic_and$../hexbus/hbdeword.v:69$1910_Y) into $auto$simplemap.cc:420:simplemap_dff$17314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17372 (A=1'0, B=\thedesign.genbus.addidles.o_idl_word [3], S=$techmap\thedesign.genbus.unpackx.$logic_and$../hexbus/hbdeword.v:69$1910_Y) into $auto$simplemap.cc:420:simplemap_dff$17315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17437 (A=1'0, B=$techmap\thedesign.genbus.unpackx.$procmux$5289_Y [4], S=$techmap\thedesign.genbus.unpackx.$logic_and$../hexbus/hbdeword.v:69$1910_Y) into $auto$simplemap.cc:420:simplemap_dff$17348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17369 (A=1'0, B=\thedesign.genbus.addidles.o_idl_word [0], S=$techmap\thedesign.genbus.unpackx.$logic_and$../hexbus/hbdeword.v:69$1910_Y) into $auto$simplemap.cc:420:simplemap_dff$17312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17476 (A=\thedesign.genbus.unpackx.o_dw_stb, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26904 (A=1'1, B=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17910_Y, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26905 (A=1'1, B=$auto$simplemap.cc:127:simplemap_reduce$25410, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26906 (A=1'0, B=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17912_Y, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26907 (A=1'0, B=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17913_Y, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26908 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$25326, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26902 (A=1'1, B=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17908_Y, S=$techmap$techmap\thedesign.genbus.genhex.$procmux$5191.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$17882_Y) into $auto$simplemap.cc:420:simplemap_dff$17469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13070 (A=$auto$opt_expr.cc:190:group_cell_inputs$9596 [0], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[0][4][0]$y$9765) into $auto$simplemap.cc:420:simplemap_dff$17943 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14756 (A=\thedesign.genbus.packxi.r_word [31], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17961 (A=$techmap\thedesign.genbus.addnl.$procmux$5102_Y, B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$17955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18160 (A=$techmap\thedesign.swic.thecpu.pf.$procmux$5431_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.pf.$logic_or$cpu/dblfetch.v:88$4484_Y) into $auto$simplemap.cc:420:simplemap_dff$18036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18157 (A=$techmap\thedesign.swic.thecpu.pf.$procmux$5441_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.pf.$logic_or$cpu/dblfetch.v:88$4484_Y) into $auto$simplemap.cc:420:simplemap_dff$18037 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18165 (A=1'0, B=$techmap$techmap\thedesign.swic.thecpu.pf.$procmux$5418.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18197_Y, S=\thedesign.swic.thecpu.pf.o_wb_cyc) into $auto$simplemap.cc:420:simplemap_dff$18038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18166 (A=1'0, B=$techmap$techmap\thedesign.swic.thecpu.pf.$procmux$5418.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18198_Y, S=\thedesign.swic.thecpu.pf.o_wb_cyc) into $auto$simplemap.cc:420:simplemap_dff$18039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18257 (A=$techmap\thedesign.swic.thecpu.pf.$procmux$5403_Y, B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.i_reset) into $auto$simplemap.cc:420:simplemap_dff$18064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13071 (A=$auto$opt_expr.cc:190:group_cell_inputs$9596 [1], B=1'0, S=$memory\thedesign.sdrami.bank_active$wren[0][4][0]$y$9765) into $auto$simplemap.cc:420:simplemap_dff$17944 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14747 (A=\thedesign.genbus.packxi.r_word [22], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14736 (A=\thedesign.genbus.packxi.r_word [11], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18372 (A=$techmap\thedesign.swic.thecpu.pf.$procmux$5380_Y, B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.i_reset) into $auto$simplemap.cc:420:simplemap_dff$18122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18376 (A=$techmap\thedesign.swic.thecpu.pf.$procmux$5372_Y, B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.i_reset) into $auto$simplemap.cc:420:simplemap_dff$18123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18606 (A=$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5550_Y, B=1'1, S=\thedesign.swic.thecpu.instruction_decoder.w_lock) into $auto$simplemap.cc:420:simplemap_dff$18503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16003 (A=$techmap\thedesign.swic.thecpu.$procmux$4780_Y [3], B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$15428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19001 (A=\thedesign.swic.thecpu.instruction_decoder.iword [21], B=1'0, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:269$4377_Y) into $auto$simplemap.cc:420:simplemap_dff$18579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18716 (A=\thedesign.swic.thecpu.instruction_decoder.w_cis_op [1], B=1'0, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:482$4445_Y) into $auto$simplemap.cc:420:simplemap_dff$18573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18717 (A=\thedesign.swic.thecpu.instruction_decoder.w_cis_op [2], B=1'1, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:482$4445_Y) into $auto$simplemap.cc:420:simplemap_dff$18574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18715 (A=\thedesign.swic.thecpu.instruction_decoder.w_cis_op [0], B=1'1, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:482$4445_Y) into $auto$simplemap.cc:420:simplemap_dff$18572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18718 (A=\thedesign.swic.thecpu.instruction_decoder.w_cis_op [3], B=1'1, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:482$4445_Y) into $auto$simplemap.cc:420:simplemap_dff$18575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19000 (A=\thedesign.swic.thecpu.instruction_decoder.iword [20], B=1'0, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:269$4377_Y) into $auto$simplemap.cc:420:simplemap_dff$18578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18999 (A=\thedesign.swic.thecpu.instruction_decoder.iword [19], B=1'0, S=$techmap\thedesign.swic.thecpu.instruction_decoder.$logic_or$cpu/idecode.v:269$4377_Y) into $auto$simplemap.cc:420:simplemap_dff$18577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18846 (A=$techmap\thedesign.swic.thecpu.instruction_decoder.$procmux$5458_Y, B=1'0, S=\thedesign.swic.thecpu.instruction_decoder.i_reset) into $auto$simplemap.cc:420:simplemap_dff$18603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19450 (A=$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5829_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$19345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19456 (A=$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5813_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$19346 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27411 (A=1'1, B=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19647_Y, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19638_Y) into $auto$simplemap.cc:420:simplemap_dff$19352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27412 (A=1'1, B=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19648_Y, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19638_Y) into $auto$simplemap.cc:420:simplemap_dff$19353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27413 (A=1'1, B=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19649_Y, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19638_Y) into $auto$simplemap.cc:420:simplemap_dff$19354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27410 (A=1'1, B=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19646_Y, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5772.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19638_Y) into $auto$simplemap.cc:420:simplemap_dff$19351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14755 (A=\thedesign.genbus.packxi.r_word [30], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17253 (A=1'0, B=\thedesign.genbus.addints.o_int_word [25], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19669 (A=$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$logic_and$cpu/memops.v:215$4263_Y, B=1'0, S=\thedesign.swic.cmd_reset) into $auto$simplemap.cc:420:simplemap_dff$19411 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24306 (A=\thedesign.hb_dwbi_delay.o_wb_data [16], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19434 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24307 (A=\thedesign.hb_dwbi_delay.o_wb_data [17], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19435 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24308 (A=\thedesign.hb_dwbi_delay.o_wb_data [18], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19436 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24309 (A=\thedesign.hb_dwbi_delay.o_wb_data [19], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19437 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24310 (A=\thedesign.hb_dwbi_delay.o_wb_data [20], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19438 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24311 (A=\thedesign.hb_dwbi_delay.o_wb_data [21], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19439 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24312 (A=\thedesign.hb_dwbi_delay.o_wb_data [22], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19440 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24313 (A=\thedesign.hb_dwbi_delay.o_wb_data [23], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19441 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24314 (A=\thedesign.hb_dwbi_delay.o_wb_data [24], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19442 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24315 (A=\thedesign.hb_dwbi_delay.o_wb_data [25], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19443 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24316 (A=\thedesign.hb_dwbi_delay.o_wb_data [26], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24317 (A=\thedesign.hb_dwbi_delay.o_wb_data [27], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19445 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24318 (A=\thedesign.hb_dwbi_delay.o_wb_data [28], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19446 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24319 (A=\thedesign.hb_dwbi_delay.o_wb_data [29], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19447 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24320 (A=\thedesign.hb_dwbi_delay.o_wb_data [30], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19448 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24321 (A=\thedesign.hb_dwbi_delay.o_wb_data [31], B=1'0, S=$techmap$techmap\thedesign.swic.thecpu.NO_CACHE.MEM.domem.$procmux$5741.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$19749_Y) into $auto$simplemap.cc:420:simplemap_dff$19449 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$17238 (A=1'0, B=\thedesign.genbus.addints.o_int_word [10], S=$techmap\thedesign.genbus.addidles.$logic_and$../hexbus/hbidle.v:83$1980_Y) into $auto$simplemap.cc:420:simplemap_dff$17169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20005 (A=\thedesign.swic.thecpu.DIVIDE.thedivide.i_wr, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20008 (A=\thedesign.swic.thecpu.DIVIDE.thedivide.i_wr, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20013 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5709_Y, B=1'0, S=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$logic_or$cpu/div.v:173$1774_Y) into $auto$simplemap.cc:420:simplemap_dff$19866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20017 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$logic_and$cpu/div.v:175$1775_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19867 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20020 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5689_Y [2], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19870 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20021 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5689_Y [3], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19871 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20022 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5689_Y [4], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19872 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20018 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5689_Y [0], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19868 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20028 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5683_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19873 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20030 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$logic_and$cpu/div.v:241$1788_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19874 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20129 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [0], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20130 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [1], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20131 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [2], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20132 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [3], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20133 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [4], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20134 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [5], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20135 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [6], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20136 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [7], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20137 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [8], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20138 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [9], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20139 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [10], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20140 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [11], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20141 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [12], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20142 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [13], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20143 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [14], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20144 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [15], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20145 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [16], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20146 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [17], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20147 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [18], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20148 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [19], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20149 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [20], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20150 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [21], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20151 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [22], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20152 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [23], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20153 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [24], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20154 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [25], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20155 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [26], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20156 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [27], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20157 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [28], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20158 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [29], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20159 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5657_Y [30], B=1'1, S=\thedesign.swic.thecpu.DIVIDE.thedivide.pre_sign) into $auto$simplemap.cc:420:simplemap_dff$19938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20258 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [1], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19940 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20259 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [2], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20260 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [3], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20261 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [4], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20262 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [5], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20263 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [6], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20264 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [7], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20265 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [8], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20266 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [9], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20267 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [10], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20268 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [11], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20269 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [12], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20270 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [13], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20271 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [14], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20272 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [15], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20273 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [16], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20274 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [17], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20275 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [18], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20276 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [19], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20277 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [20], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20278 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [21], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20279 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [22], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20280 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [23], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20281 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [24], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20282 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [25], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20283 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [26], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20284 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [27], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20285 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [28], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20286 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [29], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20287 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [30], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20288 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [31], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20392 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [0], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19973 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20257 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5647_Y [0], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20385 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5637_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19971 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20393 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [1], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19974 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20394 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [2], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19975 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20395 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [3], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19976 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20396 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [4], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19977 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20397 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [5], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19978 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20398 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [6], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19979 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20399 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [7], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19980 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20400 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [8], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19981 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20401 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [9], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19982 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20402 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [10], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19983 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20403 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [11], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19984 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20404 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [12], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19985 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20405 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [13], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19986 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20406 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [14], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19987 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20407 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [15], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19988 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20408 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [16], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19989 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20409 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [17], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19990 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20410 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [18], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19991 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20411 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [19], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19992 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20412 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [20], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19993 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20413 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [21], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19994 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20414 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [22], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19995 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20415 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [23], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19996 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20416 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [24], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19997 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20417 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [25], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19998 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20418 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [26], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19999 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20419 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [27], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20000 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20420 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [28], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20421 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [29], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20002 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20422 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5617_Y [30], B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20388 (A=$techmap\thedesign.swic.thecpu.DIVIDE.thedivide.$procmux$5628_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$19972 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14640 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [17], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24342 (A=1'0, B=$techmap$techmap\thedesign.swic.thecpu.doalu.$procmux$5590.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20698_Y, S=$techmap$techmap\thedesign.swic.thecpu.doalu.$procmux$5590.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$20691_Y) into $auto$simplemap.cc:420:simplemap_dff$20653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14632 (A=$techmap\thedesign.genbus.packxi.$procmux$5039_Y [9], B=1'0, S=\thedesign.genbus.dechxi.o_reset) into $auto$simplemap.cc:420:simplemap_dff$14561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20898 (A=$techmap\thedesign.swic.thecpu.doalu.$logic_or$cpu/cpuops.v:167$3362_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$20686 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23278 (A=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5860_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$23069 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23275 (A=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$logic_and$cpu/slowmpy.v:86$4216_Y, B=1'0, S=\thedesign.swic.thecpu.DIVIDE.thedivide.i_reset) into $auto$simplemap.cc:420:simplemap_dff$23070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23355 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [2], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23072 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23356 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [3], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23073 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23357 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [4], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23074 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23358 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [5], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23075 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23359 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [6], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23076 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23360 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [7], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23077 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23361 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [8], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23078 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23362 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [9], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23079 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23363 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [10], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23080 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23364 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [11], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23081 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23365 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [12], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23082 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23366 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [13], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23083 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23367 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [14], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23084 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23368 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [15], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23085 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23369 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [16], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23086 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23370 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [17], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23087 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23371 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [18], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23088 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23372 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [19], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23089 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23373 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [20], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23090 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23374 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [21], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23091 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23375 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [22], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23092 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23376 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [23], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23093 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23377 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [24], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23094 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23378 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [25], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23095 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23379 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [26], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23096 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23380 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [27], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23097 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23381 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [28], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23098 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23382 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [29], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23099 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23383 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [30], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23100 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23384 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [31], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23101 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23385 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [32], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23102 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23386 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [0], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23103 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23387 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [1], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23104 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23388 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [2], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23105 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23389 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [3], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23106 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23390 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [4], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23107 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23391 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [5], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23108 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23392 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [6], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23109 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23393 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [7], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23110 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23394 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [8], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23111 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23395 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [9], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23112 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23396 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [10], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23113 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23397 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [11], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23114 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23398 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [12], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23115 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23399 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [13], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23116 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23400 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [14], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23117 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23401 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [15], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23118 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23402 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [16], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23119 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23403 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [17], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23120 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23404 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [18], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23121 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23405 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [19], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23122 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23406 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [20], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23123 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23407 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [21], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23124 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23408 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [22], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23125 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23409 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [23], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23126 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23410 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [24], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23127 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23411 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [25], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23128 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23412 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [26], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23129 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23413 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [27], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23130 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23414 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [28], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23131 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23415 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [29], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23132 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23416 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [30], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23133 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23417 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [31], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23134 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23418 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [32], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23135 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23354 (A=1'0, B=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.partial [1], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23071 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23419 (A=1'0, B=$techmap\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.$procmux$5839_Y [33], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23136 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23353 (A=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.i_b [32], B=1'0, S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23169 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23316 (A=1'0, B=$auto$wreduce.cc:460:run$8500 [1], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23204 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23317 (A=1'0, B=$auto$wreduce.cc:460:run$8500 [2], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23205 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23318 (A=1'0, B=$auto$wreduce.cc:460:run$8500 [3], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23319 (A=1'0, B=$auto$wreduce.cc:460:run$8500 [4], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23315 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$45831, S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23203 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23320 (A=1'1, B=$auto$wreduce.cc:460:run$8500 [5], S=\thedesign.swic.thecpu.doalu.thempy.IMPY.MPN1.MPN2.MPN3.MPYSLOW.slowmpyi.o_busy) into $auto$simplemap.cc:420:simplemap_dff$23208 (SB_DFF).

36.40. Executing ICE40_OPT pass (performing simple optimizations).

36.40.1. Running ICE40 specific optimizations.

36.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~1575 debug messages>

36.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~7098 debug messages>
Removed a total of 2366 cells.

36.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

36.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 691 unused cells and 13306 unused wires.
<suppressed ~695 debug messages>

36.40.6. Rerunning OPT passes. (Removed registers in this run.)

36.40.7. Running ICE40 specific optimizations.

36.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~12 debug messages>

36.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

36.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.40.12. Rerunning OPT passes. (Removed registers in this run.)

36.40.13. Running ICE40 specific optimizations.

36.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

36.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

36.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

36.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

36.40.18. Finished OPT passes. (There is nothing left to do.)

36.41. Executing TECHMAP pass (map to technology primitives).

36.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

36.41.2. Continuing TECHMAP pass.
No more expansions possible.

36.42. Executing ABC pass (technology mapping using ABC).

36.42.1. Extracting gate netlist of module `\toplevel' to `<abc-temp-dir>/input.blif'..
Extracted 7198 gates and 9930 wires to a netlist network with 2730 inputs and 1963 outputs.

36.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2781.
ABC: Participating nodes from both networks       =    5968.
ABC: Participating nodes from the first network   =    2827. (  74.30 % of nodes)
ABC: Participating nodes from the second network  =    3141. (  82.55 % of nodes)
ABC: Node pairs (any polarity)                    =    2827. (  74.30 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2194. (  57.66 % of names can be moved)
ABC: Total runtime =     0.73 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

36.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3803
ABC RESULTS:        internal signals:     5237
ABC RESULTS:           input signals:     2730
ABC RESULTS:          output signals:     1963
Removing temp directory.

36.43. Executing ICE40_WRAPCARRY pass (wrap carries).

36.44. Executing TECHMAP pass (map to technology primitives).

36.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

36.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 41 unused cells and 5162 unused wires.

36.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     4483
  1-LUT              269
  2-LUT              513
  3-LUT             2385
  4-LUT             1316
  with \SB_CARRY     661

Eliminating LUTs.
Number of LUTs:     4483
  1-LUT              269
  2-LUT              513
  3-LUT             2385
  4-LUT             1316
  with \SB_CARRY     661

Combining LUTs.
Number of LUTs:     4420
  1-LUT              261
  2-LUT              489
  3-LUT             2303
  4-LUT             1367
  with \SB_CARRY     661

Eliminated 0 LUTs.
Combined 63 LUTs.
<suppressed ~24462 debug messages>

36.46. Executing TECHMAP pass (map to technology primitives).

36.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

36.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110001101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100101100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100110011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111100000000 for cells of type $lut.
No more expansions possible.
<suppressed ~7540 debug messages>
Removed 0 unused cells and 8900 unused wires.

36.47. Executing AUTONAME pass.
Renamed 90194 objects in module toplevel (57 iterations).
<suppressed ~11603 debug messages>

36.48. Executing HIERARCHY pass (managing design hierarchy).

36.48.1. Analyzing design hierarchy..
Top module:  \toplevel

36.48.2. Analyzing design hierarchy..
Top module:  \toplevel
Removed 0 unused modules.

36.49. Printing statistics.

=== toplevel ===

   Number of wires:               5186
   Number of wire bits:          13603
   Number of public wires:        5186
   Number of public wire bits:   13603
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7471
     SB_CARRY                      666
     SB_DFF                        685
     SB_DFFE                       966
     SB_DFFESR                     305
     SB_DFFESS                      52
     SB_DFFSR                      313
     SB_DFFSS                       15
     SB_IO                          24
     SB_LUT4                      4420
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    24

36.50. Executing CHECK pass (checking for obvious problems).
checking module toplevel..
found and reported 0 problems.

36.51. Executing BLIF backend.

36.52. Executing JSON backend.

Warnings: 33 unique messages, 33 total
End of script. Logfile hash: ea8b5fb454
CPU: user 77.44s system 0.62s, MEM: 95.48 MB total, 82.02 MB resident
Yosys 0.9+932 (git sha1 823a08e0, gcc 8.3.0-6+rpi1 -fPIC -Os)
Time spent: 24% 26x opt_expr (18 sec), 18% 24x opt_clean (14 sec), ...
