Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 14 18:53:50 2024
| Host         : 4328_COMP-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys_adder_control_sets_placed.rpt
| Design       : nexys_adder
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------+--------------------+------------------+----------------+
|    Clock Signal   |   Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+-------------------+--------------------+------------------+----------------+
|  CLK100_IBUF_BUFG | DPr_i_1_n_0       | p_0_in             |                1 |              1 |
|  CLK100_IBUF_BUFG | semseg[3]_i_1_n_0 |                    |                3 |              4 |
|  CLK100_IBUF_BUFG | resetn_IBUF       | counter[9]_i_1_n_0 |                3 |             10 |
|  CLK100_IBUF_BUFG | ANreg[0]          | p_0_in             |                4 |             11 |
|  CLK100_IBUF_BUFG |                   | p_0_in             |                5 |             16 |
+-------------------+-------------------+--------------------+------------------+----------------+


