// Seed: 2222946403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
  logic id_5, id_6, id_7, id_8 = -1;
  always_latch @(negedge id_8);
endmodule
module module_1 (
    output supply0 id_0,
    input  supply0 id_1
);
  logic [-1 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_14 = 32'd99
) (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    output supply1 id_8,
    input uwire id_9,
    output wand id_10,
    output tri0 id_11
);
  wire id_13;
  parameter id_14 = 1;
  wire id_15;
  ;
  assign id_11 = 1;
  if (1) begin : LABEL_0
    defparam id_14.id_14 = -1; defparam id_14.id_14 = id_14;
  end
  assign module_3.id_13 = 0;
endmodule
module module_3 (
    output tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output tri0 id_14
);
  assign id_14 = id_2;
  module_2 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_2,
      id_7,
      id_5,
      id_1,
      id_12,
      id_1,
      id_10
  );
  logic id_16;
endmodule
