{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743211411952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743211411952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 21:23:31 2025 " "Processing started: Fri Mar 28 21:23:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743211411952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743211411952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743211411952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743211412306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743211412306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 3 3 " "Found 3 design units, including 3 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743211417247 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_LED " "Found entity 2: reg_LED" {  } { { "top.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743211417247 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_HEX " "Found entity 3: reg_HEX" {  } { { "top.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743211417247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743211417247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743211417293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 register_file.v(12) " "Verilog HDL Declaration information at register_file.v(12): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "register_file.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/register_file.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743211417325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 register_file.v(12) " "Verilog HDL Declaration information at register_file.v(12): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "register_file.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/register_file.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743211417325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 register_file.v(12) " "Verilog HDL Declaration information at register_file.v(12): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "register_file.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/register_file.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743211417325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 register_file.v(12) " "Verilog HDL Declaration information at register_file.v(12): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "register_file.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/register_file.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743211417325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743211417326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743211417326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF\"" {  } { { "top.v" "RF" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743211417326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_LED reg_LED:REGLED " "Elaborating entity \"reg_LED\" for hierarchy \"reg_LED:REGLED\"" {  } { { "top.v" "REGLED" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743211417336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_HEX reg_HEX:H3 " "Elaborating entity \"reg_HEX\" for hierarchy \"reg_HEX:H3\"" {  } { { "top.v" "H3" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743211417341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex7seg.v 1 1 " "Using design file hex7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/Projects/DE10-Lite-Projects/top/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743211417352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743211417352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg reg_HEX:H3\|hex7seg:SEG " "Elaborating entity \"hex7seg\" for hierarchy \"reg_HEX:H3\|hex7seg:SEG\"" {  } { { "top.v" "SEG" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743211417352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[6\] HEX3\[6\] " "Net \"HEX3\[6\]\", which fans out to \"HEX3\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[6\] " "Net is fed by \"reg_HEX:H3\|display\[6\]\"" {  } { { "top.v" "display\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417448 ""}  } { { "top.v" "HEX3\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[5\] HEX3\[5\] " "Net \"HEX3\[5\]\", which fans out to \"HEX3\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[5\] " "Net is fed by \"reg_HEX:H3\|display\[5\]\"" {  } { { "top.v" "display\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX3\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[4\] HEX3\[4\] " "Net \"HEX3\[4\]\", which fans out to \"HEX3\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[4\] " "Net is fed by \"reg_HEX:H3\|display\[4\]\"" {  } { { "top.v" "display\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX3\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[3\] HEX3\[3\] " "Net \"HEX3\[3\]\", which fans out to \"HEX3\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[3\] " "Net is fed by \"reg_HEX:H3\|display\[3\]\"" {  } { { "top.v" "display\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX3\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[2\] HEX3\[2\] " "Net \"HEX3\[2\]\", which fans out to \"HEX3\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[2\] " "Net is fed by \"reg_HEX:H3\|display\[2\]\"" {  } { { "top.v" "display\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX3\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[1\] HEX3\[1\] " "Net \"HEX3\[1\]\", which fans out to \"HEX3\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[1\] " "Net is fed by \"reg_HEX:H3\|display\[1\]\"" {  } { { "top.v" "display\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX3\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[0\] HEX3\[0\] " "Net \"HEX3\[0\]\", which fans out to \"HEX3\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H3\|display\[0\] " "Net is fed by \"reg_HEX:H3\|display\[0\]\"" {  } { { "top.v" "display\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX3\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[6\] HEX2\[6\] " "Net \"HEX2\[6\]\", which fans out to \"HEX2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[6\] " "Net is fed by \"reg_HEX:H2\|display\[6\]\"" {  } { { "top.v" "display\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[5\] HEX2\[5\] " "Net \"HEX2\[5\]\", which fans out to \"HEX2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[5\] " "Net is fed by \"reg_HEX:H2\|display\[5\]\"" {  } { { "top.v" "display\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[4\] HEX2\[4\] " "Net \"HEX2\[4\]\", which fans out to \"HEX2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[4\] " "Net is fed by \"reg_HEX:H2\|display\[4\]\"" {  } { { "top.v" "display\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[3\] HEX2\[3\] " "Net \"HEX2\[3\]\", which fans out to \"HEX2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[3\] " "Net is fed by \"reg_HEX:H2\|display\[3\]\"" {  } { { "top.v" "display\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[2\] HEX2\[2\] " "Net \"HEX2\[2\]\", which fans out to \"HEX2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[2\] " "Net is fed by \"reg_HEX:H2\|display\[2\]\"" {  } { { "top.v" "display\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[1\] HEX2\[1\] " "Net \"HEX2\[1\]\", which fans out to \"HEX2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[1\] " "Net is fed by \"reg_HEX:H2\|display\[1\]\"" {  } { { "top.v" "display\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[0\] HEX2\[0\] " "Net \"HEX2\[0\]\", which fans out to \"HEX2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H2\|display\[0\] " "Net is fed by \"reg_HEX:H2\|display\[0\]\"" {  } { { "top.v" "display\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX2\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[6\] HEX1\[6\] " "Net \"HEX1\[6\]\", which fans out to \"HEX1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[6\] " "Net is fed by \"reg_HEX:H1\|display\[6\]\"" {  } { { "top.v" "display\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[5\] HEX1\[5\] " "Net \"HEX1\[5\]\", which fans out to \"HEX1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[5\] " "Net is fed by \"reg_HEX:H1\|display\[5\]\"" {  } { { "top.v" "display\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[4\] HEX1\[4\] " "Net \"HEX1\[4\]\", which fans out to \"HEX1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[4\] " "Net is fed by \"reg_HEX:H1\|display\[4\]\"" {  } { { "top.v" "display\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[3\] HEX1\[3\] " "Net \"HEX1\[3\]\", which fans out to \"HEX1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[3\] " "Net is fed by \"reg_HEX:H1\|display\[3\]\"" {  } { { "top.v" "display\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[2\] HEX1\[2\] " "Net \"HEX1\[2\]\", which fans out to \"HEX1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[2\] " "Net is fed by \"reg_HEX:H1\|display\[2\]\"" {  } { { "top.v" "display\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[1\] HEX1\[1\] " "Net \"HEX1\[1\]\", which fans out to \"HEX1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[1\] " "Net is fed by \"reg_HEX:H1\|display\[1\]\"" {  } { { "top.v" "display\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[0\] HEX1\[0\] " "Net \"HEX1\[0\]\", which fans out to \"HEX1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H1\|display\[0\] " "Net is fed by \"reg_HEX:H1\|display\[0\]\"" {  } { { "top.v" "display\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX1\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[6\] " "Net is fed by \"reg_HEX:H0\|display\[6\]\"" {  } { { "top.v" "display\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[6\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[5\] " "Net is fed by \"reg_HEX:H0\|display\[5\]\"" {  } { { "top.v" "display\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[5\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[4\] " "Net is fed by \"reg_HEX:H0\|display\[4\]\"" {  } { { "top.v" "display\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[4\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[3\] " "Net is fed by \"reg_HEX:H0\|display\[3\]\"" {  } { { "top.v" "display\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[3\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[2\] " "Net is fed by \"reg_HEX:H0\|display\[2\]\"" {  } { { "top.v" "display\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[2\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[1\] " "Net is fed by \"reg_HEX:H0\|display\[1\]\"" {  } { { "top.v" "display\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[1\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg_HEX:H0\|display\[0\] " "Net is fed by \"reg_HEX:H0\|display\[0\]\"" {  } { { "top.v" "display\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 54 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1743211417449 ""}  } { { "top.v" "HEX0\[0\]" { Text "C:/Projects/DE10-Lite-Projects/top/top.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1743211417449 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743211417450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/DE10-Lite-Projects/top/output_files/top.map.smsg " "Generated suppressed messages file C:/Projects/DE10-Lite-Projects/top/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743211417486 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 84 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 84 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743211417528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 28 21:23:37 2025 " "Processing ended: Fri Mar 28 21:23:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743211417528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743211417528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743211417528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743211417528 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 86 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 86 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743211418186 ""}
