// Seed: 3248412291
module module_0;
  assign module_1.id_7 = 0;
  genvar id_1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wand id_5,
    input  wand id_6
    , id_10,
    output tri1 id_7,
    input  tri0 id_8
);
  always @(posedge 1 == 1) id_10 = 1'b0;
  module_0 modCall_1 ();
  assign id_3 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[""] = id_1 == 1 < id_2;
  module_0 modCall_1 ();
endmodule
