
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `netlists/dck_phase_calib_synth.ys' --

1. Executing Verilog-2005 frontend: rtl/dck_phase_calib.sv
Parsing SystemVerilog input from `rtl/dck_phase_calib.sv' to AST representation.
Generating RTLIL representation for module `\dck_phase_calib'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \dck_phase_calib

2.2. Analyzing design hierarchy..
Top module:  \dck_phase_calib
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$rtl/dck_phase_calib.sv:67$6 in module dck_phase_calib.
Marked 3 switch rules as full_case in process $proc$rtl/dck_phase_calib.sv:40$3 in module dck_phase_calib.
Marked 1 switch rules as full_case in process $proc$rtl/dck_phase_calib.sv:31$1 in module dck_phase_calib.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
Found async reset \rst_n in `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
Found async reset \rst_n in `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:31$1'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~5 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
     1/3: $0\runtime_error[0:0]
     2/3: $0\runtime_done[0:0]
     3/3: $1\phase_reg[7:0]
Creating decoders for process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
     1/4: $0\error_status[0:0]
     2/4: $0\calib_status[0:0]
     3/4: $0\dck_ok[0:0]
     4/4: $0\phase_reg[7:0]
Creating decoders for process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:31$1'.
     1/1: $0\phase_monitor[7:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dck_phase_calib.\phase_reg' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
  created $dff cell `$procdff$50' with positive edge clock.
Creating register for signal `\dck_phase_calib.\runtime_done' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
  created $adff cell `$procdff$51' with positive edge clock and negative level reset.
Creating register for signal `\dck_phase_calib.\runtime_error' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
  created $adff cell `$procdff$52' with positive edge clock and negative level reset.
Creating register for signal `\dck_phase_calib.\phase_reg' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
  created $adff cell `$procdff$53' with positive edge clock and negative level reset.
Creating register for signal `\dck_phase_calib.\calib_status' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
  created $adff cell `$procdff$54' with positive edge clock and negative level reset.
Creating register for signal `\dck_phase_calib.\error_status' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
  created $adff cell `$procdff$55' with positive edge clock and negative level reset.
Creating register for signal `\dck_phase_calib.\dck_ok' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
  created $adff cell `$procdff$56' with positive edge clock and negative level reset.
Creating register for signal `\dck_phase_calib.\phase_monitor' using process `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:31$1'.
  created $adff cell `$procdff$57' with positive edge clock and negative level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
Removing empty process `dck_phase_calib.$proc$rtl/dck_phase_calib.sv:67$6'.
Found and cleaned up 2 empty switches in `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
Removing empty process `dck_phase_calib.$proc$rtl/dck_phase_calib.sv:40$3'.
Found and cleaned up 1 empty switch in `\dck_phase_calib.$proc$rtl/dck_phase_calib.sv:31$1'.
Removing empty process `dck_phase_calib.$proc$rtl/dck_phase_calib.sv:31$1'.
Cleaned up 5 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$56 ($adff) from module dck_phase_calib (D = 1'1, Q = \dck_ok).
Adding EN signal on $procdff$57 ($adff) from module dck_phase_calib (D = \phase_reg, Q = \phase_monitor).
Adding EN signal on $procdff$50 ($dff) from module dck_phase_calib (D = \phase_cfg, Q = \phase_reg).
Adding EN signal on $procdff$53 ($adff) from module dck_phase_calib (D = \phase_cfg, Q = \phase_reg).
Setting constant 0-bit at position 0 on $procdff$55 ($adff) from module dck_phase_calib.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..
Removed 9 unused cells and 29 unused wires.
<suppressed ~11 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~276 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.
<suppressed ~49 debug messages>

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..
Removed 13 unused cells and 62 unused wires.
<suppressed ~14 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `\dck_phase_calib' to `<abc-temp-dir>/input.blif'..
Extracted 46 gates and 66 wires to a netlist network with 19 inputs and 3 outputs.

11.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       11
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:        3
Removing temp directory.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dck_phase_calib..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dck_phase_calib.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dck_phase_calib'.
Removed a total of 0 cells.

12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dck_phase_calib..

12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dck_phase_calib.

12.16. Finished OPT passes. (There is nothing left to do.)

13. Executing Verilog backend.

13.1. Executing BMUXMAP pass.

13.2. Executing DEMUXMAP pass.
Dumping module `\dck_phase_calib'.

14. Executing JSON backend.

15. Printing statistics.

=== dck_phase_calib ===

   Number of wires:                 46
   Number of wire bits:             67
   Number of public wires:          19
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $_AND_                         11
     $_DFFE_PN0P_                    9
     $_DFFE_PP_                      8
     $_DFF_PN0_                      3
     $_NOT_                          1
     $_OR_                           7
     $_XOR_                          8

End of script. Logfile hash: 1e57d86f90, CPU: user 0.09s system 0.00s, MEM: 13.00 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 42% 1x abc (0 sec), 14% 16x opt_expr (0 sec), ...
