@W: MT529 :"c:\users\duncan\git\forthcpu\impl1\source\registers.v":17:0:17:5|Found inferred clock registers|clk which controls 32 sequential elements including regs_1[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
