<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1.86012e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1.86012e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- ce_out_0      2.38095e-06</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- </span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- rx_i_out                      ce_out_0      2.38095e-06</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- rx_q_out                      ce_out_0      2.38095e-06</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- rx_v_out                      ce_out_0      2.38095e-06</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- ch1_i                         ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- ch1_q                         ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- ch2_i                         ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- ch2_q                         ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- probe                         ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- probe_xcorr1                  ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- probe_xcorr2                  ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- probe_state                   ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- probe_ch1i                    ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- probe_ch1q                    ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- probe_ch1r                    ce_out_1      1.86012e-08</span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- </span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- </span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_ZynqBF_2tx_fpga</span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga</span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="49">   49   </a><span class="CT">-- </span>
</span><span><a class="LN" id="50">   50   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="51">   51   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="52">   52   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="53">   53   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_ZynqBF_2tx_fpga <span class="KW">IS</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>        rx_i_in                           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="60">   60   </a>        rx_q_in                           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="61">   61   </a>        rx_v_in                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>        ce_out_0                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="63">   63   </a>        ce_out_1                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="64">   64   </a>        rx_i_out                          :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="65">   65   </a>        rx_q_out                          :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="66">   66   </a>        rx_v_out                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="67">   67   </a>        ch1_i                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="68">   68   </a>        ch1_q                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="69">   69   </a>        ch2_i                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="70">   70   </a>        ch2_q                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="71">   71   </a>        probe                             :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="72">   72   </a>        probe_xcorr1                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="73">   73   </a>        probe_xcorr2                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="74">   74   </a>        probe_state                       :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="75">   75   </a>        probe_ch1i                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="76">   76   </a>        probe_ch1q                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="77">   77   </a>        probe_ch1r                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="78">   78   </a>        );
</span><span><a class="LN" id="79">   79   </a><span class="KW">END</span> ZynqBF_2t_ip_src_ZynqBF_2tx_fpga;
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_ZynqBF_2tx_fpga <span class="KW">IS</span>
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc
</span><span><a class="LN" id="86">   86   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="87">   87   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          clk_enable                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          enb                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="90">   90   </a>          enb_1_1_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="91">   91   </a>          enb_1_128_0                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="92">   92   </a>          enb_1_128_1                     :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="93">   93   </a>          );
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_channel_estimator
</span><span><a class="LN" id="97">   97   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="98">   98   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="99">   99   </a>          enb_1_128_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="100">  100   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="101">  101   </a>          enb_1_128_1                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="102">  102   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="103">  103   </a>          rx_i                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="104">  104   </a>          rx_q                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="105">  105   </a>          rx_v                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="106">  106   </a>          ch1_i                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="107">  107   </a>          ch1_q                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="108">  108   </a>          ch2_i                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="109">  109   </a>          ch2_q                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="110">  110   </a>          probe_xcorr1                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="111">  111   </a>          probe_xcorr2                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="112">  112   </a>          probe_state                     :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="113">  113   </a>          probe_ch1i                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="114">  114   </a>          probe_ch1q                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="115">  115   </a>          probe_ch1r                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="116">  116   </a>          probe                           :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="117">  117   </a>          );
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc
</span><span><a class="LN" id="122">  122   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc(rtl);
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_channel_estimator
</span><span><a class="LN" id="125">  125   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_channel_estimator(rtl);
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> enb_1_128_0                      : std_logic;
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> enb_1_128_1                      : std_logic;
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> enb_1_1_1                        : std_logic;
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> rx_i_in_signed                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> rx_i                             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> rx_q_in_signed                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> rx_q                             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : std_logic;
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> channel_estimator_out1           : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> channel_estimator_out2           : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> channel_estimator_out3           : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> channel_estimator_out4           : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> channel_estimator_out5           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> channel_estimator_out6           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> channel_estimator_out7           : std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> channel_estimator_out8           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> channel_estimator_out9           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> channel_estimator_out10          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> channel_estimator_out11          : std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> channel_estimator_out1_signed    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> Delay8_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> channel_estimator_out2_signed    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> Delay9_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> channel_estimator_out3_signed    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> Delay10_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> channel_estimator_out4_signed    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> Delay11_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="159">  159   </a>
</span><span><a class="LN" id="160">  160   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="161">  161   </a>  u_ZynqBF_2tx_fpga_tc : ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc
</span><span><a class="LN" id="162">  162   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="163">  163   </a>              reset =&gt; reset,
</span><span><a class="LN" id="164">  164   </a>              clk_enable =&gt; clk_enable,
</span><span><a class="LN" id="165">  165   </a>              enb =&gt; enb,
</span><span><a class="LN" id="166">  166   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="167">  167   </a>              enb_1_128_0 =&gt; enb_1_128_0,
</span><span><a class="LN" id="168">  168   </a>              enb_1_128_1 =&gt; enb_1_128_1
</span><span><a class="LN" id="169">  169   </a>              );
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  171   </a>  u_channel_estimator : ZynqBF_2t_ip_src_channel_estimator
</span><span><a class="LN" id="172" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  172   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="173" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  173   </a>              reset =&gt; reset,
</span><span><a class="LN" id="174" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  174   </a>              enb_1_128_0 =&gt; enb_1_128_0,
</span><span><a class="LN" id="175" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  175   </a>              enb =&gt; enb,
</span><span><a class="LN" id="176" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  176   </a>              enb_1_128_1 =&gt; enb_1_128_1,
</span><span><a class="LN" id="177" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  177   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="178" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  178   </a>              rx_i =&gt; std_logic_vector(rx_i),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="179" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  179   </a>              rx_q =&gt; std_logic_vector(rx_q),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="180" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  180   </a>              rx_v =&gt; Delay5_out1,
</span><span><a class="LN" id="181" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  181   </a>              ch1_i =&gt; channel_estimator_out1,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="182" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  182   </a>              ch1_q =&gt; channel_estimator_out2,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="183" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  183   </a>              ch2_i =&gt; channel_estimator_out3,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  184   </a>              ch2_q =&gt; channel_estimator_out4,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  185   </a>              probe_xcorr1 =&gt; channel_estimator_out5,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="186" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  186   </a>              probe_xcorr2 =&gt; channel_estimator_out6,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  187   </a>              probe_state =&gt; channel_estimator_out7,  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  188   </a>              probe_ch1i =&gt; channel_estimator_out8,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  189   </a>              probe_ch1q =&gt; channel_estimator_out9,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  190   </a>              probe_ch1r =&gt; channel_estimator_out10,  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  191   </a>              probe =&gt; channel_estimator_out11  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:20')" name="code2model">  192   </a>              );
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  rx_i_in_signed &lt;= signed(rx_i_in);
</span><span><a class="LN" id="195">  195   </a>
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  196   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  197   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="198" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  198   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="199" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  199   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  200   </a>        rx_i &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="201" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  201   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="202" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  202   </a>        rx_i &lt;= rx_i_in_signed;
</span><span><a class="LN" id="203" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  203   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  204   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3072')" name="code2model">  205   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="206">  206   </a>
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  208   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="209" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  209   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="210" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  210   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  211   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  212   </a>        Delay_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  213   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="214" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  214   </a>        Delay_out1 &lt;= rx_i;
</span><span><a class="LN" id="215" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  215   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  216   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="217" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:147')" name="code2model">  217   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220">  220   </a>  rx_i_out &lt;= std_logic_vector(Delay_out1);
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>  rx_q_in_signed &lt;= signed(rx_q_in);
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  224   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="225" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  225   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="226" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  226   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="227" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  227   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="228" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  228   </a>        rx_q &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="229" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  229   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="230" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  230   </a>        rx_q &lt;= rx_q_in_signed;
</span><span><a class="LN" id="231" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  231   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="232" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  232   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="233" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3073')" name="code2model">  233   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235">  235   </a>
</span><span><a class="LN" id="236" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  236   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="237" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  237   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="238" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  238   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="239" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  239   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  240   </a>        Delay1_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  241   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="242" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  242   </a>        Delay1_out1 &lt;= rx_q;
</span><span><a class="LN" id="243" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  243   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="244" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  244   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="245" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:148')" name="code2model">  245   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="246">  246   </a>
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>  rx_q_out &lt;= std_logic_vector(Delay1_out1);
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  250   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="251" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  251   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="252" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  252   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="253" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  253   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="254" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  254   </a>        Delay5_out1 &lt;= '0';
</span><span><a class="LN" id="255" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  255   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="256" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  256   </a>        Delay5_out1 &lt;= rx_v_in;
</span><span><a class="LN" id="257" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  257   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="258" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  258   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="259" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3074')" name="code2model">  259   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="260">  260   </a>
</span><span><a class="LN" id="261">  261   </a>
</span><span><a class="LN" id="262" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  262   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="263" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  263   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="264" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  264   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="265" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  265   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="266" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  266   </a>        Delay2_out1 &lt;= '0';
</span><span><a class="LN" id="267" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  267   </a>      <span class="KW">ELSIF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="268" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  268   </a>        Delay2_out1 &lt;= Delay5_out1;
</span><span><a class="LN" id="269" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  269   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="270" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  270   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="271" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:149')" name="code2model">  271   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="272">  272   </a>
</span><span><a class="LN" id="273">  273   </a>
</span><span><a class="LN" id="274">  274   </a>  channel_estimator_out1_signed &lt;= signed(channel_estimator_out1);
</span><span><a class="LN" id="275">  275   </a>
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  276   </a>  Delay8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  277   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  278   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  279   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  280   </a>        Delay8_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  281   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  282   </a>        Delay8_out1 &lt;= channel_estimator_out1_signed;
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  283   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  284   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3077')" name="code2model">  285   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_process;
</span><span><a class="LN" id="286">  286   </a>
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a>  ch1_i &lt;= std_logic_vector(Delay8_out1);
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290">  290   </a>  channel_estimator_out2_signed &lt;= signed(channel_estimator_out2);
</span><span><a class="LN" id="291">  291   </a>
</span><span><a class="LN" id="292" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  292   </a>  Delay9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  293   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  294   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  295   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  296   </a>        Delay9_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  297   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  298   </a>        Delay9_out1 &lt;= channel_estimator_out2_signed;
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  299   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="300" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  300   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="301" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3078')" name="code2model">  301   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_process;
</span><span><a class="LN" id="302">  302   </a>
</span><span><a class="LN" id="303">  303   </a>
</span><span><a class="LN" id="304">  304   </a>  ch1_q &lt;= std_logic_vector(Delay9_out1);
</span><span><a class="LN" id="305">  305   </a>
</span><span><a class="LN" id="306">  306   </a>  channel_estimator_out3_signed &lt;= signed(channel_estimator_out3);
</span><span><a class="LN" id="307">  307   </a>
</span><span><a class="LN" id="308" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  308   </a>  Delay10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="309" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  309   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="310" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  310   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="311" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  311   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="312" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  312   </a>        Delay10_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="313" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  313   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="314" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  314   </a>        Delay10_out1 &lt;= channel_estimator_out3_signed;
</span><span><a class="LN" id="315" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  315   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="316" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  316   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="317" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3079')" name="code2model">  317   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_process;
</span><span><a class="LN" id="318">  318   </a>
</span><span><a class="LN" id="319">  319   </a>
</span><span><a class="LN" id="320">  320   </a>  ch2_i &lt;= std_logic_vector(Delay10_out1);
</span><span><a class="LN" id="321">  321   </a>
</span><span><a class="LN" id="322">  322   </a>  channel_estimator_out4_signed &lt;= signed(channel_estimator_out4);
</span><span><a class="LN" id="323">  323   </a>
</span><span><a class="LN" id="324" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  324   </a>  Delay11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="325" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  325   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="326" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  326   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="327" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  327   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="328" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  328   </a>        Delay11_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="329" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  329   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="330" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  330   </a>        Delay11_out1 &lt;= channel_estimator_out4_signed;
</span><span><a class="LN" id="331" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  331   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="332" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  332   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="333" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3080')" name="code2model">  333   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_process;
</span><span><a class="LN" id="334">  334   </a>
</span><span><a class="LN" id="335">  335   </a>
</span><span><a class="LN" id="336">  336   </a>  ch2_q &lt;= std_logic_vector(Delay11_out1);
</span><span><a class="LN" id="337">  337   </a>
</span><span><a class="LN" id="338">  338   </a>  ce_out_0 &lt;= enb_1_128_1;
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340">  340   </a>  ce_out_1 &lt;= enb_1_1_1;
</span><span><a class="LN" id="341">  341   </a>
</span><span><a class="LN" id="342">  342   </a>  rx_v_out &lt;= Delay2_out1;
</span><span><a class="LN" id="343">  343   </a>
</span><span><a class="LN" id="344">  344   </a>  probe &lt;= channel_estimator_out11;
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>  probe_xcorr1 &lt;= channel_estimator_out5;
</span><span><a class="LN" id="347">  347   </a>
</span><span><a class="LN" id="348">  348   </a>  probe_xcorr2 &lt;= channel_estimator_out6;
</span><span><a class="LN" id="349">  349   </a>
</span><span><a class="LN" id="350">  350   </a>  probe_state &lt;= channel_estimator_out7;
</span><span><a class="LN" id="351">  351   </a>
</span><span><a class="LN" id="352">  352   </a>  probe_ch1i &lt;= channel_estimator_out8;
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354">  354   </a>  probe_ch1q &lt;= channel_estimator_out9;
</span><span><a class="LN" id="355">  355   </a>
</span><span><a class="LN" id="356">  356   </a>  probe_ch1r &lt;= channel_estimator_out10;
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358">  358   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="359">  359   </a>
</span><span><a class="LN" id="360">  360   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
