{
  "Top": "acti_proc",
  "RtlTop": "acti_proc",
  "RtlPrefix": "",
  "RtlSubPrefix": "acti_proc_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "insts": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_imem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "insts_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "insts_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "mem": {
      "index": "1",
      "direction": "inout",
      "srcType": "vector<float, 16>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "inout"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top acti_proc -name acti_proc"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "acti_proc"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.8",
    "IsCombinational": "0",
    "II": "2 ~ 923289956842431013",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "acti_proc",
    "Version": "1.0",
    "DisplayName": "Acti_proc",
    "Revision": "2113506108",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_acti_proc_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dma_ps.cpp"],
    "Vhdl": [
      "impl\/vhdl\/acti_proc_activ.vhd",
      "impl\/vhdl\/acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1.vhd",
      "impl\/vhdl\/acti_proc_control_s_axi.vhd",
      "impl\/vhdl\/acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/acti_proc_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/acti_proc_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/acti_proc_imem_m_axi.vhd",
      "impl\/vhdl\/acti_proc_matmul.vhd",
      "impl\/vhdl\/acti_proc_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.vhd",
      "impl\/vhdl\/acti_proc_matmul_Pipeline_VITIS_LOOP_45_7.vhd",
      "impl\/vhdl\/acti_proc_matmul_Pipeline_VITIS_LOOP_51_8.vhd",
      "impl\/vhdl\/acti_proc_matmul_Pipeline_VITIS_LOOP_64_10.vhd",
      "impl\/vhdl\/acti_proc_mem_m_axi.vhd",
      "impl\/vhdl\/acti_proc_mul_13ns_13ns_26_1_1.vhd",
      "impl\/vhdl\/acti_proc_sparsemux_33_4_32_1_1.vhd",
      "impl\/vhdl\/acti_proc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/acti_proc_activ.v",
      "impl\/verilog\/acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1.v",
      "impl\/verilog\/acti_proc_control_s_axi.v",
      "impl\/verilog\/acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/acti_proc_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/acti_proc_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/acti_proc_imem_m_axi.v",
      "impl\/verilog\/acti_proc_matmul.v",
      "impl\/verilog\/acti_proc_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.v",
      "impl\/verilog\/acti_proc_matmul_Pipeline_VITIS_LOOP_45_7.v",
      "impl\/verilog\/acti_proc_matmul_Pipeline_VITIS_LOOP_51_8.v",
      "impl\/verilog\/acti_proc_matmul_Pipeline_VITIS_LOOP_64_10.v",
      "impl\/verilog\/acti_proc_mem_m_axi.v",
      "impl\/verilog\/acti_proc_mul_13ns_13ns_26_1_1.v",
      "impl\/verilog\/acti_proc_sparsemux_33_4_32_1_1.v",
      "impl\/verilog\/acti_proc.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/acti_proc_v1_0\/data\/acti_proc.mdd",
      "impl\/misc\/drivers\/acti_proc_v1_0\/data\/acti_proc.tcl",
      "impl\/misc\/drivers\/acti_proc_v1_0\/data\/acti_proc.yaml",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/xacti_proc.c",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/xacti_proc.h",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/xacti_proc_hw.h",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/xacti_proc_linux.c",
      "impl\/misc\/drivers\/acti_proc_v1_0\/src\/xacti_proc_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/acti_proc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/acti_proc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/acti_proc.protoinst",
      ".debug\/activ.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "acti_proc_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name acti_proc_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "acti_proc_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name acti_proc_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_mem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "insts_1",
          "access": "W",
          "description": "Data signal of insts",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "insts",
              "access": "W",
              "description": "Bit 31 to 0 of insts"
            }]
        },
        {
          "offset": "0x14",
          "name": "insts_2",
          "access": "W",
          "description": "Data signal of insts",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "insts",
              "access": "W",
              "description": "Bit 63 to 32 of insts"
            }]
        },
        {
          "offset": "0x1c",
          "name": "mem_offset_1",
          "access": "W",
          "description": "Data signal of mem_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mem_offset",
              "access": "W",
              "description": "Bit 31 to 0 of mem_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "mem_offset_2",
          "access": "W",
          "description": "Data signal of mem_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mem_offset",
              "access": "W",
              "description": "Bit 63 to 32 of mem_offset"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "insts"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "mem"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_imem:m_axi_mem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_imem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_imem_",
      "paramPrefix": "C_M_AXI_IMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_imem_ARADDR",
        "m_axi_imem_ARBURST",
        "m_axi_imem_ARCACHE",
        "m_axi_imem_ARID",
        "m_axi_imem_ARLEN",
        "m_axi_imem_ARLOCK",
        "m_axi_imem_ARPROT",
        "m_axi_imem_ARQOS",
        "m_axi_imem_ARREADY",
        "m_axi_imem_ARREGION",
        "m_axi_imem_ARSIZE",
        "m_axi_imem_ARUSER",
        "m_axi_imem_ARVALID",
        "m_axi_imem_AWADDR",
        "m_axi_imem_AWBURST",
        "m_axi_imem_AWCACHE",
        "m_axi_imem_AWID",
        "m_axi_imem_AWLEN",
        "m_axi_imem_AWLOCK",
        "m_axi_imem_AWPROT",
        "m_axi_imem_AWQOS",
        "m_axi_imem_AWREADY",
        "m_axi_imem_AWREGION",
        "m_axi_imem_AWSIZE",
        "m_axi_imem_AWUSER",
        "m_axi_imem_AWVALID",
        "m_axi_imem_BID",
        "m_axi_imem_BREADY",
        "m_axi_imem_BRESP",
        "m_axi_imem_BUSER",
        "m_axi_imem_BVALID",
        "m_axi_imem_RDATA",
        "m_axi_imem_RID",
        "m_axi_imem_RLAST",
        "m_axi_imem_RREADY",
        "m_axi_imem_RRESP",
        "m_axi_imem_RUSER",
        "m_axi_imem_RVALID",
        "m_axi_imem_WDATA",
        "m_axi_imem_WID",
        "m_axi_imem_WLAST",
        "m_axi_imem_WREADY",
        "m_axi_imem_WSTRB",
        "m_axi_imem_WUSER",
        "m_axi_imem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "insts"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "insts"
        }
      ]
    },
    "m_axi_mem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem_",
      "paramPrefix": "C_M_AXI_MEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem_ARADDR",
        "m_axi_mem_ARBURST",
        "m_axi_mem_ARCACHE",
        "m_axi_mem_ARID",
        "m_axi_mem_ARLEN",
        "m_axi_mem_ARLOCK",
        "m_axi_mem_ARPROT",
        "m_axi_mem_ARQOS",
        "m_axi_mem_ARREADY",
        "m_axi_mem_ARREGION",
        "m_axi_mem_ARSIZE",
        "m_axi_mem_ARUSER",
        "m_axi_mem_ARVALID",
        "m_axi_mem_AWADDR",
        "m_axi_mem_AWBURST",
        "m_axi_mem_AWCACHE",
        "m_axi_mem_AWID",
        "m_axi_mem_AWLEN",
        "m_axi_mem_AWLOCK",
        "m_axi_mem_AWPROT",
        "m_axi_mem_AWQOS",
        "m_axi_mem_AWREADY",
        "m_axi_mem_AWREGION",
        "m_axi_mem_AWSIZE",
        "m_axi_mem_AWUSER",
        "m_axi_mem_AWVALID",
        "m_axi_mem_BID",
        "m_axi_mem_BREADY",
        "m_axi_mem_BRESP",
        "m_axi_mem_BUSER",
        "m_axi_mem_BVALID",
        "m_axi_mem_RDATA",
        "m_axi_mem_RID",
        "m_axi_mem_RLAST",
        "m_axi_mem_RREADY",
        "m_axi_mem_RRESP",
        "m_axi_mem_RUSER",
        "m_axi_mem_RVALID",
        "m_axi_mem_WDATA",
        "m_axi_mem_WID",
        "m_axi_mem_WLAST",
        "m_axi_mem_WREADY",
        "m_axi_mem_WSTRB",
        "m_axi_mem_WUSER",
        "m_axi_mem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "mem"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "mem"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_imem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_imem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_imem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_imem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_imem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_imem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_imem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_imem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_imem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_imem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_imem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_imem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_imem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_imem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_imem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_imem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_imem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_imem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_imem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_imem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_imem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_imem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_imem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_imem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_imem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_imem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_imem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_imem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_imem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_imem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_imem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_mem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_mem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "acti_proc",
      "Instances": [
        {
          "ModuleName": "matmul",
          "InstanceName": "grp_matmul_fu_152",
          "Instances": [
            {
              "ModuleName": "matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4",
              "InstanceName": "grp_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_fu_5945"
            },
            {
              "ModuleName": "matmul_Pipeline_VITIS_LOOP_64_10",
              "InstanceName": "grp_matmul_Pipeline_VITIS_LOOP_64_10_fu_6461"
            },
            {
              "ModuleName": "matmul_Pipeline_VITIS_LOOP_45_7",
              "InstanceName": "grp_matmul_Pipeline_VITIS_LOOP_45_7_fu_6984"
            },
            {
              "ModuleName": "matmul_Pipeline_VITIS_LOOP_51_8",
              "InstanceName": "grp_matmul_Pipeline_VITIS_LOOP_51_8_fu_7021"
            }
          ]
        },
        {
          "ModuleName": "activ",
          "InstanceName": "grp_activ_fu_163"
        }
      ]
    },
    "Info": {
      "matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_Pipeline_VITIS_LOOP_45_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_Pipeline_VITIS_LOOP_51_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_Pipeline_VITIS_LOOP_64_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activ": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "acti_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "2.846"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_3_VITIS_LOOP_35_4",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8213",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "2959",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matmul_Pipeline_VITIS_LOOP_45_7": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "2.741"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_7",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "519",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2367",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matmul_Pipeline_VITIS_LOOP_51_8": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "69",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "7.200"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_8",
            "TripCount": "16",
            "Latency": "67",
            "PipelineII": "3",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "19",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "10305",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "9386",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matmul_Pipeline_VITIS_LOOP_64_10": {
        "Latency": {
          "LatencyBest": "309",
          "LatencyAvg": "309",
          "LatencyWorst": "309",
          "PipelineII": "309",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "7.200"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_10",
            "TripCount": "16",
            "Latency": "307",
            "PipelineII": "19",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "21",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3985",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3533",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matmul": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "923289956842413",
          "PipelineIIMin": "1",
          "PipelineIIMax": "923289956842413",
          "PipelineII": "1 ~ 923289956842413",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "7.200"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1_VITIS_LOOP_31_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "923289956842412",
            "Latency": "0 ~ 923289956842412",
            "PipelineII": "",
            "PipelineDepthMin": "572",
            "PipelineDepthMax": "13761452",
            "PipelineDepth": "572 ~ 13761452",
            "Loops": [{
                "Name": "VITIS_LOOP_40_5_VITIS_LOOP_42_6",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "13760880",
                "Latency": "0 ~ 13760880",
                "PipelineII": "",
                "PipelineDepth": "105"
              }]
          }],
        "Area": {
          "DSP": "54",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "3",
          "FF": "42153",
          "AVAIL_FF": "460800",
          "UTIL_FF": "9",
          "LUT": "22884",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "activ": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "139249",
          "PipelineIIMin": "2",
          "PipelineIIMax": "139249",
          "PipelineII": "2 ~ 139249",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "7.200"
        },
        "Loops": [{
            "Name": "LBB",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "139247",
            "Latency": "0 ~ 139247",
            "PipelineII": "17",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "1702",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1734",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "acti_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "923289956842430976",
          "PipelineIIMin": "2",
          "PipelineIIMax": "923289956842431013",
          "PipelineII": "2 ~ 923289956842431013",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.80",
          "Estimate": "7.200"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "923289956842431010",
            "Latency": "0 ~ 923289956842431010",
            "PipelineII": "",
            "PipelineDepthMin": "18",
            "PipelineDepthMax": "923289956842431",
            "PipelineDepth": "18 ~ 923289956842431"
          }],
        "Area": {
          "BRAM_18K": "66",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "10",
          "DSP": "54",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "3",
          "FF": "47081",
          "AVAIL_FF": "460800",
          "UTIL_FF": "10",
          "LUT": "27980",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-04-08 23:48:32 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
