
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401330 <ferror@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x1440
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x4cc8
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x4d48
  401328:	bl	4011e0 <__libc_start_main@plt>
  40132c:	bl	401200 <abort@plt>
  401330:	adrp	x0, 415000 <ferror@plt+0x13d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <ferror@plt+0x70>
  40133c:	b	4011f0 <__gmon_start__@plt>
  401340:	ret
  401344:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401348:	add	x1, x0, #0xe8
  40134c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401350:	add	x0, x0, #0xe8
  401354:	cmp	x1, x0
  401358:	b.eq	401384 <ferror@plt+0xb4>  // b.none
  40135c:	sub	sp, sp, #0x10
  401360:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401364:	ldr	x1, [x1, #3448]
  401368:	str	x1, [sp, #8]
  40136c:	cbz	x1, 40137c <ferror@plt+0xac>
  401370:	mov	x16, x1
  401374:	add	sp, sp, #0x10
  401378:	br	x16
  40137c:	add	sp, sp, #0x10
  401380:	ret
  401384:	ret
  401388:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40138c:	add	x1, x0, #0xe8
  401390:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401394:	add	x0, x0, #0xe8
  401398:	sub	x1, x1, x0
  40139c:	mov	x2, #0x2                   	// #2
  4013a0:	asr	x1, x1, #3
  4013a4:	sdiv	x1, x1, x2
  4013a8:	cbz	x1, 4013d4 <ferror@plt+0x104>
  4013ac:	sub	sp, sp, #0x10
  4013b0:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4013b4:	ldr	x2, [x2, #3456]
  4013b8:	str	x2, [sp, #8]
  4013bc:	cbz	x2, 4013cc <ferror@plt+0xfc>
  4013c0:	mov	x16, x2
  4013c4:	add	sp, sp, #0x10
  4013c8:	br	x16
  4013cc:	add	sp, sp, #0x10
  4013d0:	ret
  4013d4:	ret
  4013d8:	stp	x29, x30, [sp, #-32]!
  4013dc:	mov	x29, sp
  4013e0:	str	x19, [sp, #16]
  4013e4:	adrp	x19, 416000 <ferror@plt+0x14d30>
  4013e8:	ldrb	w0, [x19, #384]
  4013ec:	cbnz	w0, 4013fc <ferror@plt+0x12c>
  4013f0:	bl	401344 <ferror@plt+0x74>
  4013f4:	mov	w0, #0x1                   	// #1
  4013f8:	strb	w0, [x19, #384]
  4013fc:	ldr	x19, [sp, #16]
  401400:	ldp	x29, x30, [sp], #32
  401404:	ret
  401408:	b	401388 <ferror@plt+0xb8>
  40140c:	cbz	w1, 401438 <ferror@plt+0x168>
  401410:	str	d8, [sp, #-32]!
  401414:	sub	w1, w1, #0x1
  401418:	stp	x29, x30, [sp, #16]
  40141c:	mov	x29, sp
  401420:	ucvtf	d8, w0
  401424:	bl	40140c <ferror@plt+0x13c>
  401428:	ldp	x29, x30, [sp, #16]
  40142c:	fmul	d0, d0, d8
  401430:	ldr	d8, [sp], #32
  401434:	ret
  401438:	fmov	d0, #1.000000000000000000e+00
  40143c:	ret
  401440:	sub	sp, sp, #0x130
  401444:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401448:	ldr	x8, [x8, #336]
  40144c:	stp	x20, x19, [sp, #288]
  401450:	mov	x20, x1
  401454:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401458:	stp	x29, x30, [sp, #208]
  40145c:	stp	x22, x21, [sp, #272]
  401460:	add	x29, sp, #0xc0
  401464:	mov	w21, w0
  401468:	adrp	x9, 416000 <ferror@plt+0x14d30>
  40146c:	add	x1, x1, #0x6b0
  401470:	mov	w0, #0x6                   	// #6
  401474:	stp	d9, d8, [sp, #192]
  401478:	stp	x28, x27, [sp, #224]
  40147c:	stp	x26, x25, [sp, #240]
  401480:	stp	x24, x23, [sp, #256]
  401484:	stur	wzr, [x29, #-12]
  401488:	str	x8, [x9, #240]
  40148c:	bl	4012c0 <setlocale@plt>
  401490:	adrp	x19, 405000 <ferror@plt+0x3d30>
  401494:	add	x19, x19, #0xdc
  401498:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40149c:	add	x1, x1, #0xe6
  4014a0:	mov	x0, x19
  4014a4:	bl	4011d0 <bindtextdomain@plt>
  4014a8:	mov	x0, x19
  4014ac:	bl	401210 <textdomain@plt>
  4014b0:	adrp	x0, 402000 <ferror@plt+0xd30>
  4014b4:	add	x0, x0, #0x648
  4014b8:	bl	404d50 <ferror@plt+0x3a80>
  4014bc:	mov	w8, #0x2400                	// #9216
  4014c0:	movk	w8, #0x4974, lsl #16
  4014c4:	stp	x8, xzr, [x29, #-32]
  4014c8:	adrp	x8, 404000 <ferror@plt+0x2d30>
  4014cc:	ldr	d8, [x8, #3464]
  4014d0:	adrp	x22, 405000 <ferror@plt+0x3d30>
  4014d4:	adrp	x23, 404000 <ferror@plt+0x2d30>
  4014d8:	adrp	x25, 404000 <ferror@plt+0x2d30>
  4014dc:	adrp	x26, 404000 <ferror@plt+0x2d30>
  4014e0:	mov	w19, wzr
  4014e4:	mov	w24, wzr
  4014e8:	add	x22, x22, #0xf8
  4014ec:	add	x23, x23, #0xdd0
  4014f0:	add	x25, x25, #0xd90
  4014f4:	adrp	x28, 416000 <ferror@plt+0x14d30>
  4014f8:	fmov	s9, #1.000000000000000000e+00
  4014fc:	add	x26, x26, #0xdbc
  401500:	mov	w0, w21
  401504:	mov	x1, x20
  401508:	mov	x2, x22
  40150c:	mov	x3, x23
  401510:	mov	x4, xzr
  401514:	bl	401220 <getopt_long@plt>
  401518:	cmp	w0, #0xff
  40151c:	b.gt	40154c <ferror@plt+0x27c>
  401520:	sub	w8, w0, #0x62
  401524:	cmp	w8, #0x15
  401528:	b.hi	401704 <ferror@plt+0x434>  // b.pmore
  40152c:	adr	x9, 40153c <ferror@plt+0x26c>
  401530:	ldrh	w10, [x25, x8, lsl #1]
  401534:	add	x9, x9, x10, lsl #2
  401538:	br	x9
  40153c:	sub	x0, x29, #0xc
  401540:	bl	401ce4 <ferror@plt+0xa14>
  401544:	mov	w24, #0x1                   	// #1
  401548:	b	401500 <ferror@plt+0x230>
  40154c:	sub	w8, w0, #0x100
  401550:	cmp	w8, #0x8
  401554:	b.hi	401ccc <ferror@plt+0x9fc>  // b.pmore
  401558:	adr	x9, 401568 <ferror@plt+0x298>
  40155c:	ldrh	w10, [x26, x8, lsl #1]
  401560:	add	x9, x9, x10, lsl #2
  401564:	br	x9
  401568:	orr	w19, w19, #0x20
  40156c:	b	401500 <ferror@plt+0x230>
  401570:	orr	w19, w19, #0x8
  401574:	b	401500 <ferror@plt+0x230>
  401578:	ldr	x27, [x28, #256]
  40157c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401580:	mov	w2, #0x5                   	// #5
  401584:	mov	x0, xzr
  401588:	add	x1, x1, #0x14b
  40158c:	orr	w19, w19, #0xc0
  401590:	bl	401270 <dcgettext@plt>
  401594:	mov	x1, x0
  401598:	mov	x0, x27
  40159c:	bl	402260 <ferror@plt+0xf90>
  4015a0:	cmp	w0, #0x0
  4015a4:	stur	x0, [x29, #-24]
  4015a8:	b.gt	401500 <ferror@plt+0x230>
  4015ac:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015b0:	mov	w2, #0x5                   	// #5
  4015b4:	mov	x0, xzr
  4015b8:	add	x1, x1, #0x16a
  4015bc:	bl	401270 <dcgettext@plt>
  4015c0:	ldr	x3, [x28, #256]
  4015c4:	mov	x2, x0
  4015c8:	mov	w0, #0x1                   	// #1
  4015cc:	mov	w1, #0x22                  	// #34
  4015d0:	bl	401160 <error@plt>
  4015d4:	b	401500 <ferror@plt+0x230>
  4015d8:	sub	x0, x29, #0xc
  4015dc:	bl	401ce4 <ferror@plt+0xa14>
  4015e0:	mov	w24, #0x4                   	// #4
  4015e4:	b	401500 <ferror@plt+0x230>
  4015e8:	orr	w19, w19, #0x40
  4015ec:	bl	401290 <__errno_location@plt>
  4015f0:	str	wzr, [x0]
  4015f4:	ldr	x0, [x28, #256]
  4015f8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015fc:	add	x1, x1, #0x106
  401600:	bl	402394 <ferror@plt+0x10c4>
  401604:	fmul	d0, d0, d8
  401608:	fcvt	s0, d0
  40160c:	fcmp	s0, s9
  401610:	fmov	w8, s0
  401614:	stur	x8, [x29, #-32]
  401618:	b.pl	401500 <ferror@plt+0x230>  // b.nfrst
  40161c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401620:	mov	w2, #0x5                   	// #5
  401624:	mov	x0, xzr
  401628:	add	x1, x1, #0x11e
  40162c:	bl	401270 <dcgettext@plt>
  401630:	ldr	x3, [x28, #256]
  401634:	mov	x2, x0
  401638:	mov	w0, #0x1                   	// #1
  40163c:	mov	w1, wzr
  401640:	bl	401160 <error@plt>
  401644:	b	401500 <ferror@plt+0x230>
  401648:	sub	x0, x29, #0xc
  40164c:	bl	401ce4 <ferror@plt+0xa14>
  401650:	orr	w19, w19, #0x20
  401654:	mov	w24, #0x5                   	// #5
  401658:	b	401500 <ferror@plt+0x230>
  40165c:	orr	w19, w19, #0x2
  401660:	b	401500 <ferror@plt+0x230>
  401664:	sub	x0, x29, #0xc
  401668:	bl	401ce4 <ferror@plt+0xa14>
  40166c:	mov	w24, #0x2                   	// #2
  401670:	b	401500 <ferror@plt+0x230>
  401674:	orr	w19, w19, #0x4
  401678:	b	401500 <ferror@plt+0x230>
  40167c:	sub	x0, x29, #0xc
  401680:	bl	401ce4 <ferror@plt+0xa14>
  401684:	mov	w24, #0x3                   	// #3
  401688:	b	401500 <ferror@plt+0x230>
  40168c:	orr	w19, w19, #0x10
  401690:	b	401500 <ferror@plt+0x230>
  401694:	sub	x0, x29, #0xc
  401698:	bl	401ce4 <ferror@plt+0xa14>
  40169c:	orr	w19, w19, #0x20
  4016a0:	mov	w24, #0x2                   	// #2
  4016a4:	b	401500 <ferror@plt+0x230>
  4016a8:	sub	x0, x29, #0xc
  4016ac:	bl	401ce4 <ferror@plt+0xa14>
  4016b0:	orr	w19, w19, #0x20
  4016b4:	mov	w24, #0x3                   	// #3
  4016b8:	b	401500 <ferror@plt+0x230>
  4016bc:	sub	x0, x29, #0xc
  4016c0:	bl	401ce4 <ferror@plt+0xa14>
  4016c4:	orr	w19, w19, #0x20
  4016c8:	mov	w24, #0x4                   	// #4
  4016cc:	b	401500 <ferror@plt+0x230>
  4016d0:	sub	x0, x29, #0xc
  4016d4:	bl	401ce4 <ferror@plt+0xa14>
  4016d8:	mov	w24, #0x6                   	// #6
  4016dc:	b	401500 <ferror@plt+0x230>
  4016e0:	sub	x0, x29, #0xc
  4016e4:	bl	401ce4 <ferror@plt+0xa14>
  4016e8:	orr	w19, w19, #0x20
  4016ec:	mov	w24, #0x6                   	// #6
  4016f0:	b	401500 <ferror@plt+0x230>
  4016f4:	sub	x0, x29, #0xc
  4016f8:	bl	401ce4 <ferror@plt+0xa14>
  4016fc:	mov	w24, #0x5                   	// #5
  401700:	b	401500 <ferror@plt+0x230>
  401704:	cmn	w0, #0x1
  401708:	b.ne	401c94 <ferror@plt+0x9c4>  // b.any
  40170c:	ldur	x10, [x29, #-32]
  401710:	adrp	x9, 405000 <ferror@plt+0x3d30>
  401714:	add	x9, x9, #0x1ac
  401718:	tst	w19, #0x8
  40171c:	fmov	s0, w10
  401720:	fcvtzu	w8, s0
  401724:	stur	w8, [x29, #-84]
  401728:	adrp	x8, 405000 <ferror@plt+0x3d30>
  40172c:	add	x8, x8, #0x208
  401730:	csel	x8, x9, x8, ne  // ne = any
  401734:	str	x8, [sp, #96]
  401738:	mov	w21, w24
  40173c:	adrp	x20, 405000 <ferror@plt+0x3d30>
  401740:	adrp	x25, 405000 <ferror@plt+0x3d30>
  401744:	adrp	x26, 416000 <ferror@plt+0x14d30>
  401748:	add	x20, x20, #0x258
  40174c:	add	x25, x25, #0x262
  401750:	add	x26, x26, #0x181
  401754:	adrp	x28, 416000 <ferror@plt+0x14d30>
  401758:	bfi	x21, x10, #32, #32
  40175c:	bl	401180 <meminfo@plt>
  401760:	ldr	x1, [sp, #96]
  401764:	mov	w2, #0x5                   	// #5
  401768:	mov	x0, xzr
  40176c:	bl	401270 <dcgettext@plt>
  401770:	bl	401280 <printf@plt>
  401774:	mov	w0, #0xa                   	// #10
  401778:	bl	4012a0 <putchar@plt>
  40177c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401780:	mov	w2, #0x5                   	// #5
  401784:	mov	x0, xzr
  401788:	add	x1, x1, #0x25d
  40178c:	bl	401270 <dcgettext@plt>
  401790:	mov	x1, x0
  401794:	mov	x0, x20
  401798:	bl	401280 <printf@plt>
  40179c:	adrp	x8, 416000 <ferror@plt+0x14d30>
  4017a0:	ldr	x0, [x8, #376]
  4017a4:	ldur	x8, [x29, #-24]
  4017a8:	mov	w1, w19
  4017ac:	mov	x2, x21
  4017b0:	mov	w22, w8
  4017b4:	and	x8, x24, #0xffffffff00000000
  4017b8:	orr	x23, x8, x22
  4017bc:	mov	x3, x23
  4017c0:	bl	40202c <ferror@plt+0xd5c>
  4017c4:	mov	x0, x25
  4017c8:	mov	x1, x26
  4017cc:	bl	401280 <printf@plt>
  4017d0:	adrp	x8, 416000 <ferror@plt+0x14d30>
  4017d4:	ldr	x0, [x8, #328]
  4017d8:	ldur	x8, [x29, #-32]
  4017dc:	mov	w1, w19
  4017e0:	mov	x2, x21
  4017e4:	and	x8, x8, #0xffffffff00000000
  4017e8:	orr	x20, x8, x22
  4017ec:	mov	x3, x20
  4017f0:	bl	40202c <ferror@plt+0xd5c>
  4017f4:	mov	x0, x25
  4017f8:	mov	x1, x26
  4017fc:	bl	401280 <printf@plt>
  401800:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401804:	ldr	x0, [x8, #352]
  401808:	and	x8, x27, #0xffffffff00000000
  40180c:	orr	x24, x8, x22
  401810:	mov	w1, w19
  401814:	mov	x2, x21
  401818:	mov	x3, x24
  40181c:	bl	40202c <ferror@plt+0xd5c>
  401820:	mov	x0, x25
  401824:	mov	x1, x26
  401828:	bl	401280 <printf@plt>
  40182c:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401830:	ldr	x0, [x8, #304]
  401834:	ldur	x8, [x29, #-48]
  401838:	mov	w1, w19
  40183c:	mov	x2, x21
  401840:	and	x8, x8, #0xffffffff00000000
  401844:	orr	x27, x8, x22
  401848:	mov	x3, x27
  40184c:	bl	40202c <ferror@plt+0xd5c>
  401850:	mov	x0, x25
  401854:	mov	x1, x26
  401858:	bl	401280 <printf@plt>
  40185c:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401860:	ldr	x0, [x8, #272]
  401864:	stur	x20, [x29, #-32]
  401868:	tbz	w19, #3, 4018b0 <ferror@plt+0x5e0>
  40186c:	ldr	x8, [sp, #88]
  401870:	mov	w1, w19
  401874:	mov	x2, x21
  401878:	and	x8, x8, #0xffffffff00000000
  40187c:	orr	x3, x8, x22
  401880:	str	x3, [sp, #88]
  401884:	bl	40202c <ferror@plt+0xd5c>
  401888:	mov	x0, x25
  40188c:	mov	x1, x26
  401890:	bl	401280 <printf@plt>
  401894:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401898:	ldr	x0, [x8, #320]
  40189c:	ldr	x8, [sp, #56]
  4018a0:	and	x8, x8, #0xffffffff00000000
  4018a4:	orr	x3, x8, x22
  4018a8:	str	x3, [sp, #56]
  4018ac:	b	4018cc <ferror@plt+0x5fc>
  4018b0:	adrp	x8, 416000 <ferror@plt+0x14d30>
  4018b4:	ldr	x9, [sp, #32]
  4018b8:	ldr	x8, [x8, #320]
  4018bc:	and	x9, x9, #0xffffffff00000000
  4018c0:	orr	x3, x9, x22
  4018c4:	add	x0, x8, x0
  4018c8:	str	x3, [sp, #32]
  4018cc:	mov	w1, w19
  4018d0:	mov	x2, x21
  4018d4:	mov	x20, x28
  4018d8:	bl	40202c <ferror@plt+0xd5c>
  4018dc:	mov	x0, x25
  4018e0:	mov	x1, x26
  4018e4:	bl	401280 <printf@plt>
  4018e8:	adrp	x8, 416000 <ferror@plt+0x14d30>
  4018ec:	ldr	x0, [x8, #288]
  4018f0:	ldur	x8, [x29, #-56]
  4018f4:	mov	w1, w19
  4018f8:	mov	x2, x21
  4018fc:	and	x8, x8, #0xffffffff00000000
  401900:	orr	x3, x8, x22
  401904:	stur	x3, [x29, #-56]
  401908:	bl	40202c <ferror@plt+0xd5c>
  40190c:	mov	x0, x25
  401910:	mov	x1, x26
  401914:	bl	401280 <printf@plt>
  401918:	mov	w0, #0xa                   	// #10
  40191c:	bl	4012a0 <putchar@plt>
  401920:	stp	x27, x24, [x29, #-48]
  401924:	mov	x24, x23
  401928:	tbnz	w19, #2, 401938 <ferror@plt+0x668>
  40192c:	adrp	x28, 405000 <ferror@plt+0x3d30>
  401930:	add	x28, x28, #0x258
  401934:	b	401ab8 <ferror@plt+0x7e8>
  401938:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40193c:	mov	w2, #0x5                   	// #5
  401940:	mov	x0, xzr
  401944:	add	x1, x1, #0x268
  401948:	bl	401270 <dcgettext@plt>
  40194c:	adrp	x28, 405000 <ferror@plt+0x3d30>
  401950:	add	x28, x28, #0x258
  401954:	mov	x1, x0
  401958:	mov	x0, x28
  40195c:	bl	401280 <printf@plt>
  401960:	ldr	x8, [sp, #80]
  401964:	adrp	x23, 416000 <ferror@plt+0x14d30>
  401968:	ldr	x0, [x23, #368]
  40196c:	mov	w1, w19
  401970:	and	x8, x8, #0xffffffff00000000
  401974:	orr	x3, x8, x22
  401978:	mov	x2, x21
  40197c:	str	x3, [sp, #80]
  401980:	bl	40202c <ferror@plt+0xd5c>
  401984:	mov	x0, x25
  401988:	mov	x1, x26
  40198c:	bl	401280 <printf@plt>
  401990:	ldr	x8, [x23, #368]
  401994:	adrp	x23, 416000 <ferror@plt+0x14d30>
  401998:	ldr	x10, [sp, #72]
  40199c:	ldr	x9, [x23, #232]
  4019a0:	mov	w1, w19
  4019a4:	mov	x2, x21
  4019a8:	and	x10, x10, #0xffffffff00000000
  4019ac:	sub	x0, x8, x9
  4019b0:	orr	x3, x10, x22
  4019b4:	str	x3, [sp, #72]
  4019b8:	bl	40202c <ferror@plt+0xd5c>
  4019bc:	mov	x0, x25
  4019c0:	mov	x1, x26
  4019c4:	bl	401280 <printf@plt>
  4019c8:	ldr	x8, [sp, #64]
  4019cc:	ldr	x0, [x23, #232]
  4019d0:	mov	w1, w19
  4019d4:	mov	x2, x21
  4019d8:	and	x8, x8, #0xffffffff00000000
  4019dc:	orr	x3, x8, x22
  4019e0:	str	x3, [sp, #64]
  4019e4:	bl	40202c <ferror@plt+0xd5c>
  4019e8:	mov	x0, x25
  4019ec:	mov	x1, x26
  4019f0:	bl	401280 <printf@plt>
  4019f4:	mov	w0, #0xa                   	// #10
  4019f8:	bl	4012a0 <putchar@plt>
  4019fc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401a00:	mov	w2, #0x5                   	// #5
  401a04:	mov	x0, xzr
  401a08:	add	x1, x1, #0x26d
  401a0c:	bl	401270 <dcgettext@plt>
  401a10:	mov	x1, x0
  401a14:	mov	x0, x28
  401a18:	bl	401280 <printf@plt>
  401a1c:	ldr	x8, [sp, #48]
  401a20:	adrp	x23, 416000 <ferror@plt+0x14d30>
  401a24:	ldr	x0, [x23, #312]
  401a28:	mov	w1, w19
  401a2c:	and	x8, x8, #0xffffffff00000000
  401a30:	orr	x3, x8, x22
  401a34:	mov	x2, x21
  401a38:	str	x3, [sp, #48]
  401a3c:	bl	40202c <ferror@plt+0xd5c>
  401a40:	mov	x0, x25
  401a44:	mov	x1, x26
  401a48:	bl	401280 <printf@plt>
  401a4c:	ldr	x8, [x23, #312]
  401a50:	adrp	x23, 416000 <ferror@plt+0x14d30>
  401a54:	ldr	x10, [sp, #40]
  401a58:	ldr	x9, [x23, #280]
  401a5c:	mov	w1, w19
  401a60:	mov	x2, x21
  401a64:	and	x10, x10, #0xffffffff00000000
  401a68:	sub	x0, x8, x9
  401a6c:	orr	x3, x10, x22
  401a70:	str	x3, [sp, #40]
  401a74:	bl	40202c <ferror@plt+0xd5c>
  401a78:	mov	x0, x25
  401a7c:	mov	x1, x26
  401a80:	bl	401280 <printf@plt>
  401a84:	ldr	x8, [sp, #24]
  401a88:	ldr	x0, [x23, #280]
  401a8c:	mov	w1, w19
  401a90:	mov	x2, x21
  401a94:	and	x8, x8, #0xffffffff00000000
  401a98:	orr	x3, x8, x22
  401a9c:	str	x3, [sp, #24]
  401aa0:	bl	40202c <ferror@plt+0xd5c>
  401aa4:	mov	x0, x25
  401aa8:	mov	x1, x26
  401aac:	bl	401280 <printf@plt>
  401ab0:	mov	w0, #0xa                   	// #10
  401ab4:	bl	4012a0 <putchar@plt>
  401ab8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, xzr
  401ac4:	add	x1, x1, #0x273
  401ac8:	bl	401270 <dcgettext@plt>
  401acc:	mov	x1, x0
  401ad0:	mov	x0, x28
  401ad4:	bl	401280 <printf@plt>
  401ad8:	ldur	x8, [x29, #-64]
  401adc:	ldr	x0, [x20, #360]
  401ae0:	mov	w1, w19
  401ae4:	mov	x2, x21
  401ae8:	and	x8, x8, #0xffffffff00000000
  401aec:	orr	x3, x8, x22
  401af0:	stur	x3, [x29, #-64]
  401af4:	bl	40202c <ferror@plt+0xd5c>
  401af8:	mov	x0, x25
  401afc:	mov	x1, x26
  401b00:	bl	401280 <printf@plt>
  401b04:	ldur	x8, [x29, #-72]
  401b08:	adrp	x23, 416000 <ferror@plt+0x14d30>
  401b0c:	ldr	x0, [x23, #296]
  401b10:	mov	w1, w19
  401b14:	and	x8, x8, #0xffffffff00000000
  401b18:	orr	x3, x8, x22
  401b1c:	mov	x2, x21
  401b20:	stur	x3, [x29, #-72]
  401b24:	bl	40202c <ferror@plt+0xd5c>
  401b28:	mov	x0, x25
  401b2c:	mov	x1, x26
  401b30:	bl	401280 <printf@plt>
  401b34:	ldur	x8, [x29, #-80]
  401b38:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401b3c:	ldr	x0, [x27, #344]
  401b40:	mov	w1, w19
  401b44:	and	x8, x8, #0xffffffff00000000
  401b48:	orr	x3, x8, x22
  401b4c:	mov	x2, x21
  401b50:	stur	x3, [x29, #-80]
  401b54:	bl	40202c <ferror@plt+0xd5c>
  401b58:	mov	x0, x25
  401b5c:	mov	x1, x26
  401b60:	bl	401280 <printf@plt>
  401b64:	mov	w0, #0xa                   	// #10
  401b68:	bl	4012a0 <putchar@plt>
  401b6c:	tbz	w19, #4, 401c40 <ferror@plt+0x970>
  401b70:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401b74:	mov	w2, #0x5                   	// #5
  401b78:	mov	x0, xzr
  401b7c:	add	x1, x1, #0x279
  401b80:	bl	401270 <dcgettext@plt>
  401b84:	mov	x1, x0
  401b88:	mov	x0, x28
  401b8c:	bl	401280 <printf@plt>
  401b90:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401b94:	ldr	x10, [sp, #16]
  401b98:	ldr	x8, [x8, #376]
  401b9c:	ldr	x9, [x20, #360]
  401ba0:	mov	w1, w19
  401ba4:	and	x10, x10, #0xffffffff00000000
  401ba8:	orr	x3, x10, x22
  401bac:	add	x0, x9, x8
  401bb0:	mov	x2, x21
  401bb4:	str	x3, [sp, #16]
  401bb8:	bl	40202c <ferror@plt+0xd5c>
  401bbc:	mov	x0, x25
  401bc0:	mov	x1, x26
  401bc4:	bl	401280 <printf@plt>
  401bc8:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401bcc:	ldr	x10, [sp, #8]
  401bd0:	ldr	x8, [x8, #328]
  401bd4:	ldr	x9, [x23, #296]
  401bd8:	mov	w1, w19
  401bdc:	and	x10, x10, #0xffffffff00000000
  401be0:	orr	x3, x10, x22
  401be4:	add	x0, x9, x8
  401be8:	mov	x2, x21
  401bec:	str	x3, [sp, #8]
  401bf0:	bl	40202c <ferror@plt+0xd5c>
  401bf4:	mov	x0, x25
  401bf8:	mov	x1, x26
  401bfc:	bl	401280 <printf@plt>
  401c00:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401c04:	ldr	x10, [sp]
  401c08:	ldr	x8, [x8, #352]
  401c0c:	ldr	x9, [x27, #344]
  401c10:	mov	w1, w19
  401c14:	and	x10, x10, #0xffffffff00000000
  401c18:	orr	x3, x10, x22
  401c1c:	add	x0, x9, x8
  401c20:	mov	x2, x21
  401c24:	str	x3, [sp]
  401c28:	bl	40202c <ferror@plt+0xd5c>
  401c2c:	mov	x0, x25
  401c30:	mov	x1, x26
  401c34:	bl	401280 <printf@plt>
  401c38:	mov	w0, #0xa                   	// #10
  401c3c:	bl	4012a0 <putchar@plt>
  401c40:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401c44:	ldr	x0, [x8, #264]
  401c48:	mov	x28, x20
  401c4c:	bl	401250 <fflush@plt>
  401c50:	ldur	x27, [x29, #-40]
  401c54:	tbnz	w19, #7, 401c64 <ferror@plt+0x994>
  401c58:	adrp	x20, 405000 <ferror@plt+0x3d30>
  401c5c:	add	x20, x20, #0x258
  401c60:	b	401c7c <ferror@plt+0x9ac>
  401c64:	ldur	x8, [x29, #-24]
  401c68:	adrp	x20, 405000 <ferror@plt+0x3d30>
  401c6c:	add	x20, x20, #0x258
  401c70:	subs	w8, w8, #0x1
  401c74:	stur	x8, [x29, #-24]
  401c78:	b.le	401cc4 <ferror@plt+0x9f4>
  401c7c:	tbz	w19, #6, 401cc4 <ferror@plt+0x9f4>
  401c80:	mov	w0, #0xa                   	// #10
  401c84:	bl	4012a0 <putchar@plt>
  401c88:	ldur	w0, [x29, #-84]
  401c8c:	bl	401260 <usleep@plt>
  401c90:	b	40175c <ferror@plt+0x48c>
  401c94:	cmp	w0, #0x56
  401c98:	b.ne	401ccc <ferror@plt+0x9fc>  // b.any
  401c9c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ca0:	add	x1, x1, #0x18f
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	mov	x0, xzr
  401cac:	bl	401270 <dcgettext@plt>
  401cb0:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401cb4:	ldr	x1, [x8, #336]
  401cb8:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401cbc:	add	x2, x2, #0x19b
  401cc0:	bl	401280 <printf@plt>
  401cc4:	mov	w0, wzr
  401cc8:	bl	401150 <exit@plt>
  401ccc:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401cd0:	ldr	x0, [x8, #248]
  401cd4:	bl	401d34 <ferror@plt+0xa64>
  401cd8:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401cdc:	ldr	x0, [x8, #264]
  401ce0:	bl	401d34 <ferror@plt+0xa64>
  401ce4:	stp	x29, x30, [sp, #-32]!
  401ce8:	ldr	w8, [x0]
  401cec:	str	x19, [sp, #16]
  401cf0:	mov	x19, x0
  401cf4:	mov	x29, sp
  401cf8:	cbz	w8, 401d20 <ferror@plt+0xa50>
  401cfc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d00:	add	x1, x1, #0x280
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	bl	401270 <dcgettext@plt>
  401d10:	mov	x2, x0
  401d14:	mov	w0, #0x1                   	// #1
  401d18:	mov	w1, wzr
  401d1c:	bl	401160 <error@plt>
  401d20:	mov	w8, #0x1                   	// #1
  401d24:	str	w8, [x19]
  401d28:	ldr	x19, [sp, #16]
  401d2c:	ldp	x29, x30, [sp], #32
  401d30:	ret
  401d34:	stp	x29, x30, [sp, #-32]!
  401d38:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d3c:	str	x19, [sp, #16]
  401d40:	mov	x19, x0
  401d44:	add	x1, x1, #0x2aa
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	mov	x0, xzr
  401d50:	mov	x29, sp
  401d54:	bl	401270 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	401140 <fputs@plt>
  401d60:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d64:	add	x1, x1, #0x2b3
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	mov	x0, xzr
  401d70:	bl	401270 <dcgettext@plt>
  401d74:	adrp	x8, 416000 <ferror@plt+0x14d30>
  401d78:	ldr	x2, [x8, #336]
  401d7c:	mov	x1, x0
  401d80:	mov	x0, x19
  401d84:	bl	4012b0 <fprintf@plt>
  401d88:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d8c:	add	x1, x1, #0x2c2
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401270 <dcgettext@plt>
  401d9c:	mov	x1, x19
  401da0:	bl	401140 <fputs@plt>
  401da4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401da8:	add	x1, x1, #0x2cd
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, xzr
  401db4:	bl	401270 <dcgettext@plt>
  401db8:	mov	x1, x19
  401dbc:	bl	401140 <fputs@plt>
  401dc0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401dc4:	add	x1, x1, #0x2f8
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	mov	x0, xzr
  401dd0:	bl	401270 <dcgettext@plt>
  401dd4:	mov	x1, x19
  401dd8:	bl	401140 <fputs@plt>
  401ddc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401de0:	add	x1, x1, #0x327
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	mov	x0, xzr
  401dec:	bl	401270 <dcgettext@plt>
  401df0:	mov	x1, x19
  401df4:	bl	401140 <fputs@plt>
  401df8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401dfc:	add	x1, x1, #0x356
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	mov	x0, xzr
  401e08:	bl	401270 <dcgettext@plt>
  401e0c:	mov	x1, x19
  401e10:	bl	401140 <fputs@plt>
  401e14:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e18:	add	x1, x1, #0x385
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	mov	x0, xzr
  401e24:	bl	401270 <dcgettext@plt>
  401e28:	mov	x1, x19
  401e2c:	bl	401140 <fputs@plt>
  401e30:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e34:	add	x1, x1, #0x3b4
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	mov	x0, xzr
  401e40:	bl	401270 <dcgettext@plt>
  401e44:	mov	x1, x19
  401e48:	bl	401140 <fputs@plt>
  401e4c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e50:	add	x1, x1, #0x3e3
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	mov	x0, xzr
  401e5c:	bl	401270 <dcgettext@plt>
  401e60:	mov	x1, x19
  401e64:	bl	401140 <fputs@plt>
  401e68:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e6c:	add	x1, x1, #0x412
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	mov	x0, xzr
  401e78:	bl	401270 <dcgettext@plt>
  401e7c:	mov	x1, x19
  401e80:	bl	401140 <fputs@plt>
  401e84:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e88:	add	x1, x1, #0x441
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	bl	401270 <dcgettext@plt>
  401e98:	mov	x1, x19
  401e9c:	bl	401140 <fputs@plt>
  401ea0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ea4:	add	x1, x1, #0x470
  401ea8:	mov	w2, #0x5                   	// #5
  401eac:	mov	x0, xzr
  401eb0:	bl	401270 <dcgettext@plt>
  401eb4:	mov	x1, x19
  401eb8:	bl	401140 <fputs@plt>
  401ebc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ec0:	add	x1, x1, #0x49f
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	mov	x0, xzr
  401ecc:	bl	401270 <dcgettext@plt>
  401ed0:	mov	x1, x19
  401ed4:	bl	401140 <fputs@plt>
  401ed8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401edc:	add	x1, x1, #0x4ce
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	mov	x0, xzr
  401ee8:	bl	401270 <dcgettext@plt>
  401eec:	mov	x1, x19
  401ef0:	bl	401140 <fputs@plt>
  401ef4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ef8:	add	x1, x1, #0x4ff
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	mov	x0, xzr
  401f04:	bl	401270 <dcgettext@plt>
  401f08:	mov	x1, x19
  401f0c:	bl	401140 <fputs@plt>
  401f10:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f14:	add	x1, x1, #0x531
  401f18:	mov	w2, #0x5                   	// #5
  401f1c:	mov	x0, xzr
  401f20:	bl	401270 <dcgettext@plt>
  401f24:	mov	x1, x19
  401f28:	bl	401140 <fputs@plt>
  401f2c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f30:	add	x1, x1, #0x574
  401f34:	mov	w2, #0x5                   	// #5
  401f38:	mov	x0, xzr
  401f3c:	bl	401270 <dcgettext@plt>
  401f40:	mov	x1, x19
  401f44:	bl	401140 <fputs@plt>
  401f48:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f4c:	add	x1, x1, #0x5a4
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	mov	x0, xzr
  401f58:	bl	401270 <dcgettext@plt>
  401f5c:	mov	x1, x19
  401f60:	bl	401140 <fputs@plt>
  401f64:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f68:	add	x1, x1, #0x5da
  401f6c:	mov	w2, #0x5                   	// #5
  401f70:	mov	x0, xzr
  401f74:	bl	401270 <dcgettext@plt>
  401f78:	mov	x1, x19
  401f7c:	bl	401140 <fputs@plt>
  401f80:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f84:	add	x1, x1, #0x613
  401f88:	mov	w2, #0x5                   	// #5
  401f8c:	mov	x0, xzr
  401f90:	bl	401270 <dcgettext@plt>
  401f94:	mov	x1, x19
  401f98:	bl	401140 <fputs@plt>
  401f9c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fa0:	add	x1, x1, #0x6af
  401fa4:	mov	w2, #0x5                   	// #5
  401fa8:	mov	x0, xzr
  401fac:	bl	401270 <dcgettext@plt>
  401fb0:	mov	x1, x19
  401fb4:	bl	401140 <fputs@plt>
  401fb8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fbc:	add	x1, x1, #0x635
  401fc0:	mov	w2, #0x5                   	// #5
  401fc4:	mov	x0, xzr
  401fc8:	bl	401270 <dcgettext@plt>
  401fcc:	mov	x1, x19
  401fd0:	bl	401140 <fputs@plt>
  401fd4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fd8:	add	x1, x1, #0x661
  401fdc:	mov	w2, #0x5                   	// #5
  401fe0:	mov	x0, xzr
  401fe4:	bl	401270 <dcgettext@plt>
  401fe8:	mov	x1, x19
  401fec:	bl	401140 <fputs@plt>
  401ff0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ff4:	add	x1, x1, #0x696
  401ff8:	mov	w2, #0x5                   	// #5
  401ffc:	mov	x0, xzr
  402000:	bl	401270 <dcgettext@plt>
  402004:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402008:	mov	x1, x0
  40200c:	add	x2, x2, #0x6b1
  402010:	mov	x0, x19
  402014:	bl	4012b0 <fprintf@plt>
  402018:	adrp	x8, 416000 <ferror@plt+0x14d30>
  40201c:	ldr	x8, [x8, #248]
  402020:	cmp	x8, x19
  402024:	cset	w0, eq  // eq = none
  402028:	bl	401150 <exit@plt>
  40202c:	sub	sp, sp, #0x80
  402030:	mov	w9, #0x44800000            	// #1149239296
  402034:	mov	w10, #0x447a0000            	// #1148846080
  402038:	tst	w1, #0x20
  40203c:	and	w8, w1, #0x2
  402040:	fmov	s0, w9
  402044:	fmov	s1, w10
  402048:	mov	x3, x0
  40204c:	orr	w9, w8, w2
  402050:	fcsel	s0, s1, s0, ne  // ne = any
  402054:	stp	d9, d8, [sp, #16]
  402058:	stp	x29, x30, [sp, #32]
  40205c:	stp	x28, x27, [sp, #48]
  402060:	stp	x26, x25, [sp, #64]
  402064:	stp	x24, x23, [sp, #80]
  402068:	stp	x22, x21, [sp, #96]
  40206c:	stp	x20, x19, [sp, #112]
  402070:	add	x29, sp, #0x10
  402074:	cbz	w9, 4020a0 <ferror@plt+0xdd0>
  402078:	mov	w19, w1
  40207c:	cbnz	w8, 402114 <ferror@plt+0xe44>
  402080:	subs	w1, w2, #0x1
  402084:	b.ne	4020d8 <ferror@plt+0xe08>  // b.any
  402088:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40208c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402090:	lsl	x3, x3, #10
  402094:	add	x0, x0, #0x181
  402098:	add	x2, x2, #0x6c4
  40209c:	b	4020b0 <ferror@plt+0xde0>
  4020a0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4020a4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4020a8:	add	x0, x0, #0x181
  4020ac:	add	x2, x2, #0x6c0
  4020b0:	ldp	x20, x19, [sp, #112]
  4020b4:	ldp	x22, x21, [sp, #96]
  4020b8:	ldp	x24, x23, [sp, #80]
  4020bc:	ldp	x26, x25, [sp, #64]
  4020c0:	ldp	x28, x27, [sp, #48]
  4020c4:	ldp	x29, x30, [sp, #32]
  4020c8:	ldp	d9, d8, [sp, #16]
  4020cc:	mov	w1, #0x2000                	// #8192
  4020d0:	add	sp, sp, #0x80
  4020d4:	b	4011b0 <snprintf@plt>
  4020d8:	cmp	w2, #0x2
  4020dc:	b.lt	402114 <ferror@plt+0xe44>  // b.tstop
  4020e0:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  4020e4:	ucvtf	d1, x3
  4020e8:	fmov	d2, x8
  4020ec:	fcvtzu	w0, s0
  4020f0:	fmul	d8, d1, d2
  4020f4:	bl	40140c <ferror@plt+0x13c>
  4020f8:	fdiv	d0, d8, d0
  4020fc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402100:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402104:	add	x0, x0, #0x181
  402108:	add	x2, x2, #0x6c0
  40210c:	fcvtzs	x3, d0
  402110:	b	4020b0 <ferror@plt+0xde0>
  402114:	lsr	x8, x3, #10
  402118:	ucvtf	s1, x8
  40211c:	fcvtzu	w21, s0
  402120:	adrp	x22, 416000 <ferror@plt+0x14d30>
  402124:	adrp	x23, 405000 <ferror@plt+0x3d30>
  402128:	adrp	x20, 405000 <ferror@plt+0x3d30>
  40212c:	adrp	x24, 405000 <ferror@plt+0x3d30>
  402130:	adrp	x25, 405000 <ferror@plt+0x3d30>
  402134:	fmul	s0, s0, s1
  402138:	adrp	x26, 405000 <ferror@plt+0x3d30>
  40213c:	mov	x28, xzr
  402140:	lsl	x9, x3, #10
  402144:	mov	w27, #0x42                  	// #66
  402148:	add	x22, x22, #0x181
  40214c:	add	x23, x23, #0x6de
  402150:	add	x20, x20, #0x6b9
  402154:	add	x24, x24, #0x6c9
  402158:	add	x25, x25, #0x6cf
  40215c:	fcvt	d8, s0
  402160:	add	x26, x26, #0x6d7
  402164:	str	x9, [sp, #8]
  402168:	sub	w8, w28, #0x1
  40216c:	cmp	w8, #0x5
  402170:	b.cs	4021fc <ferror@plt+0xf2c>  // b.hs, b.nlast
  402174:	sub	w1, w28, #0x1
  402178:	mov	w0, w21
  40217c:	bl	40140c <ferror@plt+0x13c>
  402180:	fdiv	d9, d8, d0
  402184:	fcvt	s0, d9
  402188:	fcvt	d0, s0
  40218c:	mov	w1, #0x2000                	// #8192
  402190:	mov	x0, x22
  402194:	tbz	w19, #5, 4021c4 <ferror@plt+0xef4>
  402198:	mov	x2, x23
  40219c:	mov	w3, w27
  4021a0:	bl	4011b0 <snprintf@plt>
  4021a4:	cmp	w0, #0x5
  4021a8:	b.lt	40223c <ferror@plt+0xf6c>  // b.tstop
  4021ac:	ldrb	w4, [x20, x28]
  4021b0:	fcvtzs	x3, d9
  4021b4:	mov	w1, #0x2000                	// #8192
  4021b8:	mov	x0, x22
  4021bc:	mov	x2, x24
  4021c0:	b	40221c <ferror@plt+0xf4c>
  4021c4:	mov	x2, x25
  4021c8:	mov	w3, w27
  4021cc:	bl	4011b0 <snprintf@plt>
  4021d0:	cmp	w0, #0x6
  4021d4:	b.lt	40223c <ferror@plt+0xf6c>  // b.tstop
  4021d8:	ldrb	w4, [x20, x28]
  4021dc:	fcvtzs	x3, d9
  4021e0:	mov	w1, #0x2000                	// #8192
  4021e4:	mov	x0, x22
  4021e8:	mov	x2, x26
  4021ec:	bl	4011b0 <snprintf@plt>
  4021f0:	cmp	w0, #0x6
  4021f4:	b.ge	402228 <ferror@plt+0xf58>  // b.tcont
  4021f8:	b	40223c <ferror@plt+0xf6c>
  4021fc:	add	w8, w28, #0x1
  402200:	cmp	w8, #0x1
  402204:	b.ne	402228 <ferror@plt+0xf58>  // b.any
  402208:	ldr	x3, [sp, #8]
  40220c:	mov	w1, #0x2000                	// #8192
  402210:	mov	x0, x22
  402214:	mov	x2, x24
  402218:	mov	w4, w27
  40221c:	bl	4011b0 <snprintf@plt>
  402220:	cmp	w0, #0x5
  402224:	b.lt	40223c <ferror@plt+0xf6c>  // b.tstop
  402228:	add	x8, x20, x28
  40222c:	ldrb	w27, [x8, #1]
  402230:	add	x28, x28, #0x1
  402234:	cmp	x28, #0x6
  402238:	b.ne	402168 <ferror@plt+0xe98>  // b.any
  40223c:	ldp	x20, x19, [sp, #112]
  402240:	ldp	x22, x21, [sp, #96]
  402244:	ldp	x24, x23, [sp, #80]
  402248:	ldp	x26, x25, [sp, #64]
  40224c:	ldp	x28, x27, [sp, #48]
  402250:	ldp	x29, x30, [sp, #32]
  402254:	ldp	d9, d8, [sp, #16]
  402258:	add	sp, sp, #0x80
  40225c:	ret
  402260:	stp	x29, x30, [sp, #-48]!
  402264:	stp	x20, x19, [sp, #32]
  402268:	mov	x29, sp
  40226c:	mov	x20, x1
  402270:	mov	x19, x0
  402274:	str	x21, [sp, #16]
  402278:	str	xzr, [x29, #24]
  40227c:	cbz	x0, 4022ac <ferror@plt+0xfdc>
  402280:	ldrb	w8, [x19]
  402284:	cbz	w8, 4022ac <ferror@plt+0xfdc>
  402288:	bl	401290 <__errno_location@plt>
  40228c:	mov	x21, x0
  402290:	str	wzr, [x0]
  402294:	add	x1, x29, #0x18
  402298:	mov	w2, #0xa                   	// #10
  40229c:	mov	x0, x19
  4022a0:	bl	401240 <strtol@plt>
  4022a4:	ldr	w8, [x21]
  4022a8:	cbz	w8, 4022e0 <ferror@plt+0x1010>
  4022ac:	bl	401290 <__errno_location@plt>
  4022b0:	ldr	w1, [x0]
  4022b4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4022b8:	add	x2, x2, #0x730
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	mov	x3, x20
  4022c4:	mov	x4, x19
  4022c8:	bl	401160 <error@plt>
  4022cc:	mov	x0, xzr
  4022d0:	ldp	x20, x19, [sp, #32]
  4022d4:	ldr	x21, [sp, #16]
  4022d8:	ldp	x29, x30, [sp], #48
  4022dc:	ret
  4022e0:	ldr	x8, [x29, #24]
  4022e4:	cmp	x8, x19
  4022e8:	b.eq	4022ac <ferror@plt+0xfdc>  // b.none
  4022ec:	cbz	x8, 4022ac <ferror@plt+0xfdc>
  4022f0:	ldrb	w8, [x8]
  4022f4:	cbnz	w8, 4022ac <ferror@plt+0xfdc>
  4022f8:	b	4022d0 <ferror@plt+0x1000>
  4022fc:	stp	x29, x30, [sp, #-48]!
  402300:	stp	x20, x19, [sp, #32]
  402304:	mov	x29, sp
  402308:	mov	x20, x1
  40230c:	mov	x19, x0
  402310:	str	x21, [sp, #16]
  402314:	str	xzr, [x29, #24]
  402318:	cbz	x0, 402344 <ferror@plt+0x1074>
  40231c:	ldrb	w8, [x19]
  402320:	cbz	w8, 402344 <ferror@plt+0x1074>
  402324:	bl	401290 <__errno_location@plt>
  402328:	mov	x21, x0
  40232c:	str	wzr, [x0]
  402330:	add	x1, x29, #0x18
  402334:	mov	x0, x19
  402338:	bl	401170 <strtod@plt>
  40233c:	ldr	w8, [x21]
  402340:	cbz	w8, 402378 <ferror@plt+0x10a8>
  402344:	bl	401290 <__errno_location@plt>
  402348:	ldr	w1, [x0]
  40234c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402350:	add	x2, x2, #0x730
  402354:	mov	w0, #0x1                   	// #1
  402358:	mov	x3, x20
  40235c:	mov	x4, x19
  402360:	bl	401160 <error@plt>
  402364:	fmov	d0, xzr
  402368:	ldp	x20, x19, [sp, #32]
  40236c:	ldr	x21, [sp, #16]
  402370:	ldp	x29, x30, [sp], #48
  402374:	ret
  402378:	ldr	x8, [x29, #24]
  40237c:	cmp	x8, x19
  402380:	b.eq	402344 <ferror@plt+0x1074>  // b.none
  402384:	cbz	x8, 402344 <ferror@plt+0x1074>
  402388:	ldrb	w8, [x8]
  40238c:	cbnz	w8, 402344 <ferror@plt+0x1074>
  402390:	b	402368 <ferror@plt+0x1098>
  402394:	sub	sp, sp, #0x90
  402398:	stp	x20, x19, [sp, #128]
  40239c:	mov	x20, x1
  4023a0:	mov	x19, x0
  4023a4:	stp	x29, x30, [sp, #48]
  4023a8:	stp	x28, x27, [sp, #64]
  4023ac:	stp	x26, x25, [sp, #80]
  4023b0:	stp	x24, x23, [sp, #96]
  4023b4:	stp	x22, x21, [sp, #112]
  4023b8:	add	x29, sp, #0x30
  4023bc:	cbz	x0, 402558 <ferror@plt+0x1288>
  4023c0:	ldrb	w22, [x19]
  4023c4:	cbz	x22, 402558 <ferror@plt+0x1288>
  4023c8:	bl	401230 <__ctype_b_loc@plt>
  4023cc:	ldr	x23, [x0]
  4023d0:	mov	x21, x0
  4023d4:	mov	x24, x19
  4023d8:	ldrh	w8, [x23, x22, lsl #1]
  4023dc:	tbz	w8, #13, 4023f0 <ferror@plt+0x1120>
  4023e0:	mov	x24, x19
  4023e4:	ldrb	w22, [x24, #1]!
  4023e8:	ldrh	w8, [x23, x22, lsl #1]
  4023ec:	tbnz	w8, #13, 4023e4 <ferror@plt+0x1114>
  4023f0:	cmp	w22, #0x2b
  4023f4:	b.eq	40240c <ferror@plt+0x113c>  // b.none
  4023f8:	cmp	w22, #0x2d
  4023fc:	b.ne	402418 <ferror@plt+0x1148>  // b.any
  402400:	add	x24, x24, #0x1
  402404:	mov	w22, #0x1                   	// #1
  402408:	b	40241c <ferror@plt+0x114c>
  40240c:	mov	w22, wzr
  402410:	add	x24, x24, #0x1
  402414:	b	40241c <ferror@plt+0x114c>
  402418:	mov	w22, wzr
  40241c:	ldrb	w25, [x24]
  402420:	adrp	x26, 405000 <ferror@plt+0x3d30>
  402424:	ldr	q0, [x26, #1776]
  402428:	ldrh	w27, [x23, x25, lsl #1]
  40242c:	stur	q0, [x29, #-16]
  402430:	tbz	w27, #11, 4024b0 <ferror@plt+0x11e0>
  402434:	adrp	x8, 405000 <ferror@plt+0x3d30>
  402438:	adrp	x9, 405000 <ferror@plt+0x3d30>
  40243c:	ldr	q0, [x8, #1792]
  402440:	ldr	q1, [x9, #1808]
  402444:	mov	w28, #0x1                   	// #1
  402448:	str	q1, [sp, #16]
  40244c:	ldr	q1, [sp, #16]
  402450:	bl	403898 <ferror@plt+0x25c8>
  402454:	ldrb	w8, [x24, x28]
  402458:	add	x28, x28, #0x1
  40245c:	ldrh	w8, [x23, x8, lsl #1]
  402460:	tbnz	w8, #11, 40244c <ferror@plt+0x117c>
  402464:	tbz	w27, #11, 4024b0 <ferror@plt+0x11e0>
  402468:	ldr	q2, [x26, #1776]
  40246c:	stur	q2, [x29, #-16]
  402470:	and	w8, w25, #0xff
  402474:	sub	w0, w8, #0x30
  402478:	str	q0, [sp]
  40247c:	bl	40494c <ferror@plt+0x367c>
  402480:	mov	v1.16b, v0.16b
  402484:	ldr	q0, [sp]
  402488:	bl	403898 <ferror@plt+0x25c8>
  40248c:	mov	v1.16b, v0.16b
  402490:	ldur	q0, [x29, #-16]
  402494:	bl	4026c8 <ferror@plt+0x13f8>
  402498:	stur	q0, [x29, #-16]
  40249c:	ldp	q0, q1, [sp]
  4024a0:	bl	4030e8 <ferror@plt+0x1e18>
  4024a4:	ldrb	w25, [x24, #1]!
  4024a8:	ldrh	w8, [x23, x25, lsl #1]
  4024ac:	tbnz	w8, #11, 402470 <ferror@plt+0x11a0>
  4024b0:	cmp	w25, #0x2e
  4024b4:	b.eq	4024e8 <ferror@plt+0x1218>  // b.none
  4024b8:	ldur	q1, [x29, #-16]
  4024bc:	cmp	w25, #0x2c
  4024c0:	b.eq	4024e8 <ferror@plt+0x1218>  // b.none
  4024c4:	cbz	w25, 402580 <ferror@plt+0x12b0>
  4024c8:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4024cc:	add	x2, x2, #0x730
  4024d0:	mov	w0, #0x1                   	// #1
  4024d4:	mov	w1, #0x16                  	// #22
  4024d8:	mov	x3, x20
  4024dc:	mov	x4, x19
  4024e0:	bl	401160 <error@plt>
  4024e4:	ldr	x23, [x21]
  4024e8:	ldrb	w8, [x24, #1]
  4024ec:	ldrh	w9, [x23, x8, lsl #1]
  4024f0:	tbz	w9, #11, 402550 <ferror@plt+0x1280>
  4024f4:	adrp	x9, 405000 <ferror@plt+0x3d30>
  4024f8:	adrp	x10, 405000 <ferror@plt+0x3d30>
  4024fc:	ldr	q1, [x9, #1792]
  402500:	ldr	q0, [x10, #1808]
  402504:	add	x21, x24, #0x2
  402508:	str	q0, [sp]
  40250c:	and	w8, w8, #0xff
  402510:	sub	w0, w8, #0x30
  402514:	str	q1, [sp, #16]
  402518:	bl	40494c <ferror@plt+0x367c>
  40251c:	mov	v1.16b, v0.16b
  402520:	ldr	q0, [sp, #16]
  402524:	bl	403898 <ferror@plt+0x25c8>
  402528:	mov	v1.16b, v0.16b
  40252c:	ldur	q0, [x29, #-16]
  402530:	bl	4026c8 <ferror@plt+0x13f8>
  402534:	stur	q0, [x29, #-16]
  402538:	ldp	q1, q0, [sp]
  40253c:	bl	4030e8 <ferror@plt+0x1e18>
  402540:	ldrb	w8, [x21], #1
  402544:	mov	v1.16b, v0.16b
  402548:	ldrh	w9, [x23, x8, lsl #1]
  40254c:	tbnz	w9, #11, 40250c <ferror@plt+0x123c>
  402550:	ldur	q1, [x29, #-16]
  402554:	cbz	w8, 402580 <ferror@plt+0x12b0>
  402558:	bl	401290 <__errno_location@plt>
  40255c:	ldr	w1, [x0]
  402560:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402564:	add	x2, x2, #0x730
  402568:	mov	w0, #0x1                   	// #1
  40256c:	mov	x3, x20
  402570:	mov	x4, x19
  402574:	bl	401160 <error@plt>
  402578:	fmov	d0, xzr
  40257c:	b	4025a0 <ferror@plt+0x12d0>
  402580:	adrp	x8, 405000 <ferror@plt+0x3d30>
  402584:	ldr	q0, [x8, #1824]
  402588:	stur	q1, [x29, #-16]
  40258c:	bl	403f24 <ferror@plt+0x2c54>
  402590:	cmp	w22, #0x0
  402594:	b.ne	40259c <ferror@plt+0x12cc>  // b.any
  402598:	ldur	q0, [x29, #-16]
  40259c:	bl	4049a8 <ferror@plt+0x36d8>
  4025a0:	ldp	x20, x19, [sp, #128]
  4025a4:	ldp	x22, x21, [sp, #112]
  4025a8:	ldp	x24, x23, [sp, #96]
  4025ac:	ldp	x26, x25, [sp, #80]
  4025b0:	ldp	x28, x27, [sp, #64]
  4025b4:	ldp	x29, x30, [sp, #48]
  4025b8:	add	sp, sp, #0x90
  4025bc:	ret
  4025c0:	stp	x29, x30, [sp, #-48]!
  4025c4:	str	x21, [sp, #16]
  4025c8:	stp	x20, x19, [sp, #32]
  4025cc:	mov	x29, sp
  4025d0:	mov	x20, x0
  4025d4:	bl	4011a0 <__fpending@plt>
  4025d8:	mov	x19, x0
  4025dc:	mov	x0, x20
  4025e0:	bl	4012d0 <ferror@plt>
  4025e4:	mov	w21, w0
  4025e8:	mov	x0, x20
  4025ec:	bl	4011c0 <fclose@plt>
  4025f0:	mov	w8, w0
  4025f4:	cbz	w21, 402618 <ferror@plt+0x1348>
  4025f8:	cbnz	w8, 402610 <ferror@plt+0x1340>
  4025fc:	bl	401290 <__errno_location@plt>
  402600:	ldr	w8, [x0]
  402604:	cmp	w8, #0x20
  402608:	b.eq	402610 <ferror@plt+0x1340>  // b.none
  40260c:	str	wzr, [x0]
  402610:	mov	w0, #0xffffffff            	// #-1
  402614:	b	402638 <ferror@plt+0x1368>
  402618:	cmp	w8, #0x0
  40261c:	csetm	w0, ne  // ne = any
  402620:	cbnz	x19, 402638 <ferror@plt+0x1368>
  402624:	cbz	w8, 402638 <ferror@plt+0x1368>
  402628:	bl	401290 <__errno_location@plt>
  40262c:	ldr	w8, [x0]
  402630:	cmp	w8, #0x9
  402634:	csetm	w0, ne  // ne = any
  402638:	ldp	x20, x19, [sp, #32]
  40263c:	ldr	x21, [sp, #16]
  402640:	ldp	x29, x30, [sp], #48
  402644:	ret
  402648:	stp	x29, x30, [sp, #-32]!
  40264c:	adrp	x8, 416000 <ferror@plt+0x14d30>
  402650:	ldr	x0, [x8, #264]
  402654:	str	x19, [sp, #16]
  402658:	mov	x29, sp
  40265c:	bl	4025c0 <ferror@plt+0x12f0>
  402660:	cbz	w0, 402674 <ferror@plt+0x13a4>
  402664:	bl	401290 <__errno_location@plt>
  402668:	ldr	w8, [x0]
  40266c:	cmp	w8, #0x20
  402670:	b.ne	402690 <ferror@plt+0x13c0>  // b.any
  402674:	adrp	x8, 416000 <ferror@plt+0x14d30>
  402678:	ldr	x0, [x8, #248]
  40267c:	bl	4025c0 <ferror@plt+0x12f0>
  402680:	cbnz	w0, 4026c0 <ferror@plt+0x13f0>
  402684:	ldr	x19, [sp, #16]
  402688:	ldp	x29, x30, [sp], #32
  40268c:	ret
  402690:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402694:	add	x1, x1, #0x739
  402698:	mov	w2, #0x5                   	// #5
  40269c:	mov	x19, x0
  4026a0:	mov	x0, xzr
  4026a4:	bl	401270 <dcgettext@plt>
  4026a8:	ldr	w1, [x19]
  4026ac:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4026b0:	mov	x3, x0
  4026b4:	add	x2, x2, #0x745
  4026b8:	mov	w0, wzr
  4026bc:	bl	401160 <error@plt>
  4026c0:	mov	w0, #0x1                   	// #1
  4026c4:	bl	401130 <_exit@plt>
  4026c8:	stp	x29, x30, [sp, #-32]!
  4026cc:	mov	x29, sp
  4026d0:	str	q0, [sp, #16]
  4026d4:	ldp	x9, x5, [sp, #16]
  4026d8:	str	q1, [sp, #16]
  4026dc:	ldp	x1, x2, [sp, #16]
  4026e0:	mrs	x10, fpcr
  4026e4:	ubfx	x0, x5, #48, #15
  4026e8:	ubfx	x12, x2, #48, #15
  4026ec:	ubfiz	x3, x5, #3, #48
  4026f0:	lsr	x11, x2, #63
  4026f4:	mov	x4, x0
  4026f8:	ubfiz	x2, x2, #3, #48
  4026fc:	sub	w0, w0, w12
  402700:	lsr	x8, x5, #63
  402704:	mov	x14, x1
  402708:	orr	x2, x2, x1, lsr #61
  40270c:	cmp	x11, x5, lsr #63
  402710:	orr	x3, x3, x9, lsr #61
  402714:	lsl	x7, x9, #3
  402718:	mov	x6, x12
  40271c:	lsl	x1, x1, #3
  402720:	mov	w5, w0
  402724:	b.ne	402b2c <ferror@plt+0x185c>  // b.any
  402728:	cmp	w0, #0x0
  40272c:	b.le	40286c <ferror@plt+0x159c>
  402730:	mov	x9, #0x7fff                	// #32767
  402734:	cbnz	x12, 4027d4 <ferror@plt+0x1504>
  402738:	orr	x5, x2, x1
  40273c:	cbnz	x5, 402768 <ferror@plt+0x1498>
  402740:	cmp	x4, x9
  402744:	b.ne	402f18 <ferror@plt+0x1c48>  // b.any
  402748:	orr	x1, x3, x7
  40274c:	cbz	x1, 402f9c <ferror@plt+0x1ccc>
  402750:	lsr	x0, x3, #50
  402754:	mov	x2, x3
  402758:	eor	x0, x0, #0x1
  40275c:	mov	x1, x7
  402760:	and	w0, w0, #0x1
  402764:	b	4029b0 <ferror@plt+0x16e0>
  402768:	subs	w5, w0, #0x1
  40276c:	b.ne	4027ac <ferror@plt+0x14dc>  // b.any
  402770:	adds	x1, x7, x1
  402774:	mov	x7, x1
  402778:	adc	x3, x3, x2
  40277c:	tbz	x3, #51, 402f18 <ferror@plt+0x1c48>
  402780:	add	x4, x4, #0x1
  402784:	mov	x0, #0x7fff                	// #32767
  402788:	cmp	x4, x0
  40278c:	b.eq	402af0 <ferror@plt+0x1820>  // b.none
  402790:	and	x2, x3, #0xfff7ffffffffffff
  402794:	and	x1, x7, #0x1
  402798:	orr	x1, x1, x7, lsr #1
  40279c:	orr	x1, x1, x3, lsl #63
  4027a0:	lsr	x2, x2, #1
  4027a4:	mov	w0, #0x0                   	// #0
  4027a8:	b	4028a0 <ferror@plt+0x15d0>
  4027ac:	cmp	x4, x9
  4027b0:	b.ne	4027e0 <ferror@plt+0x1510>  // b.any
  4027b4:	orr	x1, x3, x7
  4027b8:	cbz	x1, 402f9c <ferror@plt+0x1ccc>
  4027bc:	lsr	x0, x3, #50
  4027c0:	mov	x2, x3
  4027c4:	eor	x0, x0, #0x1
  4027c8:	mov	x1, x7
  4027cc:	and	w0, w0, #0x1
  4027d0:	b	4028a0 <ferror@plt+0x15d0>
  4027d4:	cmp	x4, x9
  4027d8:	b.eq	4027b4 <ferror@plt+0x14e4>  // b.none
  4027dc:	orr	x2, x2, #0x8000000000000
  4027e0:	cmp	w5, #0x74
  4027e4:	b.gt	40285c <ferror@plt+0x158c>
  4027e8:	cmp	w5, #0x3f
  4027ec:	b.gt	402828 <ferror@plt+0x1558>
  4027f0:	mov	w6, #0x40                  	// #64
  4027f4:	sub	w6, w6, w5
  4027f8:	lsr	x9, x1, x5
  4027fc:	lsl	x1, x1, x6
  402800:	cmp	x1, #0x0
  402804:	lsl	x0, x2, x6
  402808:	cset	x1, ne  // ne = any
  40280c:	orr	x0, x0, x9
  402810:	lsr	x2, x2, x5
  402814:	orr	x0, x0, x1
  402818:	adds	x1, x0, x7
  40281c:	mov	x7, x1
  402820:	adc	x3, x2, x3
  402824:	b	40277c <ferror@plt+0x14ac>
  402828:	sub	w0, w5, #0x40
  40282c:	mov	w6, #0x80                  	// #128
  402830:	sub	w6, w6, w5
  402834:	cmp	w5, #0x40
  402838:	lsr	x0, x2, x0
  40283c:	lsl	x2, x2, x6
  402840:	csel	x2, x2, xzr, ne  // ne = any
  402844:	orr	x1, x2, x1
  402848:	cmp	x1, #0x0
  40284c:	cset	x1, ne  // ne = any
  402850:	orr	x0, x0, x1
  402854:	mov	x2, #0x0                   	// #0
  402858:	b	402818 <ferror@plt+0x1548>
  40285c:	orr	x1, x2, x1
  402860:	cmp	x1, #0x0
  402864:	cset	x0, ne  // ne = any
  402868:	b	402854 <ferror@plt+0x1584>
  40286c:	b.eq	402970 <ferror@plt+0x16a0>  // b.none
  402870:	mov	x5, #0x7fff                	// #32767
  402874:	cbnz	x4, 402918 <ferror@plt+0x1648>
  402878:	orr	x4, x3, x7
  40287c:	cbnz	x4, 4028a8 <ferror@plt+0x15d8>
  402880:	cmp	x12, x5
  402884:	b.ne	402f28 <ferror@plt+0x1c58>  // b.any
  402888:	orr	x0, x2, x1
  40288c:	cbz	x0, 402f70 <ferror@plt+0x1ca0>
  402890:	lsr	x0, x2, #50
  402894:	mov	x4, x6
  402898:	eor	x0, x0, #0x1
  40289c:	and	w0, w0, #0x1
  4028a0:	mov	w5, #0x0                   	// #0
  4028a4:	b	4029b0 <ferror@plt+0x16e0>
  4028a8:	cmn	w0, #0x1
  4028ac:	b.ne	4028c4 <ferror@plt+0x15f4>  // b.any
  4028b0:	adds	x1, x7, x1
  4028b4:	mov	x7, x1
  4028b8:	adc	x3, x3, x2
  4028bc:	mov	x4, x6
  4028c0:	b	40277c <ferror@plt+0x14ac>
  4028c4:	cmp	x12, x5
  4028c8:	b.eq	402888 <ferror@plt+0x15b8>  // b.none
  4028cc:	mvn	w0, w0
  4028d0:	cmp	w0, #0x74
  4028d4:	b.gt	402960 <ferror@plt+0x1690>
  4028d8:	cmp	w0, #0x3f
  4028dc:	b.gt	40292c <ferror@plt+0x165c>
  4028e0:	mov	w5, #0x40                  	// #64
  4028e4:	sub	w5, w5, w0
  4028e8:	lsr	x9, x7, x0
  4028ec:	lsl	x7, x7, x5
  4028f0:	cmp	x7, #0x0
  4028f4:	cset	x7, ne  // ne = any
  4028f8:	lsl	x4, x3, x5
  4028fc:	orr	x4, x4, x9
  402900:	lsr	x0, x3, x0
  402904:	orr	x7, x4, x7
  402908:	adds	x1, x7, x1
  40290c:	mov	x7, x1
  402910:	adc	x3, x0, x2
  402914:	b	4028bc <ferror@plt+0x15ec>
  402918:	cmp	x12, x5
  40291c:	b.eq	402888 <ferror@plt+0x15b8>  // b.none
  402920:	neg	w0, w0
  402924:	orr	x3, x3, #0x8000000000000
  402928:	b	4028d0 <ferror@plt+0x1600>
  40292c:	sub	w4, w0, #0x40
  402930:	mov	w5, #0x80                  	// #128
  402934:	sub	w5, w5, w0
  402938:	cmp	w0, #0x40
  40293c:	lsr	x4, x3, x4
  402940:	lsl	x3, x3, x5
  402944:	csel	x3, x3, xzr, ne  // ne = any
  402948:	orr	x3, x3, x7
  40294c:	cmp	x3, #0x0
  402950:	cset	x7, ne  // ne = any
  402954:	orr	x7, x4, x7
  402958:	mov	x0, #0x0                   	// #0
  40295c:	b	402908 <ferror@plt+0x1638>
  402960:	orr	x3, x3, x7
  402964:	cmp	x3, #0x0
  402968:	cset	x7, ne  // ne = any
  40296c:	b	402958 <ferror@plt+0x1688>
  402970:	add	x0, x4, #0x1
  402974:	mov	x13, #0x7fff                	// #32767
  402978:	tst	x0, #0x7ffe
  40297c:	b.ne	402a8c <ferror@plt+0x17bc>  // b.any
  402980:	orr	x12, x3, x7
  402984:	cbnz	x4, 4029f0 <ferror@plt+0x1720>
  402988:	cbz	x12, 402f4c <ferror@plt+0x1c7c>
  40298c:	orr	x0, x2, x1
  402990:	cbz	x0, 402d38 <ferror@plt+0x1a68>
  402994:	adds	x1, x7, x1
  402998:	mov	x7, x1
  40299c:	adc	x3, x3, x2
  4029a0:	tbz	x3, #51, 402d38 <ferror@plt+0x1a68>
  4029a4:	and	x2, x3, #0xfff7ffffffffffff
  4029a8:	mov	w0, #0x0                   	// #0
  4029ac:	mov	x4, #0x1                   	// #1
  4029b0:	tst	x1, #0x7
  4029b4:	b.eq	402fcc <ferror@plt+0x1cfc>  // b.none
  4029b8:	and	x3, x10, #0xc00000
  4029bc:	orr	w0, w0, #0x10
  4029c0:	cmp	x3, #0x400, lsl #12
  4029c4:	b.eq	402fb8 <ferror@plt+0x1ce8>  // b.none
  4029c8:	cmp	x3, #0x800, lsl #12
  4029cc:	b.eq	402fc4 <ferror@plt+0x1cf4>  // b.none
  4029d0:	cbnz	x3, 4029e8 <ferror@plt+0x1718>
  4029d4:	and	x3, x1, #0xf
  4029d8:	cmp	x3, #0x4
  4029dc:	b.eq	4029e8 <ferror@plt+0x1718>  // b.none
  4029e0:	adds	x1, x1, #0x4
  4029e4:	cinc	x2, x2, cs  // cs = hs, nlast
  4029e8:	cbz	w5, 402fdc <ferror@plt+0x1d0c>
  4029ec:	b	402fd8 <ferror@plt+0x1d08>
  4029f0:	cmp	x4, x13
  4029f4:	b.ne	402a58 <ferror@plt+0x1788>  // b.any
  4029f8:	cbz	x12, 4030bc <ferror@plt+0x1dec>
  4029fc:	lsr	x0, x3, #50
  402a00:	cmp	x6, x4
  402a04:	eor	x0, x0, #0x1
  402a08:	and	w0, w0, #0x1
  402a0c:	b.ne	402a78 <ferror@plt+0x17a8>  // b.any
  402a10:	orr	x4, x2, x1
  402a14:	cbz	x4, 4030b4 <ferror@plt+0x1de4>
  402a18:	tst	x2, #0x4000000000000
  402a1c:	csinc	w0, w0, wzr, ne  // ne = any
  402a20:	cbz	x12, 402a70 <ferror@plt+0x17a0>
  402a24:	and	x9, x9, #0x1fffffffffffffff
  402a28:	lsr	x1, x3, #3
  402a2c:	orr	x9, x9, x3, lsl #61
  402a30:	tbz	x3, #50, 402a4c <ferror@plt+0x177c>
  402a34:	lsr	x3, x2, #3
  402a38:	tbnz	x2, #50, 402a4c <ferror@plt+0x177c>
  402a3c:	and	x1, x14, #0x1fffffffffffffff
  402a40:	mov	x8, x11
  402a44:	orr	x9, x1, x2, lsl #61
  402a48:	mov	x1, x3
  402a4c:	extr	x2, x1, x9, #61
  402a50:	lsl	x1, x9, #3
  402a54:	b	402a70 <ferror@plt+0x17a0>
  402a58:	cmp	x6, x13
  402a5c:	b.ne	402a68 <ferror@plt+0x1798>  // b.any
  402a60:	mov	w0, #0x0                   	// #0
  402a64:	b	402a10 <ferror@plt+0x1740>
  402a68:	mov	w0, #0x0                   	// #0
  402a6c:	cbnz	x12, 402a78 <ferror@plt+0x17a8>
  402a70:	mov	x4, #0x7fff                	// #32767
  402a74:	b	4029b0 <ferror@plt+0x16e0>
  402a78:	orr	x1, x2, x1
  402a7c:	cbnz	x1, 402a24 <ferror@plt+0x1754>
  402a80:	mov	x2, x3
  402a84:	mov	x1, x7
  402a88:	b	402a70 <ferror@plt+0x17a0>
  402a8c:	cmp	x0, x13
  402a90:	b.eq	402ab0 <ferror@plt+0x17e0>  // b.none
  402a94:	adds	x1, x7, x1
  402a98:	mov	x4, x0
  402a9c:	adc	x2, x3, x2
  402aa0:	extr	x1, x2, x1, #1
  402aa4:	lsr	x2, x2, #1
  402aa8:	mov	w0, #0x0                   	// #0
  402aac:	b	4029b0 <ferror@plt+0x16e0>
  402ab0:	ands	x1, x10, #0xc00000
  402ab4:	b.eq	402f80 <ferror@plt+0x1cb0>  // b.none
  402ab8:	cmp	x1, #0x400, lsl #12
  402abc:	b.ne	402ad4 <ferror@plt+0x1804>  // b.any
  402ac0:	cbnz	x8, 402ae0 <ferror@plt+0x1810>
  402ac4:	mov	x4, x0
  402ac8:	mov	x2, #0x0                   	// #0
  402acc:	mov	x1, #0x0                   	// #0
  402ad0:	b	402f88 <ferror@plt+0x1cb8>
  402ad4:	cmp	x1, #0x800, lsl #12
  402ad8:	b.ne	402ae0 <ferror@plt+0x1810>  // b.any
  402adc:	cbnz	x8, 402ac4 <ferror@plt+0x17f4>
  402ae0:	mov	x2, #0xffffffffffffffff    	// #-1
  402ae4:	mov	x4, #0x7ffe                	// #32766
  402ae8:	mov	x1, x2
  402aec:	b	402f88 <ferror@plt+0x1cb8>
  402af0:	ands	x1, x10, #0xc00000
  402af4:	b.eq	402f90 <ferror@plt+0x1cc0>  // b.none
  402af8:	cmp	x1, #0x400, lsl #12
  402afc:	b.ne	402b10 <ferror@plt+0x1840>  // b.any
  402b00:	cbnz	x8, 402b1c <ferror@plt+0x184c>
  402b04:	mov	x2, #0x0                   	// #0
  402b08:	mov	x1, #0x0                   	// #0
  402b0c:	b	402f94 <ferror@plt+0x1cc4>
  402b10:	cmp	x1, #0x800, lsl #12
  402b14:	b.ne	402b1c <ferror@plt+0x184c>  // b.any
  402b18:	cbnz	x8, 402b04 <ferror@plt+0x1834>
  402b1c:	mov	x2, #0xffffffffffffffff    	// #-1
  402b20:	mov	x4, #0x7ffe                	// #32766
  402b24:	mov	x1, x2
  402b28:	b	402f94 <ferror@plt+0x1cc4>
  402b2c:	cmp	w0, #0x0
  402b30:	b.le	402c04 <ferror@plt+0x1934>
  402b34:	mov	x9, #0x7fff                	// #32767
  402b38:	cbnz	x12, 402bb0 <ferror@plt+0x18e0>
  402b3c:	orr	x5, x2, x1
  402b40:	cbz	x5, 402740 <ferror@plt+0x1470>
  402b44:	subs	w5, w0, #0x1
  402b48:	b.ne	402b64 <ferror@plt+0x1894>  // b.any
  402b4c:	subs	x7, x7, x1
  402b50:	sbc	x3, x3, x2
  402b54:	tbz	x3, #51, 402f18 <ferror@plt+0x1c48>
  402b58:	and	x5, x3, #0x7ffffffffffff
  402b5c:	mov	x6, x7
  402b60:	b	402e48 <ferror@plt+0x1b78>
  402b64:	cmp	x4, x9
  402b68:	b.eq	4027b4 <ferror@plt+0x14e4>  // b.none
  402b6c:	cmp	w5, #0x74
  402b70:	b.gt	402bf4 <ferror@plt+0x1924>
  402b74:	cmp	w5, #0x3f
  402b78:	b.gt	402bc0 <ferror@plt+0x18f0>
  402b7c:	mov	w6, #0x40                  	// #64
  402b80:	sub	w6, w6, w5
  402b84:	lsr	x9, x1, x5
  402b88:	lsl	x1, x1, x6
  402b8c:	cmp	x1, #0x0
  402b90:	lsl	x0, x2, x6
  402b94:	cset	x1, ne  // ne = any
  402b98:	orr	x0, x0, x9
  402b9c:	lsr	x2, x2, x5
  402ba0:	orr	x0, x0, x1
  402ba4:	subs	x7, x7, x0
  402ba8:	sbc	x3, x3, x2
  402bac:	b	402b54 <ferror@plt+0x1884>
  402bb0:	cmp	x4, x9
  402bb4:	b.eq	4027b4 <ferror@plt+0x14e4>  // b.none
  402bb8:	orr	x2, x2, #0x8000000000000
  402bbc:	b	402b6c <ferror@plt+0x189c>
  402bc0:	sub	w0, w5, #0x40
  402bc4:	mov	w6, #0x80                  	// #128
  402bc8:	sub	w6, w6, w5
  402bcc:	cmp	w5, #0x40
  402bd0:	lsr	x0, x2, x0
  402bd4:	lsl	x2, x2, x6
  402bd8:	csel	x2, x2, xzr, ne  // ne = any
  402bdc:	orr	x1, x2, x1
  402be0:	cmp	x1, #0x0
  402be4:	cset	x1, ne  // ne = any
  402be8:	orr	x0, x0, x1
  402bec:	mov	x2, #0x0                   	// #0
  402bf0:	b	402ba4 <ferror@plt+0x18d4>
  402bf4:	orr	x1, x2, x1
  402bf8:	cmp	x1, #0x0
  402bfc:	cset	x0, ne  // ne = any
  402c00:	b	402bec <ferror@plt+0x191c>
  402c04:	b.eq	402d04 <ferror@plt+0x1a34>  // b.none
  402c08:	mov	x5, #0x7fff                	// #32767
  402c0c:	cbnz	x4, 402cac <ferror@plt+0x19dc>
  402c10:	orr	x4, x3, x7
  402c14:	cbnz	x4, 402c40 <ferror@plt+0x1970>
  402c18:	cmp	x12, x5
  402c1c:	b.ne	402f38 <ferror@plt+0x1c68>  // b.any
  402c20:	orr	x0, x2, x1
  402c24:	cbz	x0, 402fa4 <ferror@plt+0x1cd4>
  402c28:	lsr	x0, x2, #50
  402c2c:	mov	x4, x6
  402c30:	eor	x0, x0, #0x1
  402c34:	mov	x8, x11
  402c38:	and	w0, w0, #0x1
  402c3c:	b	4028a0 <ferror@plt+0x15d0>
  402c40:	cmn	w0, #0x1
  402c44:	b.ne	402c5c <ferror@plt+0x198c>  // b.any
  402c48:	subs	x7, x1, x7
  402c4c:	sbc	x3, x2, x3
  402c50:	mov	x4, x6
  402c54:	mov	x8, x11
  402c58:	b	402b54 <ferror@plt+0x1884>
  402c5c:	cmp	x12, x5
  402c60:	b.eq	402c20 <ferror@plt+0x1950>  // b.none
  402c64:	mvn	w0, w0
  402c68:	cmp	w0, #0x74
  402c6c:	b.gt	402cf4 <ferror@plt+0x1a24>
  402c70:	cmp	w0, #0x3f
  402c74:	b.gt	402cc0 <ferror@plt+0x19f0>
  402c78:	mov	w5, #0x40                  	// #64
  402c7c:	sub	w5, w5, w0
  402c80:	lsr	x8, x7, x0
  402c84:	lsl	x7, x7, x5
  402c88:	cmp	x7, #0x0
  402c8c:	lsl	x4, x3, x5
  402c90:	cset	x5, ne  // ne = any
  402c94:	orr	x4, x4, x8
  402c98:	lsr	x0, x3, x0
  402c9c:	orr	x4, x4, x5
  402ca0:	subs	x7, x1, x4
  402ca4:	sbc	x3, x2, x0
  402ca8:	b	402c50 <ferror@plt+0x1980>
  402cac:	cmp	x12, x5
  402cb0:	b.eq	402c20 <ferror@plt+0x1950>  // b.none
  402cb4:	neg	w0, w0
  402cb8:	orr	x3, x3, #0x8000000000000
  402cbc:	b	402c68 <ferror@plt+0x1998>
  402cc0:	sub	w4, w0, #0x40
  402cc4:	mov	w5, #0x80                  	// #128
  402cc8:	sub	w5, w5, w0
  402ccc:	cmp	w0, #0x40
  402cd0:	lsr	x4, x3, x4
  402cd4:	lsl	x3, x3, x5
  402cd8:	csel	x3, x3, xzr, ne  // ne = any
  402cdc:	orr	x3, x3, x7
  402ce0:	cmp	x3, #0x0
  402ce4:	cset	x0, ne  // ne = any
  402ce8:	orr	x4, x4, x0
  402cec:	mov	x0, #0x0                   	// #0
  402cf0:	b	402ca0 <ferror@plt+0x19d0>
  402cf4:	orr	x3, x3, x7
  402cf8:	cmp	x3, #0x0
  402cfc:	cset	x4, ne  // ne = any
  402d00:	b	402cec <ferror@plt+0x1a1c>
  402d04:	add	x0, x4, #0x1
  402d08:	tst	x0, #0x7ffe
  402d0c:	b.ne	402e28 <ferror@plt+0x1b58>  // b.any
  402d10:	orr	x12, x3, x7
  402d14:	orr	x13, x2, x1
  402d18:	cbnz	x4, 402d94 <ferror@plt+0x1ac4>
  402d1c:	cbnz	x12, 402d54 <ferror@plt+0x1a84>
  402d20:	cbnz	x13, 402f58 <ferror@plt+0x1c88>
  402d24:	and	x0, x10, #0xc00000
  402d28:	mov	x3, #0x0                   	// #0
  402d2c:	cmp	x0, #0x800, lsl #12
  402d30:	mov	x7, #0x0                   	// #0
  402d34:	cset	x8, eq  // eq = none
  402d38:	orr	x0, x7, x3
  402d3c:	mov	x2, x3
  402d40:	cmp	x0, #0x0
  402d44:	mov	x1, x7
  402d48:	cset	w5, ne  // ne = any
  402d4c:	mov	x4, #0x0                   	// #0
  402d50:	b	402aa8 <ferror@plt+0x17d8>
  402d54:	cbz	x13, 402d38 <ferror@plt+0x1a68>
  402d58:	subs	x4, x7, x1
  402d5c:	cmp	x7, x1
  402d60:	sbc	x0, x3, x2
  402d64:	tbz	x0, #51, 402d78 <ferror@plt+0x1aa8>
  402d68:	subs	x7, x1, x7
  402d6c:	sbc	x3, x2, x3
  402d70:	mov	x8, x11
  402d74:	b	402d38 <ferror@plt+0x1a68>
  402d78:	orr	x7, x4, x0
  402d7c:	cbnz	x7, 402f64 <ferror@plt+0x1c94>
  402d80:	and	x0, x10, #0xc00000
  402d84:	cmp	x0, #0x800, lsl #12
  402d88:	cset	x8, eq  // eq = none
  402d8c:	mov	x3, #0x0                   	// #0
  402d90:	b	402d38 <ferror@plt+0x1a68>
  402d94:	mov	x0, #0x7fff                	// #32767
  402d98:	cmp	x4, x0
  402d9c:	b.ne	402dfc <ferror@plt+0x1b2c>  // b.any
  402da0:	cbz	x12, 4030a4 <ferror@plt+0x1dd4>
  402da4:	lsr	x0, x3, #50
  402da8:	cmp	x6, x4
  402dac:	eor	x0, x0, #0x1
  402db0:	and	w0, w0, #0x1
  402db4:	b.ne	402e20 <ferror@plt+0x1b50>  // b.any
  402db8:	cbz	x13, 4030cc <ferror@plt+0x1dfc>
  402dbc:	tst	x2, #0x4000000000000
  402dc0:	csinc	w0, w0, wzr, ne  // ne = any
  402dc4:	cbz	x12, 402e14 <ferror@plt+0x1b44>
  402dc8:	and	x9, x9, #0x1fffffffffffffff
  402dcc:	lsr	x4, x3, #3
  402dd0:	orr	x1, x9, x3, lsl #61
  402dd4:	tbz	x3, #50, 402df0 <ferror@plt+0x1b20>
  402dd8:	lsr	x3, x2, #3
  402ddc:	tbnz	x2, #50, 402df0 <ferror@plt+0x1b20>
  402de0:	and	x1, x14, #0x1fffffffffffffff
  402de4:	mov	x4, x3
  402de8:	orr	x1, x1, x2, lsl #61
  402dec:	mov	x8, x11
  402df0:	extr	x2, x4, x1, #61
  402df4:	lsl	x1, x1, #3
  402df8:	b	402a70 <ferror@plt+0x17a0>
  402dfc:	cmp	x6, x0
  402e00:	b.ne	402e0c <ferror@plt+0x1b3c>  // b.any
  402e04:	mov	w0, #0x0                   	// #0
  402e08:	b	402db8 <ferror@plt+0x1ae8>
  402e0c:	mov	w0, #0x0                   	// #0
  402e10:	cbnz	x12, 402e20 <ferror@plt+0x1b50>
  402e14:	cbz	x13, 4030d0 <ferror@plt+0x1e00>
  402e18:	mov	x8, x11
  402e1c:	b	402a70 <ferror@plt+0x17a0>
  402e20:	cbnz	x13, 402dc8 <ferror@plt+0x1af8>
  402e24:	b	402a80 <ferror@plt+0x17b0>
  402e28:	subs	x0, x7, x1
  402e2c:	cmp	x7, x1
  402e30:	mov	x6, x0
  402e34:	sbc	x5, x3, x2
  402e38:	tbz	x5, #51, 402ec4 <ferror@plt+0x1bf4>
  402e3c:	subs	x6, x1, x7
  402e40:	mov	x8, x11
  402e44:	sbc	x5, x2, x3
  402e48:	clz	x0, x6
  402e4c:	cmp	x5, #0x0
  402e50:	add	w0, w0, #0x40
  402e54:	clz	x3, x5
  402e58:	csel	w3, w0, w3, eq  // eq = none
  402e5c:	sub	w0, w3, #0xc
  402e60:	cmp	w0, #0x3f
  402e64:	b.gt	402ed0 <ferror@plt+0x1c00>
  402e68:	neg	w3, w0
  402e6c:	lsl	x5, x5, x0
  402e70:	lsl	x7, x6, x0
  402e74:	lsr	x3, x6, x3
  402e78:	orr	x3, x3, x5
  402e7c:	sxtw	x1, w0
  402e80:	cmp	x4, w0, sxtw
  402e84:	b.gt	402f10 <ferror@plt+0x1c40>
  402e88:	sub	w4, w0, w4
  402e8c:	add	w2, w4, #0x1
  402e90:	cmp	w2, #0x3f
  402e94:	b.gt	402ee0 <ferror@plt+0x1c10>
  402e98:	mov	w1, #0x40                  	// #64
  402e9c:	sub	w1, w1, w2
  402ea0:	lsr	x4, x7, x2
  402ea4:	lsl	x0, x3, x1
  402ea8:	orr	x0, x0, x4
  402eac:	lsl	x1, x7, x1
  402eb0:	cmp	x1, #0x0
  402eb4:	cset	x1, ne  // ne = any
  402eb8:	lsr	x3, x3, x2
  402ebc:	orr	x7, x0, x1
  402ec0:	b	402d38 <ferror@plt+0x1a68>
  402ec4:	orr	x7, x0, x5
  402ec8:	cbnz	x7, 402e48 <ferror@plt+0x1b78>
  402ecc:	b	402d80 <ferror@plt+0x1ab0>
  402ed0:	sub	w3, w3, #0x4c
  402ed4:	mov	x7, #0x0                   	// #0
  402ed8:	lsl	x3, x6, x3
  402edc:	b	402e7c <ferror@plt+0x1bac>
  402ee0:	sub	w4, w4, #0x3f
  402ee4:	mov	w0, #0x80                  	// #128
  402ee8:	sub	w0, w0, w2
  402eec:	cmp	w2, #0x40
  402ef0:	lsr	x4, x3, x4
  402ef4:	lsl	x3, x3, x0
  402ef8:	csel	x3, x3, xzr, ne  // ne = any
  402efc:	orr	x3, x7, x3
  402f00:	cmp	x3, #0x0
  402f04:	cset	x3, ne  // ne = any
  402f08:	orr	x7, x4, x3
  402f0c:	b	402d8c <ferror@plt+0x1abc>
  402f10:	sub	x4, x4, x1
  402f14:	and	x3, x3, #0xfff7ffffffffffff
  402f18:	cbz	x4, 402d38 <ferror@plt+0x1a68>
  402f1c:	mov	x2, x3
  402f20:	mov	x1, x7
  402f24:	b	4027a4 <ferror@plt+0x14d4>
  402f28:	mov	x3, x2
  402f2c:	mov	x7, x1
  402f30:	mov	x4, x12
  402f34:	b	402f18 <ferror@plt+0x1c48>
  402f38:	mov	x3, x2
  402f3c:	mov	x7, x1
  402f40:	mov	x4, x12
  402f44:	mov	x8, x11
  402f48:	b	402f18 <ferror@plt+0x1c48>
  402f4c:	mov	x3, x2
  402f50:	mov	x7, x1
  402f54:	b	402d38 <ferror@plt+0x1a68>
  402f58:	mov	x3, x2
  402f5c:	mov	x7, x1
  402f60:	b	402d70 <ferror@plt+0x1aa0>
  402f64:	mov	x3, x0
  402f68:	mov	x7, x4
  402f6c:	b	402d38 <ferror@plt+0x1a68>
  402f70:	mov	x4, x6
  402f74:	mov	x2, #0x0                   	// #0
  402f78:	mov	x1, #0x0                   	// #0
  402f7c:	b	4027a4 <ferror@plt+0x14d4>
  402f80:	mov	x4, x0
  402f84:	mov	x2, #0x0                   	// #0
  402f88:	mov	w0, #0x14                  	// #20
  402f8c:	b	4029b0 <ferror@plt+0x16e0>
  402f90:	mov	x2, #0x0                   	// #0
  402f94:	mov	w0, #0x14                  	// #20
  402f98:	b	4028a0 <ferror@plt+0x15d0>
  402f9c:	mov	x2, #0x0                   	// #0
  402fa0:	b	4027a4 <ferror@plt+0x14d4>
  402fa4:	mov	x4, x6
  402fa8:	mov	x8, x11
  402fac:	mov	x2, #0x0                   	// #0
  402fb0:	mov	x1, #0x0                   	// #0
  402fb4:	b	4027a4 <ferror@plt+0x14d4>
  402fb8:	cbnz	x8, 4029e8 <ferror@plt+0x1718>
  402fbc:	adds	x1, x1, #0x8
  402fc0:	b	4029e4 <ferror@plt+0x1714>
  402fc4:	cbz	x8, 4029e8 <ferror@plt+0x1718>
  402fc8:	b	402fbc <ferror@plt+0x1cec>
  402fcc:	cbz	w5, 402fdc <ferror@plt+0x1d0c>
  402fd0:	tbnz	w0, #4, 402fd8 <ferror@plt+0x1d08>
  402fd4:	tbz	w10, #11, 402fdc <ferror@plt+0x1d0c>
  402fd8:	orr	w0, w0, #0x8
  402fdc:	tbz	x2, #51, 402ff4 <ferror@plt+0x1d24>
  402fe0:	add	x4, x4, #0x1
  402fe4:	mov	x3, #0x7fff                	// #32767
  402fe8:	cmp	x4, x3
  402fec:	b.eq	40304c <ferror@plt+0x1d7c>  // b.none
  402ff0:	and	x2, x2, #0xfff7ffffffffffff
  402ff4:	mov	x3, #0x7fff                	// #32767
  402ff8:	extr	x1, x2, x1, #3
  402ffc:	cmp	x4, x3
  403000:	lsr	x2, x2, #3
  403004:	b.ne	403018 <ferror@plt+0x1d48>  // b.any
  403008:	orr	x3, x1, x2
  40300c:	orr	x2, x2, #0x800000000000
  403010:	cmp	x3, #0x0
  403014:	csel	x2, x2, xzr, ne  // ne = any
  403018:	and	x4, x4, #0x7fff
  40301c:	mov	x7, #0x0                   	// #0
  403020:	bfxil	x7, x2, #0, #48
  403024:	orr	w8, w4, w8, lsl #15
  403028:	fmov	d0, x1
  40302c:	bfi	x7, x8, #48, #16
  403030:	fmov	v0.d[1], x7
  403034:	cbz	w0, 403044 <ferror@plt+0x1d74>
  403038:	str	q0, [sp, #16]
  40303c:	bl	404c54 <ferror@plt+0x3984>
  403040:	ldr	q0, [sp, #16]
  403044:	ldp	x29, x30, [sp], #32
  403048:	ret
  40304c:	ands	x1, x10, #0xc00000
  403050:	b.eq	40306c <ferror@plt+0x1d9c>  // b.none
  403054:	cmp	x1, #0x400, lsl #12
  403058:	b.ne	40307c <ferror@plt+0x1dac>  // b.any
  40305c:	cmp	x8, #0x0
  403060:	mov	x2, #0x7ffe                	// #32766
  403064:	csetm	x1, ne  // ne = any
  403068:	csel	x4, x4, x2, eq  // eq = none
  40306c:	mov	w2, #0x14                  	// #20
  403070:	orr	w0, w0, w2
  403074:	mov	x2, x1
  403078:	b	402ff4 <ferror@plt+0x1d24>
  40307c:	cmp	x1, #0x800, lsl #12
  403080:	b.ne	403098 <ferror@plt+0x1dc8>  // b.any
  403084:	cmp	x8, #0x0
  403088:	mov	x2, #0x7ffe                	// #32766
  40308c:	csetm	x1, eq  // eq = none
  403090:	csel	x4, x4, x2, ne  // ne = any
  403094:	b	40306c <ferror@plt+0x1d9c>
  403098:	mov	x1, #0xffffffffffffffff    	// #-1
  40309c:	mov	x4, #0x7ffe                	// #32766
  4030a0:	b	40306c <ferror@plt+0x1d9c>
  4030a4:	cmp	x6, x4
  4030a8:	b.eq	402e04 <ferror@plt+0x1b34>  // b.none
  4030ac:	mov	w0, #0x0                   	// #0
  4030b0:	b	402e14 <ferror@plt+0x1b44>
  4030b4:	cbz	x12, 402a70 <ferror@plt+0x17a0>
  4030b8:	b	402a80 <ferror@plt+0x17b0>
  4030bc:	cmp	x6, x4
  4030c0:	b.eq	402a60 <ferror@plt+0x1790>  // b.none
  4030c4:	mov	w0, #0x0                   	// #0
  4030c8:	b	402a70 <ferror@plt+0x17a0>
  4030cc:	cbnz	x12, 402a80 <ferror@plt+0x17b0>
  4030d0:	mov	x8, #0x0                   	// #0
  4030d4:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  4030d8:	mov	x1, #0xfffffffffffffff8    	// #-8
  4030dc:	mov	x4, #0x7fff                	// #32767
  4030e0:	mov	w0, #0x1                   	// #1
  4030e4:	b	4029b0 <ferror@plt+0x16e0>
  4030e8:	stp	x29, x30, [sp, #-32]!
  4030ec:	mov	x29, sp
  4030f0:	str	q0, [sp, #16]
  4030f4:	ldp	x1, x10, [sp, #16]
  4030f8:	str	q1, [sp, #16]
  4030fc:	ldp	x8, x9, [sp, #16]
  403100:	mrs	x6, fpcr
  403104:	ubfx	x4, x10, #0, #48
  403108:	ubfx	x11, x10, #48, #15
  40310c:	lsr	x10, x10, #63
  403110:	and	w5, w10, #0xff
  403114:	cbz	w11, 403148 <ferror@plt+0x1e78>
  403118:	mov	w2, #0x7fff                	// #32767
  40311c:	cmp	w11, w2
  403120:	b.eq	4031a8 <ferror@plt+0x1ed8>  // b.none
  403124:	and	x11, x11, #0xffff
  403128:	extr	x2, x4, x1, #61
  40312c:	mov	x12, #0xffffffffffffc001    	// #-16383
  403130:	orr	x2, x2, #0x8000000000000
  403134:	lsl	x1, x1, #3
  403138:	add	x11, x11, x12
  40313c:	mov	x14, #0x0                   	// #0
  403140:	mov	w0, #0x0                   	// #0
  403144:	b	4031c4 <ferror@plt+0x1ef4>
  403148:	orr	x2, x4, x1
  40314c:	cbz	x2, 40323c <ferror@plt+0x1f6c>
  403150:	clz	x2, x1
  403154:	cmp	x4, #0x0
  403158:	add	x2, x2, #0x40
  40315c:	clz	x11, x4
  403160:	csel	x0, x2, x11, eq  // eq = none
  403164:	sub	x2, x0, #0xf
  403168:	cmp	x2, #0x3c
  40316c:	b.gt	403198 <ferror@plt+0x1ec8>
  403170:	add	w7, w2, #0x3
  403174:	mov	w3, #0x3d                  	// #61
  403178:	sub	w2, w3, w2
  40317c:	lsl	x4, x4, x7
  403180:	lsr	x2, x1, x2
  403184:	orr	x2, x2, x4
  403188:	lsl	x1, x1, x7
  40318c:	mov	x11, #0xffffffffffffc011    	// #-16367
  403190:	sub	x11, x11, x0
  403194:	b	40313c <ferror@plt+0x1e6c>
  403198:	sub	w2, w2, #0x3d
  40319c:	lsl	x2, x1, x2
  4031a0:	mov	x1, #0x0                   	// #0
  4031a4:	b	40318c <ferror@plt+0x1ebc>
  4031a8:	orr	x2, x4, x1
  4031ac:	cbz	x2, 40324c <ferror@plt+0x1f7c>
  4031b0:	lsr	x0, x4, #47
  4031b4:	mov	x2, x4
  4031b8:	eor	w0, w0, #0x1
  4031bc:	mov	x11, #0x7fff                	// #32767
  4031c0:	mov	x14, #0x3                   	// #3
  4031c4:	lsr	x13, x9, #63
  4031c8:	ubfx	x7, x9, #0, #48
  4031cc:	ubfx	x4, x9, #48, #15
  4031d0:	and	w3, w13, #0xff
  4031d4:	cbz	w4, 40325c <ferror@plt+0x1f8c>
  4031d8:	mov	w9, #0x7fff                	// #32767
  4031dc:	cmp	w4, w9
  4031e0:	b.eq	4032bc <ferror@plt+0x1fec>  // b.none
  4031e4:	and	x4, x4, #0xffff
  4031e8:	extr	x7, x7, x8, #61
  4031ec:	mov	x9, #0xffffffffffffc001    	// #-16383
  4031f0:	orr	x7, x7, #0x8000000000000
  4031f4:	lsl	x8, x8, #3
  4031f8:	add	x4, x4, x9
  4031fc:	mov	x12, #0x0                   	// #0
  403200:	eor	w5, w5, w3
  403204:	orr	x3, x12, x14, lsl #2
  403208:	sub	x3, x3, #0x1
  40320c:	and	x5, x5, #0xff
  403210:	sub	x9, x11, x4
  403214:	cmp	x3, #0xe
  403218:	b.hi	403300 <ferror@plt+0x2030>  // b.pmore
  40321c:	cmp	w3, #0xe
  403220:	b.hi	403300 <ferror@plt+0x2030>  // b.pmore
  403224:	adrp	x4, 405000 <ferror@plt+0x3d30>
  403228:	add	x4, x4, #0x748
  40322c:	ldrh	w3, [x4, w3, uxtw #1]
  403230:	adr	x4, 40323c <ferror@plt+0x1f6c>
  403234:	add	x3, x4, w3, sxth #2
  403238:	br	x3
  40323c:	mov	x1, #0x0                   	// #0
  403240:	mov	x11, #0x0                   	// #0
  403244:	mov	x14, #0x1                   	// #1
  403248:	b	403140 <ferror@plt+0x1e70>
  40324c:	mov	x1, #0x0                   	// #0
  403250:	mov	x11, #0x7fff                	// #32767
  403254:	mov	x14, #0x2                   	// #2
  403258:	b	403140 <ferror@plt+0x1e70>
  40325c:	orr	x4, x7, x8
  403260:	cbz	x4, 4032d8 <ferror@plt+0x2008>
  403264:	clz	x12, x8
  403268:	cmp	x7, #0x0
  40326c:	add	x12, x12, #0x40
  403270:	clz	x9, x7
  403274:	csel	x9, x12, x9, eq  // eq = none
  403278:	sub	x12, x9, #0xf
  40327c:	cmp	x12, #0x3c
  403280:	b.gt	4032ac <ferror@plt+0x1fdc>
  403284:	add	w16, w12, #0x3
  403288:	mov	w15, #0x3d                  	// #61
  40328c:	sub	w12, w15, w12
  403290:	lsl	x7, x7, x16
  403294:	lsr	x12, x8, x12
  403298:	orr	x7, x12, x7
  40329c:	lsl	x8, x8, x16
  4032a0:	mov	x4, #0xffffffffffffc011    	// #-16367
  4032a4:	sub	x4, x4, x9
  4032a8:	b	4031fc <ferror@plt+0x1f2c>
  4032ac:	sub	w7, w12, #0x3d
  4032b0:	lsl	x7, x8, x7
  4032b4:	mov	x8, #0x0                   	// #0
  4032b8:	b	4032a0 <ferror@plt+0x1fd0>
  4032bc:	orr	x4, x7, x8
  4032c0:	cbz	x4, 4032ec <ferror@plt+0x201c>
  4032c4:	tst	x7, #0x800000000000
  4032c8:	mov	x4, #0x7fff                	// #32767
  4032cc:	csinc	w0, w0, wzr, ne  // ne = any
  4032d0:	mov	x12, #0x3                   	// #3
  4032d4:	b	403200 <ferror@plt+0x1f30>
  4032d8:	mov	x7, #0x0                   	// #0
  4032dc:	mov	x8, #0x0                   	// #0
  4032e0:	mov	x4, #0x0                   	// #0
  4032e4:	mov	x12, #0x1                   	// #1
  4032e8:	b	403200 <ferror@plt+0x1f30>
  4032ec:	mov	x7, #0x0                   	// #0
  4032f0:	mov	x8, #0x0                   	// #0
  4032f4:	mov	x4, #0x7fff                	// #32767
  4032f8:	mov	x12, #0x2                   	// #2
  4032fc:	b	403200 <ferror@plt+0x1f30>
  403300:	cmp	x7, x2
  403304:	b.cc	403310 <ferror@plt+0x2040>  // b.lo, b.ul, b.last
  403308:	ccmp	x8, x1, #0x2, eq  // eq = none
  40330c:	b.hi	4035a8 <ferror@plt+0x22d8>  // b.pmore
  403310:	lsl	x14, x1, #63
  403314:	extr	x1, x2, x1, #1
  403318:	lsr	x2, x2, #1
  40331c:	extr	x3, x7, x8, #52
  403320:	ubfx	x7, x7, #20, #32
  403324:	and	x13, x3, #0xffffffff
  403328:	lsl	x8, x8, #12
  40332c:	udiv	x10, x2, x7
  403330:	msub	x2, x10, x7, x2
  403334:	mul	x11, x13, x10
  403338:	extr	x2, x2, x1, #32
  40333c:	cmp	x11, x2
  403340:	b.ls	4035b4 <ferror@plt+0x22e4>  // b.plast
  403344:	sub	x4, x10, #0x1
  403348:	adds	x2, x3, x2
  40334c:	b.cs	403360 <ferror@plt+0x2090>  // b.hs, b.nlast
  403350:	cmp	x11, x2
  403354:	b.ls	403360 <ferror@plt+0x2090>  // b.plast
  403358:	sub	x4, x10, #0x2
  40335c:	add	x2, x2, x3
  403360:	sub	x2, x2, x11
  403364:	and	x1, x1, #0xffffffff
  403368:	udiv	x10, x2, x7
  40336c:	msub	x2, x10, x7, x2
  403370:	mul	x11, x13, x10
  403374:	orr	x1, x1, x2, lsl #32
  403378:	cmp	x11, x1
  40337c:	b.ls	4035bc <ferror@plt+0x22ec>  // b.plast
  403380:	sub	x2, x10, #0x1
  403384:	adds	x1, x3, x1
  403388:	b.cs	40339c <ferror@plt+0x20cc>  // b.hs, b.nlast
  40338c:	cmp	x11, x1
  403390:	b.ls	40339c <ferror@plt+0x20cc>  // b.plast
  403394:	sub	x2, x10, #0x2
  403398:	add	x1, x1, x3
  40339c:	orr	x4, x2, x4, lsl #32
  4033a0:	and	x15, x8, #0xffffffff
  4033a4:	lsr	x10, x8, #32
  4033a8:	sub	x1, x1, x11
  4033ac:	lsr	x12, x4, #32
  4033b0:	and	x11, x4, #0xffffffff
  4033b4:	mul	x16, x12, x15
  4033b8:	mul	x2, x11, x15
  4033bc:	madd	x11, x10, x11, x16
  4033c0:	mul	x12, x12, x10
  4033c4:	add	x11, x11, x2, lsr #32
  4033c8:	cmp	x16, x11
  4033cc:	b.ls	4033d8 <ferror@plt+0x2108>  // b.plast
  4033d0:	mov	x16, #0x100000000           	// #4294967296
  4033d4:	add	x12, x12, x16
  4033d8:	add	x12, x12, x11, lsr #32
  4033dc:	and	x2, x2, #0xffffffff
  4033e0:	add	x11, x2, x11, lsl #32
  4033e4:	cmp	x1, x12
  4033e8:	b.cc	4033f4 <ferror@plt+0x2124>  // b.lo, b.ul, b.last
  4033ec:	ccmp	x14, x11, #0x2, eq  // eq = none
  4033f0:	b.cs	4035c4 <ferror@plt+0x22f4>  // b.hs, b.nlast
  4033f4:	adds	x16, x14, x8
  4033f8:	sub	x2, x4, #0x1
  4033fc:	adc	x1, x1, x3
  403400:	cset	x17, cs  // cs = hs, nlast
  403404:	mov	x14, x16
  403408:	cmp	x3, x1
  40340c:	b.cc	40341c <ferror@plt+0x214c>  // b.lo, b.ul, b.last
  403410:	cmp	x17, #0x0
  403414:	ccmp	x3, x1, #0x0, eq  // eq = none
  403418:	b.ne	403438 <ferror@plt+0x2168>  // b.any
  40341c:	cmp	x12, x1
  403420:	b.hi	40342c <ferror@plt+0x215c>  // b.pmore
  403424:	ccmp	x11, x16, #0x0, eq  // eq = none
  403428:	b.ls	403438 <ferror@plt+0x2168>  // b.plast
  40342c:	adds	x14, x8, x16
  403430:	sub	x2, x4, #0x2
  403434:	adc	x1, x1, x3
  403438:	subs	x16, x14, x11
  40343c:	cmp	x14, x11
  403440:	sbc	x1, x1, x12
  403444:	cmp	x3, x1
  403448:	b.eq	403658 <ferror@plt+0x2388>  // b.none
  40344c:	udiv	x12, x1, x7
  403450:	msub	x1, x12, x7, x1
  403454:	mul	x4, x13, x12
  403458:	extr	x1, x1, x16, #32
  40345c:	cmp	x4, x1
  403460:	b.ls	4035cc <ferror@plt+0x22fc>  // b.plast
  403464:	sub	x11, x12, #0x1
  403468:	adds	x1, x3, x1
  40346c:	b.cs	403480 <ferror@plt+0x21b0>  // b.hs, b.nlast
  403470:	cmp	x4, x1
  403474:	b.ls	403480 <ferror@plt+0x21b0>  // b.plast
  403478:	sub	x11, x12, #0x2
  40347c:	add	x1, x1, x3
  403480:	sub	x1, x1, x4
  403484:	and	x16, x16, #0xffffffff
  403488:	udiv	x12, x1, x7
  40348c:	msub	x4, x12, x7, x1
  403490:	mul	x13, x13, x12
  403494:	orr	x4, x16, x4, lsl #32
  403498:	cmp	x13, x4
  40349c:	b.ls	4035d4 <ferror@plt+0x2304>  // b.plast
  4034a0:	sub	x1, x12, #0x1
  4034a4:	adds	x4, x3, x4
  4034a8:	b.cs	4034bc <ferror@plt+0x21ec>  // b.hs, b.nlast
  4034ac:	cmp	x13, x4
  4034b0:	b.ls	4034bc <ferror@plt+0x21ec>  // b.plast
  4034b4:	sub	x1, x12, #0x2
  4034b8:	add	x4, x4, x3
  4034bc:	orr	x11, x1, x11, lsl #32
  4034c0:	sub	x4, x4, x13
  4034c4:	and	x12, x11, #0xffffffff
  4034c8:	lsr	x7, x11, #32
  4034cc:	mul	x1, x15, x12
  4034d0:	mul	x15, x7, x15
  4034d4:	mul	x7, x10, x7
  4034d8:	madd	x10, x10, x12, x15
  4034dc:	add	x10, x10, x1, lsr #32
  4034e0:	cmp	x15, x10
  4034e4:	b.ls	4034f0 <ferror@plt+0x2220>  // b.plast
  4034e8:	mov	x12, #0x100000000           	// #4294967296
  4034ec:	add	x7, x7, x12
  4034f0:	add	x7, x7, x10, lsr #32
  4034f4:	and	x1, x1, #0xffffffff
  4034f8:	add	x10, x1, x10, lsl #32
  4034fc:	cmp	x4, x7
  403500:	b.cc	403510 <ferror@plt+0x2240>  // b.lo, b.ul, b.last
  403504:	cmp	x10, #0x0
  403508:	ccmp	x4, x7, #0x0, ne  // ne = any
  40350c:	b.ne	4035dc <ferror@plt+0x230c>  // b.any
  403510:	adds	x12, x3, x4
  403514:	sub	x1, x11, #0x1
  403518:	mov	x4, x12
  40351c:	b.cs	403548 <ferror@plt+0x2278>  // b.hs, b.nlast
  403520:	cmp	x12, x7
  403524:	b.cc	403530 <ferror@plt+0x2260>  // b.lo, b.ul, b.last
  403528:	ccmp	x8, x10, #0x2, eq  // eq = none
  40352c:	b.cs	403548 <ferror@plt+0x2278>  // b.hs, b.nlast
  403530:	sub	x1, x11, #0x2
  403534:	lsl	x11, x8, #1
  403538:	cmp	x8, x11
  40353c:	mov	x8, x11
  403540:	cinc	x4, x3, hi  // hi = pmore
  403544:	add	x4, x12, x4
  403548:	cmp	x4, x7
  40354c:	mov	x3, x1
  403550:	ccmp	x8, x10, #0x0, eq  // eq = none
  403554:	orr	x1, x1, #0x1
  403558:	csel	x1, x1, x3, ne  // ne = any
  40355c:	mov	x3, #0x3fff                	// #16383
  403560:	add	x3, x9, x3
  403564:	cmp	x3, #0x0
  403568:	b.le	403724 <ferror@plt+0x2454>
  40356c:	tst	x1, #0x7
  403570:	b.eq	403670 <ferror@plt+0x23a0>  // b.none
  403574:	and	x4, x6, #0xc00000
  403578:	orr	w0, w0, #0x10
  40357c:	cmp	x4, #0x400, lsl #12
  403580:	b.eq	403660 <ferror@plt+0x2390>  // b.none
  403584:	cmp	x4, #0x800, lsl #12
  403588:	b.eq	40366c <ferror@plt+0x239c>  // b.none
  40358c:	cbnz	x4, 403670 <ferror@plt+0x23a0>
  403590:	and	x4, x1, #0xf
  403594:	cmp	x4, #0x4
  403598:	b.eq	403670 <ferror@plt+0x23a0>  // b.none
  40359c:	adds	x1, x1, #0x4
  4035a0:	cinc	x2, x2, cs  // cs = hs, nlast
  4035a4:	b	403670 <ferror@plt+0x23a0>
  4035a8:	sub	x9, x9, #0x1
  4035ac:	mov	x14, #0x0                   	// #0
  4035b0:	b	40331c <ferror@plt+0x204c>
  4035b4:	mov	x4, x10
  4035b8:	b	403360 <ferror@plt+0x2090>
  4035bc:	mov	x2, x10
  4035c0:	b	40339c <ferror@plt+0x20cc>
  4035c4:	mov	x2, x4
  4035c8:	b	403438 <ferror@plt+0x2168>
  4035cc:	mov	x11, x12
  4035d0:	b	403480 <ferror@plt+0x21b0>
  4035d4:	mov	x1, x12
  4035d8:	b	4034bc <ferror@plt+0x21ec>
  4035dc:	mov	x1, x11
  4035e0:	mov	x8, #0x0                   	// #0
  4035e4:	b	403548 <ferror@plt+0x2278>
  4035e8:	tbz	x2, #47, 4035fc <ferror@plt+0x232c>
  4035ec:	tbnz	x7, #47, 4035fc <ferror@plt+0x232c>
  4035f0:	mov	x2, x7
  4035f4:	mov	x1, x8
  4035f8:	mov	x10, x13
  4035fc:	orr	x2, x2, #0x800000000000
  403600:	mov	x5, x10
  403604:	mov	x3, #0x7fff                	// #32767
  403608:	b	403690 <ferror@plt+0x23c0>
  40360c:	orr	w0, w0, #0x2
  403610:	mov	x2, #0x0                   	// #0
  403614:	mov	x1, #0x0                   	// #0
  403618:	b	403604 <ferror@plt+0x2334>
  40361c:	mov	x5, x10
  403620:	mov	x12, x14
  403624:	cmp	x12, #0x1
  403628:	b.eq	40388c <ferror@plt+0x25bc>  // b.none
  40362c:	cbz	x12, 40355c <ferror@plt+0x228c>
  403630:	cmp	x12, #0x2
  403634:	b.eq	403610 <ferror@plt+0x2340>  // b.none
  403638:	cmp	x12, #0x3
  40363c:	b.ne	40355c <ferror@plt+0x228c>  // b.any
  403640:	mov	x10, x5
  403644:	b	4035fc <ferror@plt+0x232c>
  403648:	mov	x2, x7
  40364c:	mov	x1, x8
  403650:	mov	x5, x13
  403654:	b	403624 <ferror@plt+0x2354>
  403658:	mov	x1, #0xffffffffffffffff    	// #-1
  40365c:	b	40355c <ferror@plt+0x228c>
  403660:	cbnz	x5, 403670 <ferror@plt+0x23a0>
  403664:	adds	x1, x1, #0x8
  403668:	b	4035a0 <ferror@plt+0x22d0>
  40366c:	cbnz	x5, 403664 <ferror@plt+0x2394>
  403670:	tbz	x2, #52, 40367c <ferror@plt+0x23ac>
  403674:	and	x2, x2, #0xffefffffffffffff
  403678:	add	x3, x9, #0x4, lsl #12
  40367c:	mov	x4, #0x7ffe                	// #32766
  403680:	cmp	x3, x4
  403684:	b.gt	4036c4 <ferror@plt+0x23f4>
  403688:	extr	x1, x2, x1, #3
  40368c:	lsr	x2, x2, #3
  403690:	and	x3, x3, #0x7fff
  403694:	mov	x7, #0x0                   	// #0
  403698:	bfxil	x7, x2, #0, #48
  40369c:	orr	w3, w3, w5, lsl #15
  4036a0:	fmov	d0, x1
  4036a4:	bfi	x7, x3, #48, #16
  4036a8:	fmov	v0.d[1], x7
  4036ac:	cbz	w0, 4036bc <ferror@plt+0x23ec>
  4036b0:	str	q0, [sp, #16]
  4036b4:	bl	404c54 <ferror@plt+0x3984>
  4036b8:	ldr	q0, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	ret
  4036c4:	and	x1, x6, #0xc00000
  4036c8:	cmp	x1, #0x400, lsl #12
  4036cc:	b.eq	4036f0 <ferror@plt+0x2420>  // b.none
  4036d0:	cmp	x1, #0x800, lsl #12
  4036d4:	b.eq	403704 <ferror@plt+0x2434>  // b.none
  4036d8:	cbnz	x1, 403718 <ferror@plt+0x2448>
  4036dc:	mov	x3, #0x7fff                	// #32767
  4036e0:	mov	w2, #0x14                  	// #20
  4036e4:	orr	w0, w0, w2
  4036e8:	mov	x2, x1
  4036ec:	b	403690 <ferror@plt+0x23c0>
  4036f0:	cmp	x5, #0x0
  4036f4:	mov	x2, #0x7fff                	// #32767
  4036f8:	csetm	x1, ne  // ne = any
  4036fc:	csel	x3, x2, x4, eq  // eq = none
  403700:	b	4036e0 <ferror@plt+0x2410>
  403704:	cmp	x5, #0x0
  403708:	mov	x2, #0x7fff                	// #32767
  40370c:	csetm	x1, eq  // eq = none
  403710:	csel	x3, x2, x4, ne  // ne = any
  403714:	b	4036e0 <ferror@plt+0x2410>
  403718:	mov	x3, x4
  40371c:	mov	x1, #0xffffffffffffffff    	// #-1
  403720:	b	4036e0 <ferror@plt+0x2410>
  403724:	mov	x4, #0x1                   	// #1
  403728:	sub	x3, x4, x3
  40372c:	cmp	x3, #0x74
  403730:	b.gt	403818 <ferror@plt+0x2548>
  403734:	cmp	x3, #0x3f
  403738:	b.gt	4037a0 <ferror@plt+0x24d0>
  40373c:	mov	w7, #0x40                  	// #64
  403740:	sub	w7, w7, w3
  403744:	lsr	x8, x1, x3
  403748:	lsl	x1, x1, x7
  40374c:	cmp	x1, #0x0
  403750:	lsl	x4, x2, x7
  403754:	cset	x1, ne  // ne = any
  403758:	orr	x4, x4, x8
  40375c:	lsr	x2, x2, x3
  403760:	orr	x1, x4, x1
  403764:	tst	x1, #0x7
  403768:	b.eq	4037e4 <ferror@plt+0x2514>  // b.none
  40376c:	and	x3, x6, #0xc00000
  403770:	orr	w0, w0, #0x10
  403774:	cmp	x3, #0x400, lsl #12
  403778:	b.eq	4037d4 <ferror@plt+0x2504>  // b.none
  40377c:	cmp	x3, #0x800, lsl #12
  403780:	b.eq	4037e0 <ferror@plt+0x2510>  // b.none
  403784:	cbnz	x3, 4037e4 <ferror@plt+0x2514>
  403788:	and	x3, x1, #0xf
  40378c:	cmp	x3, #0x4
  403790:	b.eq	4037e4 <ferror@plt+0x2514>  // b.none
  403794:	adds	x1, x1, #0x4
  403798:	cinc	x2, x2, cs  // cs = hs, nlast
  40379c:	b	4037e4 <ferror@plt+0x2514>
  4037a0:	sub	w4, w3, #0x40
  4037a4:	mov	w7, #0x80                  	// #128
  4037a8:	sub	w7, w7, w3
  4037ac:	cmp	x3, #0x40
  4037b0:	lsr	x4, x2, x4
  4037b4:	lsl	x2, x2, x7
  4037b8:	csel	x2, x2, xzr, ne  // ne = any
  4037bc:	orr	x1, x2, x1
  4037c0:	mov	x2, #0x0                   	// #0
  4037c4:	cmp	x1, #0x0
  4037c8:	cset	x1, ne  // ne = any
  4037cc:	orr	x1, x4, x1
  4037d0:	b	403764 <ferror@plt+0x2494>
  4037d4:	cbnz	x5, 4037e4 <ferror@plt+0x2514>
  4037d8:	adds	x1, x1, #0x8
  4037dc:	b	403798 <ferror@plt+0x24c8>
  4037e0:	cbnz	x5, 4037d8 <ferror@plt+0x2508>
  4037e4:	tbz	x2, #51, 403800 <ferror@plt+0x2530>
  4037e8:	orr	w0, w0, #0x10
  4037ec:	mov	x2, #0x0                   	// #0
  4037f0:	mov	x1, #0x0                   	// #0
  4037f4:	mov	x3, #0x1                   	// #1
  4037f8:	orr	w0, w0, #0x8
  4037fc:	b	403690 <ferror@plt+0x23c0>
  403800:	mov	x3, #0x0                   	// #0
  403804:	extr	x1, x2, x1, #3
  403808:	lsr	x2, x2, #3
  40380c:	tbnz	w0, #4, 4037f8 <ferror@plt+0x2528>
  403810:	tbz	w6, #11, 403690 <ferror@plt+0x23c0>
  403814:	b	4037f8 <ferror@plt+0x2528>
  403818:	orr	x1, x1, x2
  40381c:	cbz	x1, 403848 <ferror@plt+0x2578>
  403820:	and	x6, x6, #0xc00000
  403824:	orr	w0, w0, #0x10
  403828:	cmp	x6, #0x400, lsl #12
  40382c:	b.eq	403858 <ferror@plt+0x2588>  // b.none
  403830:	cmp	x6, #0x800, lsl #12
  403834:	b.eq	403868 <ferror@plt+0x2598>  // b.none
  403838:	cmp	x6, #0x0
  40383c:	mov	x1, #0x5                   	// #5
  403840:	csel	x4, x4, x1, ne  // ne = any
  403844:	lsr	x1, x4, #3
  403848:	orr	w0, w0, #0x8
  40384c:	mov	x2, #0x0                   	// #0
  403850:	mov	x3, #0x0                   	// #0
  403854:	b	403690 <ferror@plt+0x23c0>
  403858:	cmp	x5, #0x0
  40385c:	mov	x1, #0x9                   	// #9
  403860:	csel	x4, x1, x4, eq  // eq = none
  403864:	b	403844 <ferror@plt+0x2574>
  403868:	cmp	x5, #0x0
  40386c:	mov	x1, #0x9                   	// #9
  403870:	csel	x4, x1, x4, ne  // ne = any
  403874:	b	403844 <ferror@plt+0x2574>
  403878:	mov	x2, #0xffffffffffff        	// #281474976710655
  40387c:	mov	x1, #0xffffffffffffffff    	// #-1
  403880:	mov	w0, #0x1                   	// #1
  403884:	mov	x10, #0x0                   	// #0
  403888:	b	4035fc <ferror@plt+0x232c>
  40388c:	mov	x2, #0x0                   	// #0
  403890:	mov	x1, #0x0                   	// #0
  403894:	b	403850 <ferror@plt+0x2580>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	mov	x29, sp
  4038a0:	str	q0, [sp, #16]
  4038a4:	ldp	x8, x4, [sp, #16]
  4038a8:	str	q1, [sp, #16]
  4038ac:	ldp	x1, x9, [sp, #16]
  4038b0:	mrs	x6, fpcr
  4038b4:	ubfx	x11, x4, #0, #48
  4038b8:	ubfx	x10, x4, #48, #15
  4038bc:	lsr	x4, x4, #63
  4038c0:	and	w5, w4, #0xff
  4038c4:	cbz	w10, 4038f8 <ferror@plt+0x2628>
  4038c8:	mov	w2, #0x7fff                	// #32767
  4038cc:	cmp	w10, w2
  4038d0:	b.eq	403958 <ferror@plt+0x2688>  // b.none
  4038d4:	and	x10, x10, #0xffff
  4038d8:	extr	x11, x11, x8, #61
  4038dc:	mov	x12, #0xffffffffffffc001    	// #-16383
  4038e0:	orr	x11, x11, #0x8000000000000
  4038e4:	lsl	x2, x8, #3
  4038e8:	add	x10, x10, x12
  4038ec:	mov	x15, #0x0                   	// #0
  4038f0:	mov	w0, #0x0                   	// #0
  4038f4:	b	403978 <ferror@plt+0x26a8>
  4038f8:	orr	x2, x11, x8
  4038fc:	cbz	x2, 4039f8 <ferror@plt+0x2728>
  403900:	clz	x2, x8
  403904:	cmp	x11, #0x0
  403908:	clz	x0, x11
  40390c:	add	x2, x2, #0x40
  403910:	csel	x0, x2, x0, eq  // eq = none
  403914:	sub	x7, x0, #0xf
  403918:	cmp	x7, #0x3c
  40391c:	b.gt	403948 <ferror@plt+0x2678>
  403920:	add	w2, w7, #0x3
  403924:	mov	w10, #0x3d                  	// #61
  403928:	sub	w7, w10, w7
  40392c:	lsl	x11, x11, x2
  403930:	lsr	x7, x8, x7
  403934:	orr	x11, x7, x11
  403938:	lsl	x2, x8, x2
  40393c:	mov	x10, #0xffffffffffffc011    	// #-16367
  403940:	sub	x10, x10, x0
  403944:	b	4038ec <ferror@plt+0x261c>
  403948:	sub	w11, w7, #0x3d
  40394c:	mov	x2, #0x0                   	// #0
  403950:	lsl	x11, x8, x11
  403954:	b	40393c <ferror@plt+0x266c>
  403958:	orr	x2, x11, x8
  40395c:	cbz	x2, 403a08 <ferror@plt+0x2738>
  403960:	lsr	x0, x11, #47
  403964:	mov	x2, x8
  403968:	eor	x0, x0, #0x1
  40396c:	mov	x10, #0x7fff                	// #32767
  403970:	and	w0, w0, #0x1
  403974:	mov	x15, #0x3                   	// #3
  403978:	lsr	x8, x9, #63
  40397c:	ubfx	x12, x9, #0, #48
  403980:	ubfx	x7, x9, #48, #15
  403984:	and	w3, w8, #0xff
  403988:	mov	x16, x8
  40398c:	cbz	w7, 403a18 <ferror@plt+0x2748>
  403990:	mov	w8, #0x7fff                	// #32767
  403994:	cmp	w7, w8
  403998:	b.eq	403a78 <ferror@plt+0x27a8>  // b.none
  40399c:	and	x7, x7, #0xffff
  4039a0:	extr	x12, x12, x1, #61
  4039a4:	mov	x8, #0xffffffffffffc001    	// #-16383
  4039a8:	orr	x12, x12, #0x8000000000000
  4039ac:	lsl	x1, x1, #3
  4039b0:	add	x7, x7, x8
  4039b4:	mov	x8, #0x0                   	// #0
  4039b8:	eor	w5, w5, w3
  4039bc:	orr	x3, x8, x15, lsl #2
  4039c0:	add	x10, x7, x10
  4039c4:	sub	x3, x3, #0x1
  4039c8:	and	x5, x5, #0xff
  4039cc:	add	x9, x10, #0x1
  4039d0:	cmp	x3, #0xe
  4039d4:	b.hi	403aec <ferror@plt+0x281c>  // b.pmore
  4039d8:	cmp	w3, #0xe
  4039dc:	b.hi	403aec <ferror@plt+0x281c>  // b.pmore
  4039e0:	adrp	x7, 405000 <ferror@plt+0x3d30>
  4039e4:	add	x7, x7, #0x768
  4039e8:	ldrh	w3, [x7, w3, uxtw #1]
  4039ec:	adr	x7, 4039f8 <ferror@plt+0x2728>
  4039f0:	add	x3, x7, w3, sxth #2
  4039f4:	br	x3
  4039f8:	mov	x11, #0x0                   	// #0
  4039fc:	mov	x10, #0x0                   	// #0
  403a00:	mov	x15, #0x1                   	// #1
  403a04:	b	4038f0 <ferror@plt+0x2620>
  403a08:	mov	x11, #0x0                   	// #0
  403a0c:	mov	x10, #0x7fff                	// #32767
  403a10:	mov	x15, #0x2                   	// #2
  403a14:	b	4038f0 <ferror@plt+0x2620>
  403a18:	orr	x7, x12, x1
  403a1c:	cbz	x7, 403a94 <ferror@plt+0x27c4>
  403a20:	clz	x13, x1
  403a24:	cmp	x12, #0x0
  403a28:	add	x13, x13, #0x40
  403a2c:	clz	x7, x12
  403a30:	csel	x9, x13, x7, eq  // eq = none
  403a34:	sub	x13, x9, #0xf
  403a38:	cmp	x13, #0x3c
  403a3c:	b.gt	403a68 <ferror@plt+0x2798>
  403a40:	add	w7, w13, #0x3
  403a44:	mov	w14, #0x3d                  	// #61
  403a48:	sub	w13, w14, w13
  403a4c:	lsl	x12, x12, x7
  403a50:	lsr	x13, x1, x13
  403a54:	orr	x12, x13, x12
  403a58:	lsl	x1, x1, x7
  403a5c:	mov	x7, #0xffffffffffffc011    	// #-16367
  403a60:	sub	x7, x7, x9
  403a64:	b	4039b4 <ferror@plt+0x26e4>
  403a68:	sub	w12, w13, #0x3d
  403a6c:	lsl	x12, x1, x12
  403a70:	mov	x1, #0x0                   	// #0
  403a74:	b	403a5c <ferror@plt+0x278c>
  403a78:	orr	x7, x12, x1
  403a7c:	cbz	x7, 403aa8 <ferror@plt+0x27d8>
  403a80:	tst	x12, #0x800000000000
  403a84:	mov	x7, #0x7fff                	// #32767
  403a88:	csinc	w0, w0, wzr, ne  // ne = any
  403a8c:	mov	x8, #0x3                   	// #3
  403a90:	b	4039b8 <ferror@plt+0x26e8>
  403a94:	mov	x12, #0x0                   	// #0
  403a98:	mov	x1, #0x0                   	// #0
  403a9c:	mov	x7, #0x0                   	// #0
  403aa0:	mov	x8, #0x1                   	// #1
  403aa4:	b	4039b8 <ferror@plt+0x26e8>
  403aa8:	mov	x12, #0x0                   	// #0
  403aac:	mov	x1, #0x0                   	// #0
  403ab0:	mov	x7, #0x7fff                	// #32767
  403ab4:	mov	x8, #0x2                   	// #2
  403ab8:	b	4039b8 <ferror@plt+0x26e8>
  403abc:	mov	x12, x11
  403ac0:	mov	x1, x2
  403ac4:	mov	x8, x15
  403ac8:	cmp	x8, #0x2
  403acc:	b.eq	403f18 <ferror@plt+0x2c48>  // b.none
  403ad0:	cmp	x8, #0x3
  403ad4:	b.eq	403f08 <ferror@plt+0x2c38>  // b.none
  403ad8:	cmp	x8, #0x1
  403adc:	b.ne	403c4c <ferror@plt+0x297c>  // b.any
  403ae0:	mov	x1, #0x0                   	// #0
  403ae4:	mov	x2, #0x0                   	// #0
  403ae8:	b	403ecc <ferror@plt+0x2bfc>
  403aec:	lsr	x14, x2, #32
  403af0:	and	x15, x1, #0xffffffff
  403af4:	lsr	x4, x1, #32
  403af8:	and	x2, x2, #0xffffffff
  403afc:	mul	x1, x14, x15
  403b00:	mul	x3, x15, x2
  403b04:	madd	x13, x4, x2, x1
  403b08:	mul	x17, x14, x4
  403b0c:	add	x13, x13, x3, lsr #32
  403b10:	cmp	x1, x13
  403b14:	b.ls	403b20 <ferror@plt+0x2850>  // b.plast
  403b18:	mov	x1, #0x100000000           	// #4294967296
  403b1c:	add	x17, x17, x1
  403b20:	and	x3, x3, #0xffffffff
  403b24:	and	x1, x12, #0xffffffff
  403b28:	lsr	x7, x13, #32
  403b2c:	add	x13, x3, x13, lsl #32
  403b30:	lsr	x3, x12, #32
  403b34:	mul	x12, x14, x1
  403b38:	mul	x18, x2, x1
  403b3c:	madd	x2, x3, x2, x12
  403b40:	mul	x14, x14, x3
  403b44:	add	x8, x2, x18, lsr #32
  403b48:	cmp	x12, x8
  403b4c:	b.ls	403b58 <ferror@plt+0x2888>  // b.plast
  403b50:	mov	x2, #0x100000000           	// #4294967296
  403b54:	add	x14, x14, x2
  403b58:	lsr	x16, x11, #32
  403b5c:	and	x11, x11, #0xffffffff
  403b60:	and	x18, x18, #0xffffffff
  403b64:	add	x14, x14, x8, lsr #32
  403b68:	add	x18, x18, x8, lsl #32
  403b6c:	mul	x8, x15, x11
  403b70:	add	x7, x7, x18
  403b74:	mul	x15, x16, x15
  403b78:	mul	x2, x4, x16
  403b7c:	madd	x4, x4, x11, x15
  403b80:	add	x4, x4, x8, lsr #32
  403b84:	cmp	x15, x4
  403b88:	b.ls	403b94 <ferror@plt+0x28c4>  // b.plast
  403b8c:	mov	x12, #0x100000000           	// #4294967296
  403b90:	add	x2, x2, x12
  403b94:	mul	x12, x16, x1
  403b98:	and	x8, x8, #0xffffffff
  403b9c:	mul	x16, x3, x16
  403ba0:	add	x15, x2, x4, lsr #32
  403ba4:	madd	x3, x3, x11, x12
  403ba8:	add	x8, x8, x4, lsl #32
  403bac:	mul	x4, x11, x1
  403bb0:	add	x3, x3, x4, lsr #32
  403bb4:	cmp	x12, x3
  403bb8:	b.ls	403bc4 <ferror@plt+0x28f4>  // b.plast
  403bbc:	mov	x1, #0x100000000           	// #4294967296
  403bc0:	add	x16, x16, x1
  403bc4:	and	x2, x4, #0xffffffff
  403bc8:	add	x7, x17, x7
  403bcc:	add	x2, x2, x3, lsl #32
  403bd0:	lsr	x3, x3, #32
  403bd4:	adds	x2, x2, x14
  403bd8:	cset	x4, cs  // cs = hs, nlast
  403bdc:	cmp	x7, x18
  403be0:	cset	x1, cc  // cc = lo, ul, last
  403be4:	adds	x2, x2, x1
  403be8:	cset	x1, cs  // cs = hs, nlast
  403bec:	cmp	x4, #0x0
  403bf0:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403bf4:	cinc	x3, x3, ne  // ne = any
  403bf8:	adds	x7, x7, x8
  403bfc:	cset	x1, cs  // cs = hs, nlast
  403c00:	adds	x2, x2, x15
  403c04:	cset	x4, cs  // cs = hs, nlast
  403c08:	adds	x2, x2, x1
  403c0c:	cset	x1, cs  // cs = hs, nlast
  403c10:	cmp	x4, #0x0
  403c14:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403c18:	orr	x13, x13, x7, lsl #13
  403c1c:	cinc	x1, x16, ne  // ne = any
  403c20:	cmp	x13, #0x0
  403c24:	add	x3, x1, x3
  403c28:	cset	x1, ne  // ne = any
  403c2c:	orr	x7, x1, x7, lsr #51
  403c30:	orr	x1, x7, x2, lsl #13
  403c34:	extr	x12, x3, x2, #51
  403c38:	tbz	x3, #39, 403cd4 <ferror@plt+0x2a04>
  403c3c:	and	x2, x1, #0x1
  403c40:	orr	x1, x2, x1, lsr #1
  403c44:	orr	x1, x1, x12, lsl #63
  403c48:	lsr	x12, x12, #1
  403c4c:	mov	x2, #0x3fff                	// #16383
  403c50:	add	x3, x9, x2
  403c54:	cmp	x3, #0x0
  403c58:	b.le	403da0 <ferror@plt+0x2ad0>
  403c5c:	tst	x1, #0x7
  403c60:	b.eq	403cec <ferror@plt+0x2a1c>  // b.none
  403c64:	and	x2, x6, #0xc00000
  403c68:	orr	w0, w0, #0x10
  403c6c:	cmp	x2, #0x400, lsl #12
  403c70:	b.eq	403cdc <ferror@plt+0x2a0c>  // b.none
  403c74:	cmp	x2, #0x800, lsl #12
  403c78:	b.eq	403ce8 <ferror@plt+0x2a18>  // b.none
  403c7c:	cbnz	x2, 403cec <ferror@plt+0x2a1c>
  403c80:	and	x2, x1, #0xf
  403c84:	cmp	x2, #0x4
  403c88:	b.eq	403cec <ferror@plt+0x2a1c>  // b.none
  403c8c:	adds	x1, x1, #0x4
  403c90:	cinc	x12, x12, cs  // cs = hs, nlast
  403c94:	b	403cec <ferror@plt+0x2a1c>
  403c98:	tbz	x11, #47, 403cac <ferror@plt+0x29dc>
  403c9c:	tbnz	x12, #47, 403cac <ferror@plt+0x29dc>
  403ca0:	mov	x11, x12
  403ca4:	mov	x2, x1
  403ca8:	mov	x4, x16
  403cac:	orr	x1, x11, #0x800000000000
  403cb0:	mov	x5, x4
  403cb4:	mov	x3, #0x7fff                	// #32767
  403cb8:	b	403d0c <ferror@plt+0x2a3c>
  403cbc:	mov	x12, x11
  403cc0:	mov	x1, x2
  403cc4:	mov	x5, x4
  403cc8:	b	403ac4 <ferror@plt+0x27f4>
  403ccc:	mov	x5, x16
  403cd0:	b	403ac8 <ferror@plt+0x27f8>
  403cd4:	mov	x9, x10
  403cd8:	b	403c4c <ferror@plt+0x297c>
  403cdc:	cbnz	x5, 403cec <ferror@plt+0x2a1c>
  403ce0:	adds	x1, x1, #0x8
  403ce4:	b	403c90 <ferror@plt+0x29c0>
  403ce8:	cbnz	x5, 403ce0 <ferror@plt+0x2a10>
  403cec:	tbz	x12, #52, 403cf8 <ferror@plt+0x2a28>
  403cf0:	and	x12, x12, #0xffefffffffffffff
  403cf4:	add	x3, x9, #0x4, lsl #12
  403cf8:	mov	x4, #0x7ffe                	// #32766
  403cfc:	cmp	x3, x4
  403d00:	b.gt	403d40 <ferror@plt+0x2a70>
  403d04:	extr	x2, x12, x1, #3
  403d08:	lsr	x1, x12, #3
  403d0c:	and	x3, x3, #0x7fff
  403d10:	mov	x7, #0x0                   	// #0
  403d14:	bfxil	x7, x1, #0, #48
  403d18:	orr	w3, w3, w5, lsl #15
  403d1c:	fmov	d0, x2
  403d20:	bfi	x7, x3, #48, #16
  403d24:	fmov	v0.d[1], x7
  403d28:	cbz	w0, 403d38 <ferror@plt+0x2a68>
  403d2c:	str	q0, [sp, #16]
  403d30:	bl	404c54 <ferror@plt+0x3984>
  403d34:	ldr	q0, [sp, #16]
  403d38:	ldp	x29, x30, [sp], #32
  403d3c:	ret
  403d40:	and	x2, x6, #0xc00000
  403d44:	cmp	x2, #0x400, lsl #12
  403d48:	b.eq	403d6c <ferror@plt+0x2a9c>  // b.none
  403d4c:	cmp	x2, #0x800, lsl #12
  403d50:	b.eq	403d80 <ferror@plt+0x2ab0>  // b.none
  403d54:	cbnz	x2, 403d94 <ferror@plt+0x2ac4>
  403d58:	mov	x3, #0x7fff                	// #32767
  403d5c:	mov	w1, #0x14                  	// #20
  403d60:	orr	w0, w0, w1
  403d64:	mov	x1, x2
  403d68:	b	403d0c <ferror@plt+0x2a3c>
  403d6c:	cmp	x5, #0x0
  403d70:	mov	x3, #0x7fff                	// #32767
  403d74:	csetm	x2, ne  // ne = any
  403d78:	csel	x3, x3, x4, eq  // eq = none
  403d7c:	b	403d5c <ferror@plt+0x2a8c>
  403d80:	cmp	x5, #0x0
  403d84:	mov	x3, #0x7fff                	// #32767
  403d88:	csetm	x2, eq  // eq = none
  403d8c:	csel	x3, x3, x4, ne  // ne = any
  403d90:	b	403d5c <ferror@plt+0x2a8c>
  403d94:	mov	x3, x4
  403d98:	mov	x2, #0xffffffffffffffff    	// #-1
  403d9c:	b	403d5c <ferror@plt+0x2a8c>
  403da0:	mov	x4, #0x1                   	// #1
  403da4:	sub	x3, x4, x3
  403da8:	cmp	x3, #0x74
  403dac:	b.gt	403e94 <ferror@plt+0x2bc4>
  403db0:	cmp	x3, #0x3f
  403db4:	b.gt	403e1c <ferror@plt+0x2b4c>
  403db8:	mov	w4, #0x40                  	// #64
  403dbc:	sub	w4, w4, w3
  403dc0:	lsr	x7, x1, x3
  403dc4:	lsl	x1, x1, x4
  403dc8:	cmp	x1, #0x0
  403dcc:	cset	x1, ne  // ne = any
  403dd0:	lsl	x2, x12, x4
  403dd4:	orr	x2, x2, x7
  403dd8:	orr	x2, x2, x1
  403ddc:	lsr	x1, x12, x3
  403de0:	tst	x2, #0x7
  403de4:	b.eq	403e60 <ferror@plt+0x2b90>  // b.none
  403de8:	and	x3, x6, #0xc00000
  403dec:	orr	w0, w0, #0x10
  403df0:	cmp	x3, #0x400, lsl #12
  403df4:	b.eq	403e50 <ferror@plt+0x2b80>  // b.none
  403df8:	cmp	x3, #0x800, lsl #12
  403dfc:	b.eq	403e5c <ferror@plt+0x2b8c>  // b.none
  403e00:	cbnz	x3, 403e60 <ferror@plt+0x2b90>
  403e04:	and	x3, x2, #0xf
  403e08:	cmp	x3, #0x4
  403e0c:	b.eq	403e60 <ferror@plt+0x2b90>  // b.none
  403e10:	adds	x2, x2, #0x4
  403e14:	cinc	x1, x1, cs  // cs = hs, nlast
  403e18:	b	403e60 <ferror@plt+0x2b90>
  403e1c:	sub	w2, w3, #0x40
  403e20:	mov	w4, #0x80                  	// #128
  403e24:	sub	w4, w4, w3
  403e28:	cmp	x3, #0x40
  403e2c:	lsr	x2, x12, x2
  403e30:	lsl	x12, x12, x4
  403e34:	csel	x12, x12, xzr, ne  // ne = any
  403e38:	orr	x1, x12, x1
  403e3c:	cmp	x1, #0x0
  403e40:	cset	x1, ne  // ne = any
  403e44:	orr	x2, x2, x1
  403e48:	mov	x1, #0x0                   	// #0
  403e4c:	b	403de0 <ferror@plt+0x2b10>
  403e50:	cbnz	x5, 403e60 <ferror@plt+0x2b90>
  403e54:	adds	x2, x2, #0x8
  403e58:	b	403e14 <ferror@plt+0x2b44>
  403e5c:	cbnz	x5, 403e54 <ferror@plt+0x2b84>
  403e60:	tbz	x1, #51, 403e7c <ferror@plt+0x2bac>
  403e64:	orr	w0, w0, #0x10
  403e68:	mov	x1, #0x0                   	// #0
  403e6c:	mov	x2, #0x0                   	// #0
  403e70:	mov	x3, #0x1                   	// #1
  403e74:	orr	w0, w0, #0x8
  403e78:	b	403d0c <ferror@plt+0x2a3c>
  403e7c:	mov	x3, #0x0                   	// #0
  403e80:	extr	x2, x1, x2, #3
  403e84:	lsr	x1, x1, #3
  403e88:	tbnz	w0, #4, 403e74 <ferror@plt+0x2ba4>
  403e8c:	tbz	w6, #11, 403d0c <ferror@plt+0x2a3c>
  403e90:	b	403e74 <ferror@plt+0x2ba4>
  403e94:	orr	x2, x1, x12
  403e98:	cbz	x2, 403ec4 <ferror@plt+0x2bf4>
  403e9c:	and	x6, x6, #0xc00000
  403ea0:	orr	w0, w0, #0x10
  403ea4:	cmp	x6, #0x400, lsl #12
  403ea8:	b.eq	403ed4 <ferror@plt+0x2c04>  // b.none
  403eac:	cmp	x6, #0x800, lsl #12
  403eb0:	b.eq	403ee4 <ferror@plt+0x2c14>  // b.none
  403eb4:	cmp	x6, #0x0
  403eb8:	mov	x2, #0x5                   	// #5
  403ebc:	csel	x4, x4, x2, ne  // ne = any
  403ec0:	lsr	x2, x4, #3
  403ec4:	orr	w0, w0, #0x8
  403ec8:	mov	x1, #0x0                   	// #0
  403ecc:	mov	x3, #0x0                   	// #0
  403ed0:	b	403d0c <ferror@plt+0x2a3c>
  403ed4:	cmp	x5, #0x0
  403ed8:	mov	x2, #0x9                   	// #9
  403edc:	csel	x4, x2, x4, eq  // eq = none
  403ee0:	b	403ec0 <ferror@plt+0x2bf0>
  403ee4:	cmp	x5, #0x0
  403ee8:	mov	x2, #0x9                   	// #9
  403eec:	csel	x4, x2, x4, ne  // ne = any
  403ef0:	b	403ec0 <ferror@plt+0x2bf0>
  403ef4:	mov	x11, #0xffffffffffff        	// #281474976710655
  403ef8:	mov	x2, #0xffffffffffffffff    	// #-1
  403efc:	mov	w0, #0x1                   	// #1
  403f00:	mov	x4, #0x0                   	// #0
  403f04:	b	403cac <ferror@plt+0x29dc>
  403f08:	mov	x11, x12
  403f0c:	mov	x2, x1
  403f10:	mov	x4, x5
  403f14:	b	403cac <ferror@plt+0x29dc>
  403f18:	mov	x1, #0x0                   	// #0
  403f1c:	mov	x2, #0x0                   	// #0
  403f20:	b	403cb4 <ferror@plt+0x29e4>
  403f24:	stp	x29, x30, [sp, #-32]!
  403f28:	mov	x29, sp
  403f2c:	str	q0, [sp, #16]
  403f30:	ldp	x7, x3, [sp, #16]
  403f34:	str	q1, [sp, #16]
  403f38:	ldp	x1, x0, [sp, #16]
  403f3c:	mrs	x8, fpcr
  403f40:	ubfx	x4, x0, #48, #15
  403f44:	ubfx	x12, x3, #48, #15
  403f48:	lsr	x6, x0, #63
  403f4c:	lsr	x5, x3, #63
  403f50:	ubfiz	x0, x0, #3, #48
  403f54:	ubfiz	x3, x3, #3, #48
  403f58:	orr	x2, x0, x1, lsr #61
  403f5c:	mov	x14, x1
  403f60:	mov	x0, #0x7fff                	// #32767
  403f64:	mov	x10, x12
  403f68:	orr	x3, x3, x7, lsr #61
  403f6c:	lsl	x9, x7, #3
  403f70:	mov	x11, x4
  403f74:	and	w6, w6, #0xff
  403f78:	lsl	x1, x1, #3
  403f7c:	cmp	x4, x0
  403f80:	b.ne	403fcc <ferror@plt+0x2cfc>  // b.any
  403f84:	orr	x0, x2, x1
  403f88:	cbz	x0, 403fcc <ferror@plt+0x2cfc>
  403f8c:	and	x6, x6, #0xff
  403f90:	sub	w4, w12, w4
  403f94:	cmp	x6, x5
  403f98:	b.ne	40439c <ferror@plt+0x30cc>  // b.any
  403f9c:	cmp	w4, #0x0
  403fa0:	b.le	4040d8 <ferror@plt+0x2e08>
  403fa4:	mov	x0, #0x7fff                	// #32767
  403fa8:	cbnz	x11, 404040 <ferror@plt+0x2d70>
  403fac:	orr	x6, x2, x1
  403fb0:	cbnz	x6, 403fd4 <ferror@plt+0x2d04>
  403fb4:	cmp	x10, x0
  403fb8:	b.eq	404020 <ferror@plt+0x2d50>  // b.none
  403fbc:	cbz	x10, 4045a8 <ferror@plt+0x32d8>
  403fc0:	mov	x2, x3
  403fc4:	mov	x1, x9
  403fc8:	b	404010 <ferror@plt+0x2d40>
  403fcc:	eor	w6, w6, #0x1
  403fd0:	b	403f8c <ferror@plt+0x2cbc>
  403fd4:	subs	w4, w4, #0x1
  403fd8:	b.ne	404018 <ferror@plt+0x2d48>  // b.any
  403fdc:	adds	x0, x9, x1
  403fe0:	mov	x9, x0
  403fe4:	adc	x3, x3, x2
  403fe8:	tbz	x3, #51, 403fbc <ferror@plt+0x2cec>
  403fec:	add	x10, x10, #0x1
  403ff0:	mov	x0, #0x7fff                	// #32767
  403ff4:	cmp	x10, x0
  403ff8:	b.eq	404360 <ferror@plt+0x3090>  // b.none
  403ffc:	and	x2, x3, #0xfff7ffffffffffff
  404000:	and	x0, x9, #0x1
  404004:	orr	x0, x0, x9, lsr #1
  404008:	orr	x1, x0, x3, lsl #63
  40400c:	lsr	x2, x2, #1
  404010:	mov	w0, #0x0                   	// #0
  404014:	b	40410c <ferror@plt+0x2e3c>
  404018:	cmp	x10, x0
  40401c:	b.ne	40404c <ferror@plt+0x2d7c>  // b.any
  404020:	orr	x1, x3, x9
  404024:	cbz	x1, 404800 <ferror@plt+0x3530>
  404028:	lsr	x0, x3, #50
  40402c:	mov	x2, x3
  404030:	eor	x0, x0, #0x1
  404034:	mov	x1, x9
  404038:	and	w0, w0, #0x1
  40403c:	b	40410c <ferror@plt+0x2e3c>
  404040:	cmp	x10, x0
  404044:	b.eq	404020 <ferror@plt+0x2d50>  // b.none
  404048:	orr	x2, x2, #0x8000000000000
  40404c:	cmp	w4, #0x74
  404050:	b.gt	4040c8 <ferror@plt+0x2df8>
  404054:	cmp	w4, #0x3f
  404058:	b.gt	404094 <ferror@plt+0x2dc4>
  40405c:	mov	w0, #0x40                  	// #64
  404060:	sub	w0, w0, w4
  404064:	lsr	x6, x1, x4
  404068:	lsl	x1, x1, x0
  40406c:	cmp	x1, #0x0
  404070:	lsl	x7, x2, x0
  404074:	orr	x7, x7, x6
  404078:	cset	x6, ne  // ne = any
  40407c:	lsr	x2, x2, x4
  404080:	orr	x6, x7, x6
  404084:	adds	x0, x6, x9
  404088:	mov	x9, x0
  40408c:	adc	x3, x2, x3
  404090:	b	403fe8 <ferror@plt+0x2d18>
  404094:	sub	w7, w4, #0x40
  404098:	mov	w0, #0x80                  	// #128
  40409c:	sub	w0, w0, w4
  4040a0:	cmp	w4, #0x40
  4040a4:	lsr	x7, x2, x7
  4040a8:	lsl	x2, x2, x0
  4040ac:	csel	x2, x2, xzr, ne  // ne = any
  4040b0:	orr	x1, x2, x1
  4040b4:	cmp	x1, #0x0
  4040b8:	cset	x6, ne  // ne = any
  4040bc:	orr	x6, x7, x6
  4040c0:	mov	x2, #0x0                   	// #0
  4040c4:	b	404084 <ferror@plt+0x2db4>
  4040c8:	orr	x1, x2, x1
  4040cc:	cmp	x1, #0x0
  4040d0:	cset	x6, ne  // ne = any
  4040d4:	b	4040c0 <ferror@plt+0x2df0>
  4040d8:	b.eq	4041dc <ferror@plt+0x2f0c>  // b.none
  4040dc:	mov	x0, #0x7fff                	// #32767
  4040e0:	cbnz	x10, 404184 <ferror@plt+0x2eb4>
  4040e4:	orr	x6, x3, x9
  4040e8:	cbnz	x6, 404114 <ferror@plt+0x2e44>
  4040ec:	cmp	x11, x0
  4040f0:	b.ne	40478c <ferror@plt+0x34bc>  // b.any
  4040f4:	orr	x0, x2, x1
  4040f8:	cbz	x0, 4047d4 <ferror@plt+0x3504>
  4040fc:	lsr	x0, x2, #50
  404100:	mov	x10, x11
  404104:	eor	x0, x0, #0x1
  404108:	and	w0, w0, #0x1
  40410c:	mov	w4, #0x0                   	// #0
  404110:	b	404220 <ferror@plt+0x2f50>
  404114:	cmn	w4, #0x1
  404118:	b.ne	404130 <ferror@plt+0x2e60>  // b.any
  40411c:	adds	x0, x9, x1
  404120:	mov	x9, x0
  404124:	adc	x3, x3, x2
  404128:	mov	x10, x11
  40412c:	b	403fe8 <ferror@plt+0x2d18>
  404130:	cmp	x11, x0
  404134:	b.eq	4040f4 <ferror@plt+0x2e24>  // b.none
  404138:	mvn	w4, w4
  40413c:	cmp	w4, #0x74
  404140:	b.gt	4041cc <ferror@plt+0x2efc>
  404144:	cmp	w4, #0x3f
  404148:	b.gt	404198 <ferror@plt+0x2ec8>
  40414c:	mov	w0, #0x40                  	// #64
  404150:	sub	w0, w0, w4
  404154:	lsr	x7, x9, x4
  404158:	lsl	x6, x3, x0
  40415c:	orr	x6, x6, x7
  404160:	lsl	x0, x9, x0
  404164:	cmp	x0, #0x0
  404168:	cset	x0, ne  // ne = any
  40416c:	lsr	x4, x3, x4
  404170:	orr	x0, x6, x0
  404174:	adds	x3, x0, x1
  404178:	mov	x9, x3
  40417c:	adc	x3, x4, x2
  404180:	b	404128 <ferror@plt+0x2e58>
  404184:	cmp	x11, x0
  404188:	b.eq	4040f4 <ferror@plt+0x2e24>  // b.none
  40418c:	neg	w4, w4
  404190:	orr	x3, x3, #0x8000000000000
  404194:	b	40413c <ferror@plt+0x2e6c>
  404198:	sub	w6, w4, #0x40
  40419c:	mov	w0, #0x80                  	// #128
  4041a0:	sub	w0, w0, w4
  4041a4:	cmp	w4, #0x40
  4041a8:	lsr	x6, x3, x6
  4041ac:	lsl	x3, x3, x0
  4041b0:	csel	x3, x3, xzr, ne  // ne = any
  4041b4:	orr	x3, x3, x9
  4041b8:	cmp	x3, #0x0
  4041bc:	cset	x0, ne  // ne = any
  4041c0:	orr	x0, x6, x0
  4041c4:	mov	x4, #0x0                   	// #0
  4041c8:	b	404174 <ferror@plt+0x2ea4>
  4041cc:	orr	x3, x3, x9
  4041d0:	cmp	x3, #0x0
  4041d4:	cset	x0, ne  // ne = any
  4041d8:	b	4041c4 <ferror@plt+0x2ef4>
  4041dc:	add	x12, x10, #0x1
  4041e0:	mov	x0, #0x7fff                	// #32767
  4041e4:	tst	x12, #0x7ffe
  4041e8:	b.ne	4042fc <ferror@plt+0x302c>  // b.any
  4041ec:	orr	x12, x3, x9
  4041f0:	cbnz	x10, 404260 <ferror@plt+0x2f90>
  4041f4:	cbz	x12, 4047b0 <ferror@plt+0x34e0>
  4041f8:	orr	x0, x2, x1
  4041fc:	cbz	x0, 4045a8 <ferror@plt+0x32d8>
  404200:	adds	x0, x9, x1
  404204:	mov	x9, x0
  404208:	adc	x3, x3, x2
  40420c:	tbz	x3, #51, 4045a8 <ferror@plt+0x32d8>
  404210:	and	x2, x3, #0xfff7ffffffffffff
  404214:	mov	x1, x0
  404218:	mov	x10, #0x1                   	// #1
  40421c:	mov	w0, #0x0                   	// #0
  404220:	tst	x1, #0x7
  404224:	b.eq	404830 <ferror@plt+0x3560>  // b.none
  404228:	and	x3, x8, #0xc00000
  40422c:	orr	w0, w0, #0x10
  404230:	cmp	x3, #0x400, lsl #12
  404234:	b.eq	40481c <ferror@plt+0x354c>  // b.none
  404238:	cmp	x3, #0x800, lsl #12
  40423c:	b.eq	404828 <ferror@plt+0x3558>  // b.none
  404240:	cbnz	x3, 404258 <ferror@plt+0x2f88>
  404244:	and	x3, x1, #0xf
  404248:	cmp	x3, #0x4
  40424c:	b.eq	404258 <ferror@plt+0x2f88>  // b.none
  404250:	adds	x1, x1, #0x4
  404254:	cinc	x2, x2, cs  // cs = hs, nlast
  404258:	cbz	w4, 404840 <ferror@plt+0x3570>
  40425c:	b	40483c <ferror@plt+0x356c>
  404260:	cmp	x10, x0
  404264:	b.ne	4042c8 <ferror@plt+0x2ff8>  // b.any
  404268:	cbz	x12, 404920 <ferror@plt+0x3650>
  40426c:	lsr	x0, x3, #50
  404270:	cmp	x11, x10
  404274:	eor	x0, x0, #0x1
  404278:	and	w0, w0, #0x1
  40427c:	b.ne	4042e8 <ferror@plt+0x3018>  // b.any
  404280:	orr	x10, x2, x1
  404284:	cbz	x10, 404918 <ferror@plt+0x3648>
  404288:	tst	x2, #0x4000000000000
  40428c:	csinc	w0, w0, wzr, ne  // ne = any
  404290:	cbz	x12, 4042e0 <ferror@plt+0x3010>
  404294:	and	x7, x7, #0x1fffffffffffffff
  404298:	lsr	x1, x3, #3
  40429c:	orr	x7, x7, x3, lsl #61
  4042a0:	tbz	x3, #50, 4042bc <ferror@plt+0x2fec>
  4042a4:	lsr	x3, x2, #3
  4042a8:	tbnz	x2, #50, 4042bc <ferror@plt+0x2fec>
  4042ac:	and	x1, x14, #0x1fffffffffffffff
  4042b0:	mov	x5, x6
  4042b4:	orr	x7, x1, x2, lsl #61
  4042b8:	mov	x1, x3
  4042bc:	extr	x2, x1, x7, #61
  4042c0:	lsl	x1, x7, #3
  4042c4:	b	4042e0 <ferror@plt+0x3010>
  4042c8:	cmp	x11, x0
  4042cc:	b.ne	4042d8 <ferror@plt+0x3008>  // b.any
  4042d0:	mov	w0, #0x0                   	// #0
  4042d4:	b	404280 <ferror@plt+0x2fb0>
  4042d8:	mov	w0, #0x0                   	// #0
  4042dc:	cbnz	x12, 4042e8 <ferror@plt+0x3018>
  4042e0:	mov	x10, #0x7fff                	// #32767
  4042e4:	b	404220 <ferror@plt+0x2f50>
  4042e8:	orr	x1, x2, x1
  4042ec:	cbnz	x1, 404294 <ferror@plt+0x2fc4>
  4042f0:	mov	x2, x3
  4042f4:	mov	x1, x9
  4042f8:	b	4042e0 <ferror@plt+0x3010>
  4042fc:	cmp	x12, x0
  404300:	b.eq	404320 <ferror@plt+0x3050>  // b.none
  404304:	adds	x1, x9, x1
  404308:	mov	x10, x12
  40430c:	adc	x2, x3, x2
  404310:	extr	x1, x2, x1, #1
  404314:	lsr	x2, x2, #1
  404318:	mov	w0, #0x0                   	// #0
  40431c:	b	404220 <ferror@plt+0x2f50>
  404320:	ands	x1, x8, #0xc00000
  404324:	b.eq	4047e4 <ferror@plt+0x3514>  // b.none
  404328:	cmp	x1, #0x400, lsl #12
  40432c:	b.ne	404344 <ferror@plt+0x3074>  // b.any
  404330:	cbnz	x5, 404350 <ferror@plt+0x3080>
  404334:	mov	x10, x12
  404338:	mov	x2, #0x0                   	// #0
  40433c:	mov	x1, #0x0                   	// #0
  404340:	b	4047ec <ferror@plt+0x351c>
  404344:	cmp	x1, #0x800, lsl #12
  404348:	b.ne	404350 <ferror@plt+0x3080>  // b.any
  40434c:	cbnz	x5, 404334 <ferror@plt+0x3064>
  404350:	mov	x2, #0xffffffffffffffff    	// #-1
  404354:	mov	x10, #0x7ffe                	// #32766
  404358:	mov	x1, x2
  40435c:	b	4047ec <ferror@plt+0x351c>
  404360:	ands	x1, x8, #0xc00000
  404364:	b.eq	4047f4 <ferror@plt+0x3524>  // b.none
  404368:	cmp	x1, #0x400, lsl #12
  40436c:	b.ne	404380 <ferror@plt+0x30b0>  // b.any
  404370:	cbnz	x5, 40438c <ferror@plt+0x30bc>
  404374:	mov	x2, #0x0                   	// #0
  404378:	mov	x1, #0x0                   	// #0
  40437c:	b	4047f8 <ferror@plt+0x3528>
  404380:	cmp	x1, #0x800, lsl #12
  404384:	b.ne	40438c <ferror@plt+0x30bc>  // b.any
  404388:	cbnz	x5, 404374 <ferror@plt+0x30a4>
  40438c:	mov	x2, #0xffffffffffffffff    	// #-1
  404390:	mov	x10, #0x7ffe                	// #32766
  404394:	mov	x1, x2
  404398:	b	4047f8 <ferror@plt+0x3528>
  40439c:	cmp	w4, #0x0
  4043a0:	b.le	404474 <ferror@plt+0x31a4>
  4043a4:	mov	x0, #0x7fff                	// #32767
  4043a8:	cbnz	x11, 404420 <ferror@plt+0x3150>
  4043ac:	orr	x6, x2, x1
  4043b0:	cbz	x6, 403fb4 <ferror@plt+0x2ce4>
  4043b4:	subs	w4, w4, #0x1
  4043b8:	b.ne	4043d4 <ferror@plt+0x3104>  // b.any
  4043bc:	subs	x9, x9, x1
  4043c0:	sbc	x3, x3, x2
  4043c4:	tbz	x3, #51, 403fbc <ferror@plt+0x2cec>
  4043c8:	and	x7, x3, #0x7ffffffffffff
  4043cc:	mov	x11, x9
  4043d0:	b	4046b8 <ferror@plt+0x33e8>
  4043d4:	cmp	x10, x0
  4043d8:	b.eq	404020 <ferror@plt+0x2d50>  // b.none
  4043dc:	cmp	w4, #0x74
  4043e0:	b.gt	404464 <ferror@plt+0x3194>
  4043e4:	cmp	w4, #0x3f
  4043e8:	b.gt	404430 <ferror@plt+0x3160>
  4043ec:	mov	w6, #0x40                  	// #64
  4043f0:	sub	w6, w6, w4
  4043f4:	lsr	x7, x1, x4
  4043f8:	lsl	x1, x1, x6
  4043fc:	cmp	x1, #0x0
  404400:	lsl	x0, x2, x6
  404404:	cset	x1, ne  // ne = any
  404408:	orr	x0, x0, x7
  40440c:	lsr	x2, x2, x4
  404410:	orr	x0, x0, x1
  404414:	subs	x9, x9, x0
  404418:	sbc	x3, x3, x2
  40441c:	b	4043c4 <ferror@plt+0x30f4>
  404420:	cmp	x10, x0
  404424:	b.eq	404020 <ferror@plt+0x2d50>  // b.none
  404428:	orr	x2, x2, #0x8000000000000
  40442c:	b	4043dc <ferror@plt+0x310c>
  404430:	sub	w0, w4, #0x40
  404434:	mov	w6, #0x80                  	// #128
  404438:	sub	w6, w6, w4
  40443c:	cmp	w4, #0x40
  404440:	lsr	x0, x2, x0
  404444:	lsl	x2, x2, x6
  404448:	csel	x2, x2, xzr, ne  // ne = any
  40444c:	orr	x1, x2, x1
  404450:	cmp	x1, #0x0
  404454:	cset	x1, ne  // ne = any
  404458:	orr	x0, x0, x1
  40445c:	mov	x2, #0x0                   	// #0
  404460:	b	404414 <ferror@plt+0x3144>
  404464:	orr	x1, x2, x1
  404468:	cmp	x1, #0x0
  40446c:	cset	x0, ne  // ne = any
  404470:	b	40445c <ferror@plt+0x318c>
  404474:	b.eq	404574 <ferror@plt+0x32a4>  // b.none
  404478:	mov	x0, #0x7fff                	// #32767
  40447c:	cbnz	x10, 40451c <ferror@plt+0x324c>
  404480:	orr	x5, x3, x9
  404484:	cbnz	x5, 4044b0 <ferror@plt+0x31e0>
  404488:	cmp	x11, x0
  40448c:	b.ne	40479c <ferror@plt+0x34cc>  // b.any
  404490:	orr	x0, x2, x1
  404494:	cbz	x0, 404808 <ferror@plt+0x3538>
  404498:	lsr	x0, x2, #50
  40449c:	mov	x10, x11
  4044a0:	eor	x0, x0, #0x1
  4044a4:	mov	x5, x6
  4044a8:	and	w0, w0, #0x1
  4044ac:	b	40410c <ferror@plt+0x2e3c>
  4044b0:	cmn	w4, #0x1
  4044b4:	b.ne	4044cc <ferror@plt+0x31fc>  // b.any
  4044b8:	subs	x9, x1, x9
  4044bc:	sbc	x3, x2, x3
  4044c0:	mov	x10, x11
  4044c4:	mov	x5, x6
  4044c8:	b	4043c4 <ferror@plt+0x30f4>
  4044cc:	cmp	x11, x0
  4044d0:	b.eq	404490 <ferror@plt+0x31c0>  // b.none
  4044d4:	mvn	w4, w4
  4044d8:	cmp	w4, #0x74
  4044dc:	b.gt	404564 <ferror@plt+0x3294>
  4044e0:	cmp	w4, #0x3f
  4044e4:	b.gt	404530 <ferror@plt+0x3260>
  4044e8:	mov	w0, #0x40                  	// #64
  4044ec:	sub	w0, w0, w4
  4044f0:	lsr	x7, x9, x4
  4044f4:	lsl	x5, x3, x0
  4044f8:	orr	x5, x5, x7
  4044fc:	lsl	x0, x9, x0
  404500:	cmp	x0, #0x0
  404504:	cset	x0, ne  // ne = any
  404508:	lsr	x4, x3, x4
  40450c:	orr	x0, x5, x0
  404510:	subs	x9, x1, x0
  404514:	sbc	x3, x2, x4
  404518:	b	4044c0 <ferror@plt+0x31f0>
  40451c:	cmp	x11, x0
  404520:	b.eq	404490 <ferror@plt+0x31c0>  // b.none
  404524:	neg	w4, w4
  404528:	orr	x3, x3, #0x8000000000000
  40452c:	b	4044d8 <ferror@plt+0x3208>
  404530:	sub	w0, w4, #0x40
  404534:	cmp	w4, #0x40
  404538:	lsr	x5, x3, x0
  40453c:	mov	w0, #0x80                  	// #128
  404540:	sub	w0, w0, w4
  404544:	lsl	x3, x3, x0
  404548:	csel	x3, x3, xzr, ne  // ne = any
  40454c:	orr	x3, x3, x9
  404550:	cmp	x3, #0x0
  404554:	cset	x0, ne  // ne = any
  404558:	orr	x0, x5, x0
  40455c:	mov	x4, #0x0                   	// #0
  404560:	b	404510 <ferror@plt+0x3240>
  404564:	orr	x3, x3, x9
  404568:	cmp	x3, #0x0
  40456c:	cset	x0, ne  // ne = any
  404570:	b	40455c <ferror@plt+0x328c>
  404574:	add	x0, x10, #0x1
  404578:	tst	x0, #0x7ffe
  40457c:	b.ne	404698 <ferror@plt+0x33c8>  // b.any
  404580:	orr	x12, x3, x9
  404584:	orr	x13, x2, x1
  404588:	cbnz	x10, 404604 <ferror@plt+0x3334>
  40458c:	cbnz	x12, 4045c4 <ferror@plt+0x32f4>
  404590:	cbnz	x13, 4047bc <ferror@plt+0x34ec>
  404594:	and	x0, x8, #0xc00000
  404598:	mov	x3, #0x0                   	// #0
  40459c:	cmp	x0, #0x800, lsl #12
  4045a0:	mov	x9, #0x0                   	// #0
  4045a4:	cset	x5, eq  // eq = none
  4045a8:	orr	x0, x9, x3
  4045ac:	mov	x2, x3
  4045b0:	cmp	x0, #0x0
  4045b4:	mov	x1, x9
  4045b8:	cset	w4, ne  // ne = any
  4045bc:	mov	x10, #0x0                   	// #0
  4045c0:	b	404318 <ferror@plt+0x3048>
  4045c4:	cbz	x13, 4045a8 <ferror@plt+0x32d8>
  4045c8:	subs	x4, x9, x1
  4045cc:	cmp	x9, x1
  4045d0:	sbc	x0, x3, x2
  4045d4:	tbz	x0, #51, 4045e8 <ferror@plt+0x3318>
  4045d8:	subs	x9, x1, x9
  4045dc:	sbc	x3, x2, x3
  4045e0:	mov	x5, x6
  4045e4:	b	4045a8 <ferror@plt+0x32d8>
  4045e8:	orr	x9, x4, x0
  4045ec:	cbnz	x9, 4047c8 <ferror@plt+0x34f8>
  4045f0:	and	x0, x8, #0xc00000
  4045f4:	cmp	x0, #0x800, lsl #12
  4045f8:	cset	x5, eq  // eq = none
  4045fc:	mov	x3, #0x0                   	// #0
  404600:	b	4045a8 <ferror@plt+0x32d8>
  404604:	mov	x0, #0x7fff                	// #32767
  404608:	cmp	x10, x0
  40460c:	b.ne	40466c <ferror@plt+0x339c>  // b.any
  404610:	cbz	x12, 404908 <ferror@plt+0x3638>
  404614:	lsr	x0, x3, #50
  404618:	cmp	x11, x10
  40461c:	eor	x0, x0, #0x1
  404620:	and	w0, w0, #0x1
  404624:	b.ne	404690 <ferror@plt+0x33c0>  // b.any
  404628:	cbz	x13, 404930 <ferror@plt+0x3660>
  40462c:	tst	x2, #0x4000000000000
  404630:	csinc	w0, w0, wzr, ne  // ne = any
  404634:	cbz	x12, 404684 <ferror@plt+0x33b4>
  404638:	and	x7, x7, #0x1fffffffffffffff
  40463c:	orr	x1, x7, x3, lsl #61
  404640:	lsr	x7, x3, #3
  404644:	tbz	x3, #50, 404660 <ferror@plt+0x3390>
  404648:	lsr	x3, x2, #3
  40464c:	tbnz	x2, #50, 404660 <ferror@plt+0x3390>
  404650:	and	x1, x14, #0x1fffffffffffffff
  404654:	mov	x7, x3
  404658:	orr	x1, x1, x2, lsl #61
  40465c:	mov	x5, x6
  404660:	extr	x2, x7, x1, #61
  404664:	lsl	x1, x1, #3
  404668:	b	4042e0 <ferror@plt+0x3010>
  40466c:	cmp	x11, x0
  404670:	b.ne	40467c <ferror@plt+0x33ac>  // b.any
  404674:	mov	w0, #0x0                   	// #0
  404678:	b	404628 <ferror@plt+0x3358>
  40467c:	mov	w0, #0x0                   	// #0
  404680:	cbnz	x12, 404690 <ferror@plt+0x33c0>
  404684:	cbz	x13, 404934 <ferror@plt+0x3664>
  404688:	mov	x5, x6
  40468c:	b	4042e0 <ferror@plt+0x3010>
  404690:	cbnz	x13, 404638 <ferror@plt+0x3368>
  404694:	b	4042f0 <ferror@plt+0x3020>
  404698:	subs	x0, x9, x1
  40469c:	cmp	x9, x1
  4046a0:	mov	x11, x0
  4046a4:	sbc	x7, x3, x2
  4046a8:	tbz	x7, #51, 404734 <ferror@plt+0x3464>
  4046ac:	subs	x11, x1, x9
  4046b0:	mov	x5, x6
  4046b4:	sbc	x7, x2, x3
  4046b8:	clz	x0, x11
  4046bc:	cmp	x7, #0x0
  4046c0:	clz	x3, x7
  4046c4:	add	w0, w0, #0x40
  4046c8:	csel	w3, w0, w3, eq  // eq = none
  4046cc:	sub	w4, w3, #0xc
  4046d0:	cmp	w4, #0x3f
  4046d4:	b.gt	404740 <ferror@plt+0x3470>
  4046d8:	neg	w3, w4
  4046dc:	lsl	x7, x7, x4
  4046e0:	lsl	x9, x11, x4
  4046e4:	lsr	x3, x11, x3
  4046e8:	orr	x3, x3, x7
  4046ec:	sxtw	x0, w4
  4046f0:	cmp	x10, w4, sxtw
  4046f4:	b.gt	404780 <ferror@plt+0x34b0>
  4046f8:	sub	w4, w4, w10
  4046fc:	add	w2, w4, #0x1
  404700:	cmp	w2, #0x3f
  404704:	b.gt	404750 <ferror@plt+0x3480>
  404708:	mov	w0, #0x40                  	// #64
  40470c:	sub	w0, w0, w2
  404710:	lsr	x1, x9, x2
  404714:	lsl	x4, x3, x0
  404718:	orr	x4, x4, x1
  40471c:	lsl	x0, x9, x0
  404720:	cmp	x0, #0x0
  404724:	cset	x0, ne  // ne = any
  404728:	lsr	x3, x3, x2
  40472c:	orr	x9, x4, x0
  404730:	b	4045a8 <ferror@plt+0x32d8>
  404734:	orr	x9, x0, x7
  404738:	cbnz	x9, 4046b8 <ferror@plt+0x33e8>
  40473c:	b	4045f0 <ferror@plt+0x3320>
  404740:	sub	w3, w3, #0x4c
  404744:	mov	x9, #0x0                   	// #0
  404748:	lsl	x3, x11, x3
  40474c:	b	4046ec <ferror@plt+0x341c>
  404750:	sub	w4, w4, #0x3f
  404754:	mov	w0, #0x80                  	// #128
  404758:	sub	w0, w0, w2
  40475c:	cmp	w2, #0x40
  404760:	lsr	x4, x3, x4
  404764:	lsl	x3, x3, x0
  404768:	csel	x3, x3, xzr, ne  // ne = any
  40476c:	orr	x3, x9, x3
  404770:	cmp	x3, #0x0
  404774:	cset	x3, ne  // ne = any
  404778:	orr	x9, x4, x3
  40477c:	b	4045fc <ferror@plt+0x332c>
  404780:	sub	x10, x10, x0
  404784:	and	x3, x3, #0xfff7ffffffffffff
  404788:	b	403fbc <ferror@plt+0x2cec>
  40478c:	mov	x3, x2
  404790:	mov	x9, x1
  404794:	mov	x10, x11
  404798:	b	403fbc <ferror@plt+0x2cec>
  40479c:	mov	x3, x2
  4047a0:	mov	x9, x1
  4047a4:	mov	x10, x11
  4047a8:	mov	x5, x6
  4047ac:	b	403fbc <ferror@plt+0x2cec>
  4047b0:	mov	x3, x2
  4047b4:	mov	x9, x1
  4047b8:	b	4045a8 <ferror@plt+0x32d8>
  4047bc:	mov	x3, x2
  4047c0:	mov	x9, x1
  4047c4:	b	4045e0 <ferror@plt+0x3310>
  4047c8:	mov	x3, x0
  4047cc:	mov	x9, x4
  4047d0:	b	4045a8 <ferror@plt+0x32d8>
  4047d4:	mov	x10, x11
  4047d8:	mov	x2, #0x0                   	// #0
  4047dc:	mov	x1, #0x0                   	// #0
  4047e0:	b	404010 <ferror@plt+0x2d40>
  4047e4:	mov	x10, x12
  4047e8:	mov	x2, #0x0                   	// #0
  4047ec:	mov	w0, #0x14                  	// #20
  4047f0:	b	404220 <ferror@plt+0x2f50>
  4047f4:	mov	x2, #0x0                   	// #0
  4047f8:	mov	w0, #0x14                  	// #20
  4047fc:	b	40410c <ferror@plt+0x2e3c>
  404800:	mov	x2, #0x0                   	// #0
  404804:	b	404010 <ferror@plt+0x2d40>
  404808:	mov	x10, x11
  40480c:	mov	x5, x6
  404810:	mov	x2, #0x0                   	// #0
  404814:	mov	x1, #0x0                   	// #0
  404818:	b	404010 <ferror@plt+0x2d40>
  40481c:	cbnz	x5, 404258 <ferror@plt+0x2f88>
  404820:	adds	x1, x1, #0x8
  404824:	b	404254 <ferror@plt+0x2f84>
  404828:	cbz	x5, 404258 <ferror@plt+0x2f88>
  40482c:	b	404820 <ferror@plt+0x3550>
  404830:	cbz	w4, 404840 <ferror@plt+0x3570>
  404834:	tbnz	w0, #4, 40483c <ferror@plt+0x356c>
  404838:	tbz	w8, #11, 404840 <ferror@plt+0x3570>
  40483c:	orr	w0, w0, #0x8
  404840:	tbz	x2, #51, 404858 <ferror@plt+0x3588>
  404844:	add	x10, x10, #0x1
  404848:	mov	x3, #0x7fff                	// #32767
  40484c:	cmp	x10, x3
  404850:	b.eq	4048b0 <ferror@plt+0x35e0>  // b.none
  404854:	and	x2, x2, #0xfff7ffffffffffff
  404858:	mov	x3, #0x7fff                	// #32767
  40485c:	extr	x1, x2, x1, #3
  404860:	cmp	x10, x3
  404864:	lsr	x2, x2, #3
  404868:	b.ne	40487c <ferror@plt+0x35ac>  // b.any
  40486c:	orr	x3, x1, x2
  404870:	orr	x2, x2, #0x800000000000
  404874:	cmp	x3, #0x0
  404878:	csel	x2, x2, xzr, ne  // ne = any
  40487c:	and	x4, x10, #0x7fff
  404880:	mov	x7, #0x0                   	// #0
  404884:	bfxil	x7, x2, #0, #48
  404888:	orr	w5, w4, w5, lsl #15
  40488c:	fmov	d0, x1
  404890:	bfi	x7, x5, #48, #16
  404894:	fmov	v0.d[1], x7
  404898:	cbz	w0, 4048a8 <ferror@plt+0x35d8>
  40489c:	str	q0, [sp, #16]
  4048a0:	bl	404c54 <ferror@plt+0x3984>
  4048a4:	ldr	q0, [sp, #16]
  4048a8:	ldp	x29, x30, [sp], #32
  4048ac:	ret
  4048b0:	ands	x1, x8, #0xc00000
  4048b4:	b.eq	4048d0 <ferror@plt+0x3600>  // b.none
  4048b8:	cmp	x1, #0x400, lsl #12
  4048bc:	b.ne	4048e0 <ferror@plt+0x3610>  // b.any
  4048c0:	cmp	x5, #0x0
  4048c4:	mov	x2, #0x7ffe                	// #32766
  4048c8:	csetm	x1, ne  // ne = any
  4048cc:	csel	x10, x10, x2, eq  // eq = none
  4048d0:	mov	w2, #0x14                  	// #20
  4048d4:	orr	w0, w0, w2
  4048d8:	mov	x2, x1
  4048dc:	b	404858 <ferror@plt+0x3588>
  4048e0:	cmp	x1, #0x800, lsl #12
  4048e4:	b.ne	4048fc <ferror@plt+0x362c>  // b.any
  4048e8:	cmp	x5, #0x0
  4048ec:	mov	x2, #0x7ffe                	// #32766
  4048f0:	csetm	x1, eq  // eq = none
  4048f4:	csel	x10, x10, x2, ne  // ne = any
  4048f8:	b	4048d0 <ferror@plt+0x3600>
  4048fc:	mov	x1, #0xffffffffffffffff    	// #-1
  404900:	mov	x10, #0x7ffe                	// #32766
  404904:	b	4048d0 <ferror@plt+0x3600>
  404908:	cmp	x11, x10
  40490c:	b.eq	404674 <ferror@plt+0x33a4>  // b.none
  404910:	mov	w0, #0x0                   	// #0
  404914:	b	404684 <ferror@plt+0x33b4>
  404918:	cbz	x12, 4042e0 <ferror@plt+0x3010>
  40491c:	b	4042f0 <ferror@plt+0x3020>
  404920:	cmp	x11, x10
  404924:	b.eq	4042d0 <ferror@plt+0x3000>  // b.none
  404928:	mov	w0, #0x0                   	// #0
  40492c:	b	4042e0 <ferror@plt+0x3010>
  404930:	cbnz	x12, 4042f0 <ferror@plt+0x3020>
  404934:	mov	x5, #0x0                   	// #0
  404938:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  40493c:	mov	x1, #0xfffffffffffffff8    	// #-8
  404940:	mov	x10, #0x7fff                	// #32767
  404944:	mov	w0, #0x1                   	// #1
  404948:	b	404220 <ferror@plt+0x2f50>
  40494c:	cmp	w0, #0x0
  404950:	cbz	w0, 404998 <ferror@plt+0x36c8>
  404954:	lsr	w1, w0, #31
  404958:	cneg	w0, w0, lt  // lt = tstop
  40495c:	clz	x3, x0
  404960:	mov	w2, #0x403e                	// #16446
  404964:	sub	w2, w2, w3
  404968:	mov	w3, #0x402f                	// #16431
  40496c:	sxtw	x4, w2
  404970:	sub	w2, w3, w2
  404974:	lsl	x0, x0, x2
  404978:	mov	x3, #0x0                   	// #0
  40497c:	orr	w1, w4, w1, lsl #15
  404980:	bfxil	x3, x0, #0, #48
  404984:	mov	x2, #0x0                   	// #0
  404988:	fmov	d0, x2
  40498c:	bfi	x3, x1, #48, #16
  404990:	fmov	v0.d[1], x3
  404994:	ret
  404998:	mov	x0, #0x0                   	// #0
  40499c:	mov	x4, #0x0                   	// #0
  4049a0:	mov	x1, #0x0                   	// #0
  4049a4:	b	404978 <ferror@plt+0x36a8>
  4049a8:	stp	x29, x30, [sp, #-48]!
  4049ac:	mov	x29, sp
  4049b0:	str	x19, [sp, #16]
  4049b4:	str	q0, [sp, #32]
  4049b8:	ldp	x0, x3, [sp, #32]
  4049bc:	mrs	x6, fpcr
  4049c0:	ubfx	x2, x3, #48, #15
  4049c4:	lsr	x4, x3, #63
  4049c8:	add	x1, x2, #0x1
  4049cc:	ubfiz	x3, x3, #3, #48
  4049d0:	and	w4, w4, #0xff
  4049d4:	orr	x3, x3, x0, lsr #61
  4049d8:	lsl	x5, x0, #3
  4049dc:	tst	x1, #0x7ffe
  4049e0:	b.eq	404ad8 <ferror@plt+0x3808>  // b.none
  4049e4:	mov	x1, #0xffffffffffffc400    	// #-15360
  4049e8:	add	x2, x2, x1
  4049ec:	cmp	x2, #0x7fe
  4049f0:	b.le	404a40 <ferror@plt+0x3770>
  4049f4:	ands	x1, x6, #0xc00000
  4049f8:	b.eq	404b60 <ferror@plt+0x3890>  // b.none
  4049fc:	cmp	x1, #0x400, lsl #12
  404a00:	b.ne	404a20 <ferror@plt+0x3750>  // b.any
  404a04:	cmp	w4, #0x0
  404a08:	mov	x2, #0x7ff                 	// #2047
  404a0c:	mov	x0, #0x7fe                 	// #2046
  404a10:	csetm	x1, ne  // ne = any
  404a14:	csel	x2, x2, x0, eq  // eq = none
  404a18:	mov	w0, #0x14                  	// #20
  404a1c:	b	404b14 <ferror@plt+0x3844>
  404a20:	cmp	x1, #0x800, lsl #12
  404a24:	b.ne	404b68 <ferror@plt+0x3898>  // b.any
  404a28:	cmp	w4, #0x0
  404a2c:	mov	x2, #0x7ff                 	// #2047
  404a30:	mov	x0, #0x7fe                 	// #2046
  404a34:	csetm	x1, eq  // eq = none
  404a38:	csel	x2, x2, x0, ne  // ne = any
  404a3c:	b	404a18 <ferror@plt+0x3748>
  404a40:	cmp	x2, #0x0
  404a44:	b.gt	404ac0 <ferror@plt+0x37f0>
  404a48:	cmn	x2, #0x34
  404a4c:	b.lt	404b74 <ferror@plt+0x38a4>  // b.tstop
  404a50:	mov	x0, #0x3d                  	// #61
  404a54:	sub	x8, x0, x2
  404a58:	orr	x3, x3, #0x8000000000000
  404a5c:	cmp	x8, #0x3f
  404a60:	b.gt	404a90 <ferror@plt+0x37c0>
  404a64:	add	w7, w2, #0x3
  404a68:	sub	w1, w0, w2
  404a6c:	lsr	x1, x5, x1
  404a70:	lsl	x5, x5, x7
  404a74:	cmp	x5, #0x0
  404a78:	cset	x0, ne  // ne = any
  404a7c:	lsl	x3, x3, x7
  404a80:	orr	x1, x1, x0
  404a84:	orr	x1, x3, x1
  404a88:	mov	x2, #0x0                   	// #0
  404a8c:	b	404ad0 <ferror@plt+0x3800>
  404a90:	add	w0, w2, #0x43
  404a94:	mov	w1, #0xfffffffd            	// #-3
  404a98:	sub	w1, w1, w2
  404a9c:	cmp	x8, #0x40
  404aa0:	lsr	x1, x3, x1
  404aa4:	lsl	x3, x3, x0
  404aa8:	csel	x3, x3, xzr, ne  // ne = any
  404aac:	orr	x3, x3, x5
  404ab0:	cmp	x3, #0x0
  404ab4:	cset	x0, ne  // ne = any
  404ab8:	orr	x1, x1, x0
  404abc:	b	404a88 <ferror@plt+0x37b8>
  404ac0:	cmp	xzr, x0, lsl #7
  404ac4:	cset	x1, ne  // ne = any
  404ac8:	orr	x1, x1, x5, lsr #60
  404acc:	orr	x1, x1, x3, lsl #4
  404ad0:	mov	w0, #0x0                   	// #0
  404ad4:	b	404b14 <ferror@plt+0x3844>
  404ad8:	orr	x1, x3, x5
  404adc:	cbnz	x2, 404aec <ferror@plt+0x381c>
  404ae0:	cmp	x1, #0x0
  404ae4:	cset	x1, ne  // ne = any
  404ae8:	b	404ad0 <ferror@plt+0x3800>
  404aec:	cbz	x1, 404b7c <ferror@plt+0x38ac>
  404af0:	mov	x1, #0x7fff                	// #32767
  404af4:	lsr	x0, x3, #50
  404af8:	cmp	x2, x1
  404afc:	extr	x1, x3, x5, #60
  404b00:	eor	w0, w0, #0x1
  404b04:	and	x1, x1, #0xfffffffffffffff8
  404b08:	csel	w0, w0, wzr, eq  // eq = none
  404b0c:	orr	x1, x1, #0x40000000000000
  404b10:	mov	x2, #0x7ff                 	// #2047
  404b14:	cmp	x2, #0x0
  404b18:	cset	w3, eq  // eq = none
  404b1c:	cmp	x1, #0x0
  404b20:	csel	w3, w3, wzr, ne  // ne = any
  404b24:	tst	x1, #0x7
  404b28:	b.eq	404b98 <ferror@plt+0x38c8>  // b.none
  404b2c:	and	x5, x6, #0xc00000
  404b30:	orr	w0, w0, #0x10
  404b34:	cmp	x5, #0x400, lsl #12
  404b38:	b.eq	404b84 <ferror@plt+0x38b4>  // b.none
  404b3c:	cmp	x5, #0x800, lsl #12
  404b40:	b.eq	404b90 <ferror@plt+0x38c0>  // b.none
  404b44:	cbnz	x5, 404b58 <ferror@plt+0x3888>
  404b48:	and	x5, x1, #0xf
  404b4c:	cmp	x5, #0x4
  404b50:	b.eq	404b58 <ferror@plt+0x3888>  // b.none
  404b54:	add	x1, x1, #0x4
  404b58:	cbz	w3, 404ba8 <ferror@plt+0x38d8>
  404b5c:	b	404ba4 <ferror@plt+0x38d4>
  404b60:	mov	x2, #0x7ff                 	// #2047
  404b64:	b	404a18 <ferror@plt+0x3748>
  404b68:	mov	x1, #0xffffffffffffffff    	// #-1
  404b6c:	mov	x2, #0x7fe                 	// #2046
  404b70:	b	404a18 <ferror@plt+0x3748>
  404b74:	mov	x1, #0x1                   	// #1
  404b78:	b	404a88 <ferror@plt+0x37b8>
  404b7c:	mov	x2, #0x7ff                 	// #2047
  404b80:	b	404ad0 <ferror@plt+0x3800>
  404b84:	cbnz	w4, 404b58 <ferror@plt+0x3888>
  404b88:	add	x1, x1, #0x8
  404b8c:	b	404b58 <ferror@plt+0x3888>
  404b90:	cbz	w4, 404b58 <ferror@plt+0x3888>
  404b94:	b	404b88 <ferror@plt+0x38b8>
  404b98:	cbz	w3, 404ba8 <ferror@plt+0x38d8>
  404b9c:	tbnz	w0, #4, 404ba4 <ferror@plt+0x38d4>
  404ba0:	tbz	w6, #11, 404ba8 <ferror@plt+0x38d8>
  404ba4:	orr	w0, w0, #0x8
  404ba8:	tbz	x1, #55, 404bbc <ferror@plt+0x38ec>
  404bac:	add	x2, x2, #0x1
  404bb0:	cmp	x2, #0x7ff
  404bb4:	b.eq	404c00 <ferror@plt+0x3930>  // b.none
  404bb8:	and	x1, x1, #0xff7fffffffffffff
  404bbc:	lsr	x1, x1, #3
  404bc0:	cmp	x2, #0x7ff
  404bc4:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  404bc8:	mov	x3, x1
  404bcc:	orr	x1, x1, #0x8000000000000
  404bd0:	ubfiz	x2, x2, #52, #11
  404bd4:	csel	x1, x1, x3, ne  // ne = any
  404bd8:	and	x4, x4, #0xff
  404bdc:	and	x1, x1, #0xfffffffffffff
  404be0:	orr	x1, x2, x1
  404be4:	orr	x19, x1, x4, lsl #63
  404be8:	cbz	w0, 404bf0 <ferror@plt+0x3920>
  404bec:	bl	404c54 <ferror@plt+0x3984>
  404bf0:	fmov	d0, x19
  404bf4:	ldr	x19, [sp, #16]
  404bf8:	ldp	x29, x30, [sp], #48
  404bfc:	ret
  404c00:	ands	x1, x6, #0xc00000
  404c04:	b.eq	404c20 <ferror@plt+0x3950>  // b.none
  404c08:	cmp	x1, #0x400, lsl #12
  404c0c:	b.ne	404c2c <ferror@plt+0x395c>  // b.any
  404c10:	cmp	w4, #0x0
  404c14:	mov	x3, #0x7fe                 	// #2046
  404c18:	csetm	x1, ne  // ne = any
  404c1c:	csel	x2, x2, x3, eq  // eq = none
  404c20:	mov	w3, #0x14                  	// #20
  404c24:	orr	w0, w0, w3
  404c28:	b	404bbc <ferror@plt+0x38ec>
  404c2c:	cmp	x1, #0x800, lsl #12
  404c30:	b.ne	404c48 <ferror@plt+0x3978>  // b.any
  404c34:	cmp	w4, #0x0
  404c38:	mov	x3, #0x7fe                 	// #2046
  404c3c:	csetm	x1, eq  // eq = none
  404c40:	csel	x2, x2, x3, ne  // ne = any
  404c44:	b	404c20 <ferror@plt+0x3950>
  404c48:	mov	x1, #0xffffffffffffffff    	// #-1
  404c4c:	mov	x2, #0x7fe                 	// #2046
  404c50:	b	404c20 <ferror@plt+0x3950>
  404c54:	tbz	w0, #0, 404c64 <ferror@plt+0x3994>
  404c58:	movi	v1.2s, #0x0
  404c5c:	fdiv	s0, s1, s1
  404c60:	mrs	x1, fpsr
  404c64:	tbz	w0, #1, 404c78 <ferror@plt+0x39a8>
  404c68:	fmov	s1, #1.000000000000000000e+00
  404c6c:	movi	v2.2s, #0x0
  404c70:	fdiv	s0, s1, s2
  404c74:	mrs	x1, fpsr
  404c78:	tbz	w0, #2, 404c98 <ferror@plt+0x39c8>
  404c7c:	mov	w1, #0x7f7fffff            	// #2139095039
  404c80:	fmov	s1, w1
  404c84:	mov	w1, #0xc5ae                	// #50606
  404c88:	movk	w1, #0x749d, lsl #16
  404c8c:	fmov	s2, w1
  404c90:	fadd	s0, s1, s2
  404c94:	mrs	x1, fpsr
  404c98:	tbz	w0, #3, 404ca8 <ferror@plt+0x39d8>
  404c9c:	movi	v1.2s, #0x80, lsl #16
  404ca0:	fmul	s0, s1, s1
  404ca4:	mrs	x1, fpsr
  404ca8:	tbz	w0, #4, 404cc0 <ferror@plt+0x39f0>
  404cac:	mov	w0, #0x7f7fffff            	// #2139095039
  404cb0:	fmov	s2, #1.000000000000000000e+00
  404cb4:	fmov	s1, w0
  404cb8:	fsub	s0, s1, s2
  404cbc:	mrs	x0, fpsr
  404cc0:	ret
  404cc4:	nop
  404cc8:	stp	x29, x30, [sp, #-64]!
  404ccc:	mov	x29, sp
  404cd0:	stp	x19, x20, [sp, #16]
  404cd4:	adrp	x20, 415000 <ferror@plt+0x13d30>
  404cd8:	add	x20, x20, #0xdd0
  404cdc:	stp	x21, x22, [sp, #32]
  404ce0:	adrp	x21, 415000 <ferror@plt+0x13d30>
  404ce4:	add	x21, x21, #0xdc8
  404ce8:	sub	x20, x20, x21
  404cec:	mov	w22, w0
  404cf0:	stp	x23, x24, [sp, #48]
  404cf4:	mov	x23, x1
  404cf8:	mov	x24, x2
  404cfc:	bl	4010f0 <_exit@plt-0x40>
  404d00:	cmp	xzr, x20, asr #3
  404d04:	b.eq	404d30 <ferror@plt+0x3a60>  // b.none
  404d08:	asr	x20, x20, #3
  404d0c:	mov	x19, #0x0                   	// #0
  404d10:	ldr	x3, [x21, x19, lsl #3]
  404d14:	mov	x2, x24
  404d18:	add	x19, x19, #0x1
  404d1c:	mov	x1, x23
  404d20:	mov	w0, w22
  404d24:	blr	x3
  404d28:	cmp	x20, x19
  404d2c:	b.ne	404d10 <ferror@plt+0x3a40>  // b.any
  404d30:	ldp	x19, x20, [sp, #16]
  404d34:	ldp	x21, x22, [sp, #32]
  404d38:	ldp	x23, x24, [sp, #48]
  404d3c:	ldp	x29, x30, [sp], #64
  404d40:	ret
  404d44:	nop
  404d48:	ret
  404d4c:	nop
  404d50:	adrp	x2, 416000 <ferror@plt+0x14d30>
  404d54:	mov	x1, #0x0                   	// #0
  404d58:	ldr	x2, [x2, #224]
  404d5c:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404d60 <.fini>:
  404d60:	stp	x29, x30, [sp, #-16]!
  404d64:	mov	x29, sp
  404d68:	ldp	x29, x30, [sp], #16
  404d6c:	ret
