Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/nocomponent/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/nocomponent/Tri_level_Sync_Generator.vhd.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f74m> is never used.
WARNING:Xst:647 - Input <f148m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:647 - Input <gpbus<7>> is never used.
WARNING:Xst:647 - Input <gpbus<6>> is never used.
WARNING:Xst:647 - Input <gpbus<5>> is never used.
WARNING:Xst:647 - Input <gpbus<4>> is never used.
WARNING:Xst:647 - Input <gpbus<3>> is never used.
WARNING:Xst:647 - Input <gpbus<2>> is never used.
WARNING:Xst:647 - Input <gpbus<1>> is never used.
WARNING:Xst:647 - Input <gpbus<0>> is never used.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <sync_in> is never used.
WARNING:Xst:649 - Inout <sync> is never used.
WARNING:Xst:649 - Inout <sync_t> is never used.
WARNING:Xst:647 - Input <bcb_l<3>> is never used.
WARNING:Xst:647 - Input <bcb_l<2>> is never used.
WARNING:Xst:647 - Input <bcb_l<1>> is never used.
WARNING:Xst:647 - Input <bcb_l<0>> is never used.
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...

Optimizing unit <tri_level_sync_generator> ...
=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 28
# I/Os                             : 27

=========================================================================
CPU : 0.61 / 0.66 s | Elapsed : 0.00 / 0.00 s
 
--> 
