{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version " "Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:07:16 2004 " "Info: Processing started: Tue Apr 13 16:07:16 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off dip_leds_test -c dip_leds_test " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off dip_leds_test -c dip_leds_test" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dip_leds_test-beh " "Info: Found design unit 1: dip_leds_test-beh" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "dip_leds_test-beh" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 32 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dip_leds_test " "Info: Found entity 1: dip_leds_test" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "dip_leds_test" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 22 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "0 " "Info: Inferred 0 megafunctions from design logic" {  } {  } 0 }
{  "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nfault_led VCC " "Warning: Pin nfault_led stuck at VCC" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 26 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "5 " "Info: Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:07:17 2004 " "Info: Processing ended: Tue Apr 13 16:07:17 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.map.rpt " "Info: Writing report file dip_leds_test.map.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version " "Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:07:18 2004 " "Info: Processing started: Tue Apr 13 16:07:18 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "dip_leds_test EP1S30F780C5 " "Info: Selected device EP1S30F780C5 for design dip_leds_test" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. " { { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C5 " "Info: Device EP1S10F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C5ES " "Info: Device EP1S10F780C5ES is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S20F780C5 " "Info: Device EP1S20F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S25F780C5 " "Info: Device EP1S25F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE " "Info: Device EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S40F780C5 " "Info: Device EP1S40F780C5 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE " "Info: Device EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible" {  } {  } 2}  } {  } 2 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 }
{  "Info" "ITAN_NO_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: No timing requirements specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_REG_LOCATION_PROCESSING" "" "Info: Packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_REG_LOCATION_PROCESSING" "" "Info: Finished packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "I/O Pin Placement Operation " "Info: Completed I/O Pin Placement Operation" {  } {  } 0 }
{  "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:08:35 2004 " "Info: Processing ended: Tue Apr 13 16:08:35 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.fit.rpt " "Info: Writing report file dip_leds_test.fit.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version " "Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:08:37 2004 " "Info: Processing started: Tue Apr 13 16:08:37 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:08:44 2004 " "Info: Processing ended: Tue Apr 13 16:08:44 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.asm.rpt " "Info: Writing report file dip_leds_test.asm.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version " "Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:08:45 2004 " "Info: Processing started: Tue Apr 13 16:08:45 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test --timing_analysis_only" {  } {  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip3 status_led 7.862 ns Longest " "Info: Longest tpd from source pin dip3 to destination pin status_led is 7.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.927 ns) 0.927 ns dip3 1 PIN Pin_A8 " "Info: 1: + IC(0.000 ns) + CELL(0.927 ns) = 0.927 ns; Loc. = Pin_A8; PIN Node = 'dip3'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "" { dip3 } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.316 ns) + CELL(2.619 ns) 7.862 ns status_led 2 PIN Pin_AC24 " "Info: 2: + IC(4.316 ns) + CELL(2.619 ns) = 7.862 ns; Loc. = Pin_AC24; PIN Node = 'status_led'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "6.935 ns" { dip3 status_led } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns " "Info: Total cell delay = 3.546 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns " "Info: Total interconnect delay = 4.316 ns" {  } {  } 0}  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "7.862 ns" { dip3 dip3~out0 status_led } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip4 pow_ok_led 7.756 ns Shortest " "Info: Shortest tpd from source pin dip4 to destination pin pow_ok_led is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.927 ns) 0.927 ns dip4 1 PIN Pin_A9 " "Info: 1: + IC(0.000 ns) + CELL(0.927 ns) = 0.927 ns; Loc. = Pin_A9; PIN Node = 'dip4'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "" { dip4 } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(2.619 ns) 7.756 ns pow_ok_led 2 PIN Pin_AC23 " "Info: 2: + IC(4.210 ns) + CELL(2.619 ns) = 7.756 ns; Loc. = Pin_AC23; PIN Node = 'pow_ok_led'" {  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "6.829 ns" { dip4 pow_ok_led } "NODE_NAME" } } } { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\source\\rtl\\dip_leds_test.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns " "Info: Total cell delay = 3.546 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns " "Info: Total interconnect delay = 4.210 ns" {  } {  } 0}  } { { "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "C:\\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "7.756 ns" { dip4 dip4~out0 pow_ok_led } "NODE_NAME" } } }  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:08:46 2004 " "Info: Processing ended: Tue Apr 13 16:08:46 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.tan.rpt " "Info: Writing report file dip_leds_test.tan.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version " "Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:08:47 2004 " "Info: Processing started: Tue Apr 13 16:08:47 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "dip_leds_test.vho dip_leds_test_vhd.sdo \\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\simulation\\modelsim\\ simulation " "Info: Generated files dip_leds_test.vho and dip_leds_test_vhd.sdo in directory \\scuba2_repository\\cards\\clk_card\\dip_leds_test\\synth\\simulation\\modelsim\\ for EDA simulation tool" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:08:48 2004 " "Info: Processing ended: Tue Apr 13 16:08:48 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.eda.rpt " "Info: Writing report file dip_leds_test.eda.rpt" {  } {  } 0 }
