0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/CPU/CPU.sim/sim_1/synth/timing/xsim/Test_time_synth.v,1702331412,verilog,,D:/Verilog Projects/CPU/CPU.srcs/sim_1/new/Test.v,,ACC;Control;DFF;DFF_0;DFF_1;DFF_10;DFF_11;DFF_12;DFF_2;DFF_3;DFF_4;DFF_5;DFF_6;DFF_7;DFF_8;DFF_9;DR;MDR;Stat_Reg;Unit;glbl,,,,,,,,
D:/Verilog Projects/CPU/CPU.srcs/sim_1/new/Test.v,1702096851,verilog,,,,Test,,,,,,,,
