//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0
// _ZZ87Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0E19total_shared_memory has been demoted

.visible .entry Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0(
	.param .u64 Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_0,
	.param .u64 Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_1,
	.param .u64 Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_2,
	.param .u64 Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_3,
	.param .u64 Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<28>;
	.reg .b32 	%r<66>;
	.reg .b64 	%rd<21>;
	// demoted variable
	.shared .align 1 .b8 _ZZ87Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0E19total_shared_memory[64];

	ld.param.u64 	%rd1, [Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0_param_4];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 49152;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_2:
	setp.gt.s32	%p2, %r2, 15;
	@%p2 bra 	BB0_4;

	shl.b32 	%r38, %r1, 4;
	add.s32 	%r39, %r38, %r2;
	cvta.to.global.u64 	%rd12, %rd2;
	mul.wide.s32 	%rd13, %r39, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f1, [%rd14];
	shl.b32 	%r40, %r2, 2;
	mov.u32 	%r41, _ZZ87Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0E19total_shared_memory;
	add.s32 	%r42, %r41, %r40;
	st.shared.f32 	[%r42], %f1;

BB0_4:
	bar.sync 	0;
	mul.hi.s32 	%r43, %r1, 715827883;
	shr.u32 	%r44, %r43, 31;
	shr.u32 	%r45, %r43, 13;
	add.s32 	%r46, %r45, %r44;
	mul.lo.s32 	%r47, %r46, 49152;
	sub.s32 	%r48, %r1, %r47;
	shl.b32 	%r49, %r48, 13;
	shl.b32 	%r50, %r2, 2;
	shl.b32 	%r51, %r1, 13;
	add.s32 	%r52, %r50, %r51;
	shr.s32 	%r53, %r2, 31;
	shr.u32 	%r54, %r53, 22;
	add.s32 	%r55, %r2, %r54;
	and.b32  	%r56, %r55, 1073740800;
	sub.s32 	%r57, %r2, %r56;
	shl.b32 	%r58, %r57, 2;
	cvta.to.global.u64 	%rd15, %rd1;
	mul.wide.s32 	%rd16, %r52, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.v4.f32 	{%f10, %f11, %f12, %f13}, [%rd17];
	shr.u32 	%r59, %r53, 25;
	add.s32 	%r60, %r2, %r59;
	shr.s32 	%r61, %r60, 7;
	shl.b32 	%r62, %r61, 2;
	mov.u32 	%r63, _ZZ87Fused_RealDiv_Cast_split_Reshape_Transpose_fusion_parallel_15192534142355373483_kernel0E19total_shared_memory;
	add.s32 	%r64, %r63, %r62;
	ld.shared.f32 	%f18, [%r64];
	div.rn.f32 	%f2, %f10, %f18;
	div.rn.f32 	%f3, %f11, %f18;
	div.rn.f32 	%f4, %f12, %f18;
	div.rn.f32 	%f5, %f13, %f18;
	add.s32 	%r65, %r49, %r58;
	cvta.to.global.u64 	%rd18, %rd4;
	mul.wide.s32 	%rd19, %r65, 2;
	add.s64 	%rd20, %rd18, %rd19;
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f5;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f4;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f3;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f2;}

	// inline asm
	st.global.v4.u16 	[%rd20], {%rs2, %rs3, %rs4, %rs5};
	ld.global.nc.v4.f32 	{%f19, %f20, %f21, %f22}, [%rd17+16384];
	ld.shared.f32 	%f27, [%r64+32];
	div.rn.f32 	%f6, %f19, %f27;
	div.rn.f32 	%f7, %f20, %f27;
	div.rn.f32 	%f8, %f21, %f27;
	div.rn.f32 	%f9, %f22, %f27;
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f9;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f8;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f7;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f6;}

	// inline asm
	st.global.v4.u16 	[%rd20+8192], {%rs6, %rs7, %rs8, %rs9};
	bar.sync 	0;
	bra.uni 	BB0_5;

BB0_1:
	cvta.to.global.u64 	%rd6, %rd3;
	add.s32 	%r3, %r1, -49152;
	shr.s32 	%r4, %r3, 31;
	shr.u32 	%r5, %r4, 24;
	add.s32 	%r6, %r3, %r5;
	shl.b32 	%r7, %r6, 10;
	and.b32  	%r8, %r7, -262144;
	shr.s32 	%r9, %r1, 31;
	shr.u32 	%r10, %r9, 24;
	add.s32 	%r11, %r1, %r10;
	and.b32  	%r12, %r11, -256;
	sub.s32 	%r13, %r1, %r12;
	shl.b32 	%r14, %r13, 10;
	add.s32 	%r15, %r8, %r2;
	add.s32 	%r16, %r15, %r14;
	shr.u32 	%r17, %r9, 28;
	add.s32 	%r18, %r1, %r17;
	and.b32  	%r19, %r18, 262128;
	sub.s32 	%r20, %r1, %r19;
	shl.b32 	%r21, %r20, 14;
	add.s32 	%r22, %r21, %r8;
	shr.s32 	%r23, %r2, 31;
	shr.u32 	%r24, %r23, 27;
	add.s32 	%r25, %r2, %r24;
	shl.b32 	%r26, %r25, 4;
	and.b32  	%r27, %r26, -512;
	add.s32 	%r28, %r22, %r27;
	shr.s32 	%r29, %r13, 31;
	shr.u32 	%r30, %r29, 28;
	add.s32 	%r31, %r13, %r30;
	shl.b32 	%r32, %r31, 1;
	and.b32  	%r33, %r32, -32;
	add.s32 	%r34, %r28, %r33;
	and.b32  	%r35, %r25, -32;
	sub.s32 	%r36, %r2, %r35;
	add.s32 	%r37, %r34, %r36;
	mul.wide.s32 	%rd7, %r37, 2;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.u16 	%rs1, [%rd8];
	cvta.to.global.u64 	%rd9, %rd5;
	mul.wide.s32 	%rd10, %r16, 2;
	add.s64 	%rd11, %rd9, %rd10;
	st.global.u16 	[%rd11], %rs1;

BB0_5:
	ret;
}


