# RISC-V_SOC_TAPEOUT_WEEK_0
SoC Tape out Program VSD

# ğŸ–¥ï¸ SoC Design Progress

This repository documents my **Week 0 tasks and learnings** as I progress through the SoC design program, from RTL all the way to GDSII, using open-source EDA tools. 

---

## ğŸ“Œ Week 0 â€” Setup & Tools

| Task   | Description | Status |
|--------|-------------|--------|
| [Task 0](#) | âš™ï¸ Installed **Icarus Verilog, Yosys, and GTKWave** | âœ… Done |

---

### ğŸ”‘ Key Takeaways  

- **SoC Design Flow** â€“ Learned the complete journey from **system specifications (C model)** â†’ **RTL design (Verilog)** â†’ **synthesis to gate-level netlists, macros, and analog IPs** â†’ **SoC integration** â†’ **RTL2GDS flow** leading to the final **GDSII** for fabrication.  
- **End-to-End Understanding** â€“ Understood how an SoC goes from abstract models to a fabricated chip, ultimately powering real-world products like **smartwatches, Arduino boards, TV panels, and AC controllers**.  

---

### âœ… WEEK 0 ACTIVITIES

- Successfully installed all required open-source tools.
- Working environment set up for simulation and synthesis.
- System is now ready for further design flow experiments.

---

### ğŸ™ Acknowledgment

I express my sincere gratitude to **Kunal Ghosh** and the **VLSI System Design (VSD) Team** for providing me the opportunity to be part of the ongoing **RISC-V SoC Tapeout Program**.  

I would also like to acknowledge the support and contributions of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and **Efabless**, whose efforts have made this initiative possible.


