{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1624869439846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624869439875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624869439879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 14:07:18 2021 " "Processing started: Mon Jun 28 14:07:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624869439879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869439879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_matrix -c Processor_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_matrix -c Processor_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869439881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624869444028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624869444028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Full_System_Copy.v(31) " "Verilog HDL warning at Full_System_Copy.v(31): extended using \"x\" or \"z\"" {  } { { "Full_System_Copy.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_system_copy.v 1 1 " "Found 1 design units, including 1 entities, in source file full_system_copy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_System_Copy " "Found entity 1: Full_System_Copy" {  } { { "Full_System_Copy.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485279 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Full_System.v(18) " "Verilog HDL warning at Full_System.v(18): extended using \"x\" or \"z\"" {  } { { "Full_System.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_system.v 1 1 " "Found 1 design units, including 1 entities, in source file full_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_System " "Found entity 1: Full_System" {  } { { "Full_System.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(169) " "Verilog HDL warning at Control_Unit.v(169): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485384 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(170) " "Verilog HDL warning at Control_Unit.v(170): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(171) " "Verilog HDL warning at Control_Unit.v(171): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(173) " "Verilog HDL warning at Control_Unit.v(173): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(185) " "Verilog HDL warning at Control_Unit.v(185): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(186) " "Verilog HDL warning at Control_Unit.v(186): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(187) " "Verilog HDL warning at Control_Unit.v(187): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(189) " "Verilog HDL warning at Control_Unit.v(189): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(200) " "Verilog HDL warning at Control_Unit.v(200): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(201) " "Verilog HDL warning at Control_Unit.v(201): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(202) " "Verilog HDL warning at Control_Unit.v(202): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(204) " "Verilog HDL warning at Control_Unit.v(204): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD Add Control_Unit.v(54) " "Verilog HDL Declaration information at Control_Unit.v(54): object \"ADD\" differs only in case from object \"Add\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624869485400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUB Sub Control_Unit.v(55) " "Verilog HDL Declaration information at Control_Unit.v(55): object \"SUB\" differs only in case from object \"Sub\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624869485400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MUL Mul Control_Unit.v(53) " "Verilog HDL Declaration information at Control_Unit.v(53): object \"MUL\" differs only in case from object \"Mul\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624869485400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE Idle Control_Unit.v(87) " "Verilog HDL Declaration information at Control_Unit.v(87): object \"IDLE\" differs only in case from object \"Idle\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624869485400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Control_Unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485408 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(15) " "Verilog HDL warning at IR.v(15): extended using \"x\" or \"z\"" {  } { { "IR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/IR.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/IR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file data_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_bus " "Found entity 1: Data_bus" {  } { { "Data_bus.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Data_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.v 1 1 " "Found 1 design units, including 1 entities, in source file dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "DR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/DR.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.v 1 1 " "Found 1 design units, including 1 entities, in source file ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/AR.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(24) " "Verilog HDL warning at ALU.v(24): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(31) " "Verilog HDL warning at ALU.v(31): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624869485871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryq.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryQ " "Found entity 1: MemoryQ" {  } { { "MemoryQ.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869485954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869485954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ins_Memory " "Found entity 1: Ins_Memory" {  } { { "Ins_Memory.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869486032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869486032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_System_Copy " "Elaborating entity \"Full_System_Copy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624869486605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryQ MemoryQ:MemoryQ_inst " "Elaborating entity \"MemoryQ\" for hierarchy \"MemoryQ:MemoryQ_inst\"" {  } { { "Full_System_Copy.v" "MemoryQ_inst" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869486790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoryQ.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869487309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoryQ.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869487362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memory_Init.mif " "Parameter \"init_file\" = \"Memory_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PADM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PADM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869487364 ""}  } { { "MemoryQ.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/MemoryQ.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624869487364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6pm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6pm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6pm1 " "Found entity 1: altsyncram_6pm1" {  } { { "db/altsyncram_6pm1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869487666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869487666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6pm1 MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated " "Elaborating entity \"altsyncram_6pm1\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869487672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d2 " "Found entity 1: altsyncram_e3d2" {  } { { "db/altsyncram_e3d2.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_e3d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869488172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869488172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3d2 MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|altsyncram_e3d2:altsyncram1 " "Elaborating entity \"altsyncram_e3d2\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|altsyncram_e3d2:altsyncram1\"" {  } { { "db/altsyncram_6pm1.tdf" "altsyncram1" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869488182 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4076 4096 0 3 3 " "4076 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 199 " "Addresses ranging from 6 to 199 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624869488226 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "208 899 " "Addresses ranging from 208 to 899 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624869488226 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "906 4095 " "Addresses ranging from 906 to 4095 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624869488226 ""}  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Memory_Init.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1624869488226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6pm1.tdf" "mgl_prim2" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869491247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6pm1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869491305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1346454605 " "Parameter \"NODE_NAME\" = \"1346454605\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869491306 ""}  } { { "db/altsyncram_6pm1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_6pm1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624869491306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869491795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869492217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MemoryQ:MemoryQ_inst\|altsyncram:altsyncram_component\|altsyncram_6pm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869492956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ins_Memory Ins_Memory:Ins_Memory_inst " "Elaborating entity \"Ins_Memory\" for hierarchy \"Ins_Memory:Ins_Memory_inst\"" {  } { { "Full_System_Copy.v" "Ins_Memory_inst" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869493273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\"" {  } { { "Ins_Memory.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869493446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\"" {  } { { "Ins_Memory.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869493491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ins_Memory_Init.mif " "Parameter \"init_file\" = \"Ins_Memory_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PAIM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PAIM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869493491 ""}  } { { "Ins_Memory.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624869493491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869493788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869493788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869493800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lad2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lad2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lad2 " "Found entity 1: altsyncram_lad2" {  } { { "db/altsyncram_lad2.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_lad2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624869494068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869494068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lad2 Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|altsyncram_lad2:altsyncram1 " "Elaborating entity \"altsyncram_lad2\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|altsyncram_lad2:altsyncram1\"" {  } { { "db/altsyncram_j3n1.tdf" "altsyncram1" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869494074 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "165 256 0 1 1 " "165 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "91 255 " "Addresses ranging from 91 to 255 are not initialized" {  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1624869494086 ""}  } { { "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Ins_Memory_Init.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1624869494086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j3n1.tdf" "mgl_prim2" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869494287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869494367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Ins_Memory:Ins_Memory_inst\|altsyncram:altsyncram_component\|altsyncram_j3n1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1346455885 " "Parameter \"NODE_NAME\" = \"1346455885\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624869494368 ""}  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/db/altsyncram_j3n1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624869494368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RF_unit " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RF_unit\"" {  } { { "Full_System_Copy.v" "RF_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869494474 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "1024 10 0 0 reg_set Register_File.v(67) " "Verilog HDL error at Register_File.v(67): index 1024 cannot fall outside the declared range \[10:0\] for dimension 0 of array \"reg_set\"" {  } { { "Register_File.v" "" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Register_File.v" 67 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869494482 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Register_File:RF_unit " "Can't elaborate user hierarchy \"Register_File:RF_unit\"" {  } { { "Full_System_Copy.v" "RF_unit" { Text "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/Full_System_Copy.v" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624869494487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/output_files/Processor_matrix.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Semester 6B/Jayathu/sathira_processor/output_files/Processor_matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869494821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624869496142 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 28 14:08:16 2021 " "Processing ended: Mon Jun 28 14:08:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624869496142 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624869496142 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624869496142 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624869496142 ""}
