#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000279bc30 .scope module, "tb_CALC1" "tb_CALC1" 2 1;
 .timescale 0 0;
v000000000281ac70_0 .net "Instrucao", 31 0, L_0000000002790ef0;  1 drivers
v000000000281ab30_0 .var "clk", 0 0;
v000000000281b210_0 .net "rAcc", 31 0, L_0000000002790e10;  1 drivers
v000000000281d040_0 .net "regA", 31 0, L_0000000002790cc0;  1 drivers
v000000000281c3c0_0 .net "regB", 31 0, L_0000000002790be0;  1 drivers
S_000000000279bdc0 .scope module, "instCalc" "CALC1" 2 6, 3 1 0, S_000000000279bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /OUTPUT 32 "RegA";
    .port_info 2 /OUTPUT 32 "RegB";
    .port_info 3 /OUTPUT 32 "RAcc";
    .port_info 4 /OUTPUT 32 "InstrAtual";
L_0000000002790ef0 .functor BUFZ 32, v000000000281bc10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000281aef0_0 .var "Acc", 1 0;
v000000000281ae50_0 .net "Clear", 0 0, v00000000027bcf10_0;  1 drivers
v000000000281a950_0 .net "Clk", 0 0, v000000000281ab30_0;  1 drivers
v000000000281a090_0 .net "DadosA", 31 0, v00000000027bd2d0_0;  1 drivers
v000000000281b3f0_0 .net "DadosB", 31 0, v00000000027bcab0_0;  1 drivers
v000000000281abd0_0 .var "DadosEscrita", 31 0;
v000000000281af90_0 .var "Dest", 1 0;
v000000000281b0d0_0 .var "DestEscrita", 1 0;
v000000000281a630_0 .var "FonteA", 1 0;
v000000000281bdf0_0 .net "FonteEscrita", 0 0, v00000000027bd050_0;  1 drivers
v000000000281a1d0_0 .net "InstrAtual", 31 0, L_0000000002790ef0;  alias, 1 drivers
v000000000281b490_0 .net "MemData", 31 0, v000000000281bb70_0;  1 drivers
v000000000281b5d0_0 .net "MemEn", 0 0, v00000000027bcbf0_0;  1 drivers
v000000000281a270_0 .net "MemOp", 0 0, v000000000281b350_0;  1 drivers
v000000000281b8f0_0 .net "MemtoReg", 0 0, v000000000281bad0_0;  1 drivers
v000000000281ba30_0 .var "PC", 31 0;
v000000000281b7b0_0 .var "PCP", 31 0;
v000000000281a450_0 .net "RAcc", 31 0, L_0000000002790e10;  alias, 1 drivers
v000000000281a6d0_0 .net "RegA", 31 0, L_0000000002790cc0;  alias, 1 drivers
v000000000281a4f0_0 .net "RegB", 31 0, L_0000000002790be0;  alias, 1 drivers
v000000000281a590_0 .net "RegEsc", 0 0, v000000000281be90_0;  1 drivers
v000000000281a770_0 .net "ResultALU", 31 0, v00000000027bc8d0_0;  1 drivers
v000000000281b850_0 .net "Stop", 0 0, v000000000281b2b0_0;  1 drivers
v000000000281a810_0 .net "imediato", 31 0, L_000000000281cd20;  1 drivers
v000000000281b990_0 .net "instrucao", 31 0, v000000000281bc10_0;  1 drivers
v000000000281a9f0_0 .net "opALU", 3 0, v00000000027bce70_0;  1 drivers
E_00000000027b8bc0/0 .event edge, v000000000281bc10_0, v000000000281a3b0_0, v00000000027bd050_0, v000000000281aef0_0;
E_00000000027b8bc0/1 .event edge, v000000000281af90_0, v000000000281bad0_0, v00000000027bc8d0_0, v000000000281bb70_0;
E_00000000027b8bc0 .event/or E_00000000027b8bc0/0, E_00000000027b8bc0/1;
L_000000000281dea0 .part v000000000281bc10_0, 29, 3;
L_000000000281cf00 .part v000000000281bc10_0, 0, 25;
S_000000000279e610 .scope module, "insRegisterFile" "RegisterFile" 3 30, 4 1 0, S_000000000279bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "RegEsc";
    .port_info 1 /INPUT 2 "Fonte1";
    .port_info 2 /INPUT 2 "Fonte2";
    .port_info 3 /INPUT 1 "Esc";
    .port_info 4 /INPUT 1 "Clk";
    .port_info 5 /INPUT 32 "Dado";
    .port_info 6 /OUTPUT 32 "Dado1";
    .port_info 7 /OUTPUT 32 "Dado2";
    .port_info 8 /OUTPUT 32 "RA";
    .port_info 9 /OUTPUT 32 "RB";
    .port_info 10 /OUTPUT 32 "RACC";
L_0000000002790cc0 .functor BUFZ 32, v00000000027bd5f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002790be0 .functor BUFZ 32, v00000000027bcb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002790e10 .functor BUFZ 32, v00000000027bd730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000027bd730_0 .var "Acc", 31 0;
v00000000027bd690_0 .net "Clk", 0 0, v000000000281ab30_0;  alias, 1 drivers
v00000000027bcd30_0 .net "Dado", 31 0, v000000000281abd0_0;  1 drivers
v00000000027bd2d0_0 .var "Dado1", 31 0;
v00000000027bcab0_0 .var "Dado2", 31 0;
v00000000027bcdd0_0 .net "Esc", 0 0, v000000000281be90_0;  alias, 1 drivers
v00000000027bcfb0_0 .net "Fonte1", 1 0, v000000000281a630_0;  1 drivers
v00000000027bd410_0 .net "Fonte2", 1 0, v000000000281a630_0;  alias, 1 drivers
v00000000027bc970_0 .net "RA", 31 0, L_0000000002790cc0;  alias, 1 drivers
v00000000027bd4b0_0 .net "RACC", 31 0, L_0000000002790e10;  alias, 1 drivers
v00000000027bd550_0 .net "RB", 31 0, L_0000000002790be0;  alias, 1 drivers
v00000000027bd5f0_0 .var "RegA", 31 0;
v00000000027bcb50_0 .var "RegB", 31 0;
v00000000027bd190_0 .net "RegEsc", 1 0, v000000000281b0d0_0;  1 drivers
E_00000000027b8340 .event posedge, v00000000027bd690_0;
E_00000000027b8b40 .event negedge, v00000000027bd690_0;
S_000000000279e7a0 .scope module, "instALU" "ALU" 3 22, 5 1 0, S_000000000279bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "output1";
v00000000027bd370_0 .net "input1", 31 0, v00000000027bd2d0_0;  alias, 1 drivers
v00000000027bc830_0 .net "input2", 31 0, L_000000000281cd20;  alias, 1 drivers
v00000000027bcc90_0 .net "op", 3 0, v00000000027bce70_0;  alias, 1 drivers
v00000000027bc8d0_0 .var "output1", 31 0;
E_00000000027b9680 .event edge, v00000000027bcc90_0, v00000000027bd2d0_0, v00000000027bc830_0;
S_00000000027a5a00 .scope module, "instControle" "Controle" 3 58, 6 1 0, S_000000000279bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OpCode";
    .port_info 1 /OUTPUT 1 "MemtoReg";
    .port_info 2 /OUTPUT 1 "MemEn";
    .port_info 3 /OUTPUT 1 "MemOp";
    .port_info 4 /OUTPUT 1 "FonteEscrita";
    .port_info 5 /OUTPUT 1 "RegEsc";
    .port_info 6 /OUTPUT 1 "Stop";
    .port_info 7 /OUTPUT 1 "Clear";
    .port_info 8 /OUTPUT 4 "ALUCode";
v00000000027bce70_0 .var "ALUCode", 3 0;
v00000000027bcf10_0 .var "Clear", 0 0;
v00000000027bd050_0 .var "FonteEscrita", 0 0;
v00000000027bcbf0_0 .var "MemEn", 0 0;
v000000000281b350_0 .var "MemOp", 0 0;
v000000000281bad0_0 .var "MemtoReg", 0 0;
v000000000281b170_0 .net "OpCode", 2 0, L_000000000281dea0;  1 drivers
v000000000281be90_0 .var "RegEsc", 0 0;
v000000000281b2b0_0 .var "Stop", 0 0;
E_00000000027b9580 .event edge, v000000000281b170_0;
S_00000000027a5b90 .scope module, "instMem" "Mem" 3 45, 7 1 0, S_000000000279bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadPC";
    .port_info 1 /INPUT 32 "RWAddr";
    .port_info 2 /INPUT 32 "Value";
    .port_info 3 /INPUT 1 "OP2En";
    .port_info 4 /INPUT 1 "OP2RW";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "Clear";
    .port_info 7 /OUTPUT 32 "Instr";
    .port_info 8 /OUTPUT 32 "Data";
v000000000281adb0_0 .net "Clear", 0 0, v00000000027bcf10_0;  alias, 1 drivers
v000000000281aa90_0 .net "Clk", 0 0, v000000000281ab30_0;  alias, 1 drivers
v000000000281bb70_0 .var "Data", 31 0;
v000000000281bc10_0 .var "Instr", 31 0;
v000000000281ad10_0 .net "OP2En", 0 0, v00000000027bcbf0_0;  alias, 1 drivers
v000000000281a130_0 .net "OP2RW", 0 0, v000000000281b350_0;  alias, 1 drivers
v000000000281a310_0 .net "RWAddr", 31 0, L_000000000281cd20;  alias, 1 drivers
v000000000281a3b0_0 .net "ReadPC", 31 0, v000000000281ba30_0;  1 drivers
v000000000281b530_0 .net "Value", 31 0, v00000000027bcab0_0;  alias, 1 drivers
v000000000281bcb0_0 .net *"_s4", 0 0, L_000000000281ce60;  1 drivers
v000000000281b030 .array "memory", 0 1023, 31 0;
E_00000000027b9780 .event posedge, L_000000000281ce60;
L_000000000281ce60 .reduce/nor v000000000281ab30_0;
S_00000000001fdee0 .scope module, "instSignExtend" "signExtend" 3 71, 8 1 0, S_000000000279bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "entrada";
    .port_info 1 /OUTPUT 32 "saida";
v000000000281bf30_0 .net *"_s1", 0 0, L_000000000281d680;  1 drivers
v000000000281b670_0 .net *"_s2", 6 0, L_000000000281df40;  1 drivers
v000000000281bd50_0 .net "entrada", 24 0, L_000000000281cf00;  1 drivers
v000000000281b710_0 .net "saida", 31 0, L_000000000281cd20;  alias, 1 drivers
L_000000000281d680 .part L_000000000281cf00, 24, 1;
LS_000000000281df40_0_0 .concat [ 1 1 1 1], L_000000000281d680, L_000000000281d680, L_000000000281d680, L_000000000281d680;
LS_000000000281df40_0_4 .concat [ 1 1 1 0], L_000000000281d680, L_000000000281d680, L_000000000281d680;
L_000000000281df40 .concat [ 4 3 0 0], LS_000000000281df40_0_0, LS_000000000281df40_0_4;
L_000000000281cd20 .concat [ 25 7 0 0], L_000000000281cf00, L_000000000281df40;
    .scope S_000000000279e7a0;
T_0 ;
    %wait E_00000000027b9680;
    %load/vec4 v00000000027bcc90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v00000000027bd370_0;
    %store/vec4 v00000000027bc8d0_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v00000000027bd370_0;
    %load/vec4 v00000000027bc830_0;
    %add;
    %store/vec4 v00000000027bc8d0_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000000027bd370_0;
    %load/vec4 v00000000027bc830_0;
    %sub;
    %store/vec4 v00000000027bc8d0_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000000027bd370_0;
    %load/vec4 v00000000027bc830_0;
    %mul;
    %store/vec4 v00000000027bc8d0_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000000027bd370_0;
    %load/vec4 v00000000027bc830_0;
    %div;
    %store/vec4 v00000000027bc8d0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000279e610;
T_1 ;
    %wait E_00000000027b8b40;
    %load/vec4 v00000000027bcdd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000027bd190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v00000000027bcd30_0;
    %store/vec4 v00000000027bd730_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000000027bcd30_0;
    %store/vec4 v00000000027bd5f0_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000000027bcd30_0;
    %store/vec4 v00000000027bcb50_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000279e610;
T_2 ;
    %wait E_00000000027b8340;
    %load/vec4 v00000000027bcfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027bd2d0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v00000000027bd5f0_0;
    %store/vec4 v00000000027bd2d0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v00000000027bcb50_0;
    %store/vec4 v00000000027bd2d0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000000027bd730_0;
    %store/vec4 v00000000027bd2d0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %load/vec4 v00000000027bd410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027bcab0_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v00000000027bd5f0_0;
    %store/vec4 v00000000027bcab0_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v00000000027bcb50_0;
    %store/vec4 v00000000027bcab0_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v00000000027bd730_0;
    %store/vec4 v00000000027bcab0_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027a5b90;
T_3 ;
    %vpi_call 7 13 "$readmemh", "memoria.txt", v000000000281b030 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000027a5b90;
T_4 ;
    %wait E_00000000027b8340;
    %ix/getv 4, v000000000281a310_0;
    %load/vec4a v000000000281b030, 4;
    %store/vec4 v000000000281bb70_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027a5b90;
T_5 ;
    %wait E_00000000027b9780;
    %ix/getv 4, v000000000281a3b0_0;
    %load/vec4a v000000000281b030, 4;
    %store/vec4 v000000000281bc10_0, 0, 32;
    %load/vec4 v000000000281adb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000281ad10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000281a130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000281b530_0;
    %ix/getv 4, v000000000281a310_0;
    %store/vec4a v000000000281b030, 4, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000281adb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v000000000281a310_0;
    %store/vec4a v000000000281b030, 4, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027a5a00;
T_6 ;
    %wait E_00000000027b9580;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000000000281b170_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bd050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281be90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000027bce70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000281b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bcf10_0, 0, 1;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000279bdc0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000281ba30_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000000000279bdc0;
T_8 ;
    %wait E_00000000027b8bc0;
    %load/vec4 v000000000281b990_0;
    %parti/s 2, 25, 6;
    %store/vec4 v000000000281af90_0, 0, 2;
    %load/vec4 v000000000281b990_0;
    %parti/s 2, 27, 6;
    %store/vec4 v000000000281a630_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000281aef0_0, 0, 2;
    %load/vec4 v000000000281ba30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000281b7b0_0, 0, 32;
    %load/vec4 v000000000281bdf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000281aef0_0;
    %store/vec4 v000000000281b0d0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000281af90_0;
    %store/vec4 v000000000281b0d0_0, 0, 2;
T_8.1 ;
    %load/vec4 v000000000281b8f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000000000281a770_0;
    %store/vec4 v000000000281abd0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000000000281b490_0;
    %store/vec4 v000000000281abd0_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000279bdc0;
T_9 ;
    %wait E_00000000027b8340;
    %load/vec4 v000000000281b850_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000281b7b0_0;
    %store/vec4 v000000000281ba30_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000279bc30;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000281ab30_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000279bc30;
T_11 ;
    %delay 10, 0;
    %load/vec4 v000000000281ab30_0;
    %nor/r;
    %store/vec4 v000000000281ab30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000279bc30;
T_12 ;
    %vpi_call 2 18 "$dumpfile", "saida.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %vpi_call 2 20 "$monitor", "No tempo %t, RegA = %h, RegB = %h, RAcc = %h, Instrucao = %h", $time, v000000000281d040_0, v000000000281c3c0_0, v000000000281b210_0, v000000000281ac70_0 {0 0 0};
    %delay 250, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_CALC1.v";
    "CALC1.v";
    "RegisterFile.v";
    "ALU.v";
    "Controle.v";
    "Mem.v";
    "signExtend.v";
