<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: SDL_ECC_memEntries</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SDL__ECC__memEntries.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SDL_ECC_memEntries<div class="ingroups"><a class="el" href="group__SDL__ECC__MODULE.html">APIs for SDL ECC</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac863567d15e6109262bc3cab87681978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac863567d15e6109262bc3cab87681978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa271025e10419235eea2872165637954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa271025e10419235eea2872165637954">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaa271025e10419235eea2872165637954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1847aff1e5dc5d887de40129d50bb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga1847aff1e5dc5d887de40129d50bb1f5">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1847aff1e5dc5d887de40129d50bb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b670e4e633fbb352ac2b3b3198368d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga45b670e4e633fbb352ac2b3b3198368d">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga45b670e4e633fbb352ac2b3b3198368d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac390fe90f3e95af42b8939ff5ebf0f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gac390fe90f3e95af42b8939ff5ebf0f06">SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac390fe90f3e95af42b8939ff5ebf0f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaff7664430dcef312a2b7a27d2092f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5aaff7664430dcef312a2b7a27d2092f">SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5aaff7664430dcef312a2b7a27d2092f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60428e24b310e5d9ffdeeac0f40654a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga60428e24b310e5d9ffdeeac0f40654a2">SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga60428e24b310e5d9ffdeeac0f40654a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f85bfd33db516ebc5ac76ae29a1420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga06f85bfd33db516ebc5ac76ae29a1420">SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga06f85bfd33db516ebc5ac76ae29a1420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe024a9ab160feba11aa2afce6e44dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gafe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafe024a9ab160feba11aa2afce6e44dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ded445af19e4c697941aaa06166857e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga3ded445af19e4c697941aaa06166857e">SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3ded445af19e4c697941aaa06166857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa6dad107f8ee3784945bd7be3aa33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaeaa6dad107f8ee3784945bd7be3aa33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014089d32986518238a85af084e3c3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014089d32986518238a85af084e3c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf6e689b76eb6d2adee51a401b97277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacbf6e689b76eb6d2adee51a401b97277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058944fc7bc16e02a62c411509c99351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga058944fc7bc16e02a62c411509c99351">SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga058944fc7bc16e02a62c411509c99351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c499f1a8e43f0d9ebd42c6bf310951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga40c499f1a8e43f0d9ebd42c6bf310951">SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga40c499f1a8e43f0d9ebd42c6bf310951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e024d7559328193fb7ade04d197e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga13e024d7559328193fb7ade04d197e1e">SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga13e024d7559328193fb7ade04d197e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f67795918186bcc82c8e572d3b6ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaf0f67795918186bcc82c8e572d3b6ad7">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf0f67795918186bcc82c8e572d3b6ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015d24afa5e8384395878f5bce678bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga015d24afa5e8384395878f5bce678bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dc3c4800319a8744026c60e363dec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga53dc3c4800319a8744026c60e363dec2">SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga53dc3c4800319a8744026c60e363dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fed526feff15b8a26c98f79f2a9b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae3fed526feff15b8a26c98f79f2a9b4b">SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae3fed526feff15b8a26c98f79f2a9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cb52b66ae88695971f933e577d2102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga28cb52b66ae88695971f933e577d2102">SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga28cb52b66ae88695971f933e577d2102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3279ee10f16d9426416162fa3dbc38ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga3279ee10f16d9426416162fa3dbc38ab">SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3279ee10f16d9426416162fa3dbc38ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadad75af119b24525cab0336acb0003f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaadad75af119b24525cab0336acb0003f">SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaadad75af119b24525cab0336acb0003f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6ad2614811f9312b3517b77dc284b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5f6ad2614811f9312b3517b77dc284b0">SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5f6ad2614811f9312b3517b77dc284b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad023ff18b59aedf087163af41ab0f762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad023ff18b59aedf087163af41ab0f762">SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad023ff18b59aedf087163af41ab0f762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7891877333234053f56423b9b627efed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7891877333234053f56423b9b627efed">SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7891877333234053f56423b9b627efed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdeb26f0df0129bc37cae54d4fda068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gadbdeb26f0df0129bc37cae54d4fda068">SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadbdeb26f0df0129bc37cae54d4fda068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7e996e14b54e6c03223f811e1ba8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga4e7e996e14b54e6c03223f811e1ba8bd">SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4e7e996e14b54e6c03223f811e1ba8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299ff1ca77d2815e4ca795c37be43fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9299ff1ca77d2815e4ca795c37be43fe">SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9299ff1ca77d2815e4ca795c37be43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3c40098df921691c723f50b4814f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaaf3c40098df921691c723f50b4814f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e7b7ed1cbf0891662a1d008b476d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa4e7b7ed1cbf0891662a1d008b476d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a4dd8b498ae878f2c1fcad8883ca7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga35a4dd8b498ae878f2c1fcad8883ca7c">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga35a4dd8b498ae878f2c1fcad8883ca7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0a00ae0a2c3ad6f9d12129941069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga4e0a00ae0a2c3ad6f9d12129941069b5">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4e0a00ae0a2c3ad6f9d12129941069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aac585962ea7b82206df4b8a2f379cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga6aac585962ea7b82206df4b8a2f379cd">SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6aac585962ea7b82206df4b8a2f379cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6add3399bb9f8d48b985d5cab4c7e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gab6add3399bb9f8d48b985d5cab4c7e35">SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab6add3399bb9f8d48b985d5cab4c7e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219d7305e00704799009d27ea235c1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga219d7305e00704799009d27ea235c1b3">SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga219d7305e00704799009d27ea235c1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc0e854dc39ceed31bde5e3ca29a69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaacc0e854dc39ceed31bde5e3ca29a69d">SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaacc0e854dc39ceed31bde5e3ca29a69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a0cb623bb1edb8bdbb55f6e35949a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga22a0cb623bb1edb8bdbb55f6e35949a7">SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga22a0cb623bb1edb8bdbb55f6e35949a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f3eb3916738968c39c79f7e5301287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaf7f3eb3916738968c39c79f7e5301287">SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf7f3eb3916738968c39c79f7e5301287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb751c2706373c3bf2f581eb7fceaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7eb751c2706373c3bf2f581eb7fceaa0">SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7eb751c2706373c3bf2f581eb7fceaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311bcd98ec974395e948fd5dad2c7212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>&#160;&#160;&#160;(40U)</td></tr>
<tr class="separator:ga311bcd98ec974395e948fd5dad2c7212"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac863567d15e6109262bc3cab87681978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac863567d15e6109262bc3cab87681978">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa271025e10419235eea2872165637954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa271025e10419235eea2872165637954">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1847aff1e5dc5d887de40129d50bb1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1847aff1e5dc5d887de40129d50bb1f5">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga45b670e4e633fbb352ac2b3b3198368d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b670e4e633fbb352ac2b3b3198368d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac390fe90f3e95af42b8939ff5ebf0f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac390fe90f3e95af42b8939ff5ebf0f06">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5aaff7664430dcef312a2b7a27d2092f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aaff7664430dcef312a2b7a27d2092f">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60428e24b310e5d9ffdeeac0f40654a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60428e24b310e5d9ffdeeac0f40654a2">&#9670;&nbsp;</a></span>SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06f85bfd33db516ebc5ac76ae29a1420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f85bfd33db516ebc5ac76ae29a1420">&#9670;&nbsp;</a></span>SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe024a9ab160feba11aa2afce6e44dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe024a9ab160feba11aa2afce6e44dd5">&#9670;&nbsp;</a></span>SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ded445af19e4c697941aaa06166857e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ded445af19e4c697941aaa06166857e">&#9670;&nbsp;</a></span>SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaa6dad107f8ee3784945bd7be3aa33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa6dad107f8ee3784945bd7be3aa33d">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga014089d32986518238a85af084e3c3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014089d32986518238a85af084e3c3b1">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacbf6e689b76eb6d2adee51a401b97277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf6e689b76eb6d2adee51a401b97277">&#9670;&nbsp;</a></span>SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga058944fc7bc16e02a62c411509c99351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058944fc7bc16e02a62c411509c99351">&#9670;&nbsp;</a></span>SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40c499f1a8e43f0d9ebd42c6bf310951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c499f1a8e43f0d9ebd42c6bf310951">&#9670;&nbsp;</a></span>SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13e024d7559328193fb7ade04d197e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e024d7559328193fb7ade04d197e1e">&#9670;&nbsp;</a></span>SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf0f67795918186bcc82c8e572d3b6ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0f67795918186bcc82c8e572d3b6ad7">&#9670;&nbsp;</a></span>SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga015d24afa5e8384395878f5bce678bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga015d24afa5e8384395878f5bce678bc2">&#9670;&nbsp;</a></span>SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53dc3c4800319a8744026c60e363dec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53dc3c4800319a8744026c60e363dec2">&#9670;&nbsp;</a></span>SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3fed526feff15b8a26c98f79f2a9b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3fed526feff15b8a26c98f79f2a9b4b">&#9670;&nbsp;</a></span>SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28cb52b66ae88695971f933e577d2102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28cb52b66ae88695971f933e577d2102">&#9670;&nbsp;</a></span>SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3279ee10f16d9426416162fa3dbc38ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3279ee10f16d9426416162fa3dbc38ab">&#9670;&nbsp;</a></span>SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaadad75af119b24525cab0336acb0003f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadad75af119b24525cab0336acb0003f">&#9670;&nbsp;</a></span>SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f6ad2614811f9312b3517b77dc284b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f6ad2614811f9312b3517b77dc284b0">&#9670;&nbsp;</a></span>SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad023ff18b59aedf087163af41ab0f762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad023ff18b59aedf087163af41ab0f762">&#9670;&nbsp;</a></span>SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7891877333234053f56423b9b627efed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7891877333234053f56423b9b627efed">&#9670;&nbsp;</a></span>SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadbdeb26f0df0129bc37cae54d4fda068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbdeb26f0df0129bc37cae54d4fda068">&#9670;&nbsp;</a></span>SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e7e996e14b54e6c03223f811e1ba8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e7e996e14b54e6c03223f811e1ba8bd">&#9670;&nbsp;</a></span>SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9299ff1ca77d2815e4ca795c37be43fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9299ff1ca77d2815e4ca795c37be43fe">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaaf3c40098df921691c723f50b4814f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf3c40098df921691c723f50b4814f5">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4e7b7ed1cbf0891662a1d008b476d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e7b7ed1cbf0891662a1d008b476d65">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga35a4dd8b498ae878f2c1fcad8883ca7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35a4dd8b498ae878f2c1fcad8883ca7c">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e0a00ae0a2c3ad6f9d12129941069b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0a00ae0a2c3ad6f9d12129941069b5">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6aac585962ea7b82206df4b8a2f379cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aac585962ea7b82206df4b8a2f379cd">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab6add3399bb9f8d48b985d5cab4c7e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6add3399bb9f8d48b985d5cab4c7e35">&#9670;&nbsp;</a></span>SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga219d7305e00704799009d27ea235c1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga219d7305e00704799009d27ea235c1b3">&#9670;&nbsp;</a></span>SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacc0e854dc39ceed31bde5e3ca29a69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc0e854dc39ceed31bde5e3ca29a69d">&#9670;&nbsp;</a></span>SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22a0cb623bb1edb8bdbb55f6e35949a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a0cb623bb1edb8bdbb55f6e35949a7">&#9670;&nbsp;</a></span>SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf7f3eb3916738968c39c79f7e5301287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f3eb3916738968c39c79f7e5301287">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7eb751c2706373c3bf2f581eb7fceaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb751c2706373c3bf2f581eb7fceaa0">&#9670;&nbsp;</a></span>SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga311bcd98ec974395e948fd5dad2c7212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311bcd98ec974395e948fd5dad2c7212">&#9670;&nbsp;</a></span>SDL_ECC_Base_Address_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_Base_Address_TOTAL_ENTRIES&#160;&#160;&#160;(40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gac882ce855d0ff67a1a7b4d47edb9b292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac882ce855d0ff67a1a7b4d47edb9b292">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID, 0x00000000u,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2331"></a>
This structure holds the memory config for each memory subtype SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR</h2>

</div>
</div>
<a id="ga52f0939934f624709dc8a27f88f1c332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f0939934f624709dc8a27f88f1c332">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaa271025e10419235eea2872165637954">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2332"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1</h2>

</div>
</div>
<a id="gabda5714fd326f78e20d13f8a2ca59d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabda5714fd326f78e20d13f8a2ca59d88">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga1847aff1e5dc5d887de40129d50bb1f5">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2333"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0</h2>

</div>
</div>
<a id="ga08fd0d966783cdb4ef007cec3aa5dc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08fd0d966783cdb4ef007cec3aa5dc96">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga45b670e4e633fbb352ac2b3b3198368d">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2334"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC</h2>

</div>
</div>
<a id="ga2cc9208458383c047c1ec158252e76c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc9208458383c047c1ec158252e76c1">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gac390fe90f3e95af42b8939ff5ebf0f06">SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2335"></a>
This structure holds the memory config for each memory subtype SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR</h2>

</div>
</div>
<a id="ga3617413c5c66692ae544374b9285c216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3617413c5c66692ae544374b9285c216">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga5aaff7664430dcef312a2b7a27d2092f">SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2336"></a>
This structure holds the memory config for each memory subtype SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR</h2>

</div>
</div>
<a id="gaecd52acb279cff38b8903aee5b48da82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd52acb279cff38b8903aee5b48da82">&#9670;&nbsp;</a></span>SDL_DMASS0_DMSS_AM64_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_DMASS0_DMSS_AM64_ECCAGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga60428e24b310e5d9ffdeeac0f40654a2">SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2337"></a>
This structure holds the memory config for each memory subtype SDL_DMASS0_DMSS_AM64_ECCAGGR</h2>

</div>
</div>
<a id="gaacc00d293b487fb39e8055524841ee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc00d293b487fb39e8055524841ee45">&#9670;&nbsp;</a></span>SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga06f85bfd33db516ebc5ac76ae29a1420">SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70080000u,</div>
<div class="line">      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2338"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga5ff79812a2d73bc4e01185fbef2d97bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff79812a2d73bc4e01185fbef2d97bf">&#9670;&nbsp;</a></span>SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gafe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_ID, 0u,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2339"></a>
This structure holds the memory config for each memory subtype SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga56a13ef951e8bb7027d17bc460ebcf0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a13ef951e8bb7027d17bc460ebcf0e">&#9670;&nbsp;</a></span>SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gacbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2340"></a>
This structure holds the memory config for each memory subtype SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR</h2>

</div>
</div>
<a id="gaa98d277b047bf07fcfd947bd0cb27be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa98d277b047bf07fcfd947bd0cb27be7">&#9670;&nbsp;</a></span>SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga3ded445af19e4c697941aaa06166857e">SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2341"></a>
This structure holds the memory config for each memory subtype SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR</h2>

</div>
</div>
<a id="gad3751f66c0bd6d6985a57c814c607a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3751f66c0bd6d6985a57c814c607a22">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2342"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="gac47c7eaf351d2a4d20c1e57f902c3353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac47c7eaf351d2a4d20c1e57f902c3353">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2343"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="gad758534b35ed0a4372fd7d46042f8a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad758534b35ed0a4372fd7d46042f8a2f">&#9670;&nbsp;</a></span>SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga058944fc7bc16e02a62c411509c99351">SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2344"></a>
This structure holds the memory config for each memory subtype SDL_GICSS0_GIC500SS_1_2_ECC_AGGR</h2>

</div>
</div>
<a id="ga673c6577bce572d40945e72dfff3ac9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga673c6577bce572d40945e72dfff3ac9a">&#9670;&nbsp;</a></span>SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga40c499f1a8e43f0d9ebd42c6bf310951">SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2345"></a>
This structure holds the memory config for each memory subtype SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR</h2>

</div>
</div>
<a id="ga5f9c6159749c4c89a9af99787de77685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9c6159749c4c89a9af99787de77685">&#9670;&nbsp;</a></span>SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga13e024d7559328193fb7ade04d197e1e">SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID, 0u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2346"></a>
This structure holds the memory config for each memory subtype SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR</h2>

</div>
</div>
<a id="ga883e4996e6f6be1fcc3e9031593a1ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga883e4996e6f6be1fcc3e9031593a1ef1">&#9670;&nbsp;</a></span>SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2347"></a>
SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="gaa3d3d5617f2fb72838bf54b0140393e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d3d5617f2fb72838bf54b0140393e0">&#9670;&nbsp;</a></span>SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2348"></a>
SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga89bf0c2cc39f52f5d694fafa79238653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89bf0c2cc39f52f5d694fafa79238653">&#9670;&nbsp;</a></span>SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2349"></a>
SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga7e257852640805f406d677f369cf8c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e257852640805f406d677f369cf8c6b">&#9670;&nbsp;</a></span>SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2350"></a>
SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="gabf23a0315c91b0494e2e3c459977e22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf23a0315c91b0494e2e3c459977e22a">&#9670;&nbsp;</a></span>SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2351"></a>
This structure holds the memory config for each memory subtype SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR</h2>

</div>
</div>
<a id="ga5940c75b6ee87134cd69388f4fcf9568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5940c75b6ee87134cd69388f4fcf9568">&#9670;&nbsp;</a></span>SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga53dc3c4800319a8744026c60e363dec2">SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2352"></a>
This structure holds the memory config for each memory subtype SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR</h2>

</div>
</div>
<a id="ga8602a6cc20f81fa29d1f7394ccb6ff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8602a6cc20f81fa29d1f7394ccb6ff7b">&#9670;&nbsp;</a></span>SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gae3fed526feff15b8a26c98f79f2a9b4b">SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div>
<div class="line">      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div>
<div class="line">      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2353"></a>
This structure holds the memory config for each memory subtype SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR</h2>

</div>
</div>
<a id="ga990160e523e531308dcbbec5bffc88c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990160e523e531308dcbbec5bffc88c5">&#9670;&nbsp;</a></span>SDL_DMSC0_DMSC_LITE_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_DMSC0_DMSC_LITE_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga28cb52b66ae88695971f933e577d2102">SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_IM_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_IM_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_IM_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_SR_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_SR_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_SR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2354"></a>
This structure holds the memory config for each memory subtype SDL_DMSC0_DMSC_LITE</h2>

</div>
</div>
<a id="ga19ecdb0dcc6bddf282ae5e132f27241a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ecdb0dcc6bddf282ae5e132f27241a">&#9670;&nbsp;</a></span>SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga3279ee10f16d9426416162fa3dbc38ab">SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70040000u,</div>
<div class="line">      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2355"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga2bcb19d34f1745cfcd7e7c1337e39ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bcb19d34f1745cfcd7e7c1337e39ba1">&#9670;&nbsp;</a></span>SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaadad75af119b24525cab0336acb0003f">SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70000000u,</div>
<div class="line">      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2356"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga856b6951a713401ae098fe8b407ebc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga856b6951a713401ae098fe8b407ebc4a">&#9670;&nbsp;</a></span>SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga5f6ad2614811f9312b3517b77dc284b0">SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x700C0000u,</div>
<div class="line">      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2357"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga879ce939fbbf1aeeae41389c6bad1f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879ce939fbbf1aeeae41389c6bad1f45">&#9670;&nbsp;</a></span>SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gad023ff18b59aedf087163af41ab0f762">SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70140000u,</div>
<div class="line">      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2358"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="gaf8de4c133efb6c09d65889fdee85596e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8de4c133efb6c09d65889fdee85596e">&#9670;&nbsp;</a></span>SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga7891877333234053f56423b9b627efed">SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70100000u,</div>
<div class="line">      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2359"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga38795de79eabb4f1d54addb6671d1239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38795de79eabb4f1d54addb6671d1239">&#9670;&nbsp;</a></span>SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gadbdeb26f0df0129bc37cae54d4fda068">SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x701C0000u,</div>
<div class="line">      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2360"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="gae8d2a040ae694bc6ef2707ac5d7f95c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d2a040ae694bc6ef2707ac5d7f95c8">&#9670;&nbsp;</a></span>SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga4e7e996e14b54e6c03223f811e1ba8bd">SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70180000u,</div>
<div class="line">      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2361"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga30721cbd8dcd14c684e742a704df6bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30721cbd8dcd14c684e742a704df6bf3">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_ECC_AGGR1_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga9299ff1ca77d2815e4ca795c37be43fe">SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2362"></a>
This structure holds the memory config for each memory subtype SDL_ECC_AGGR1</h2>

</div>
</div>
<a id="ga64b33461dd697008d946f58f1eb01f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64b33461dd697008d946f58f1eb01f8a">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2363"></a>
SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga94e19b972054d50e6b6c40323b26f2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94e19b972054d50e6b6c40323b26f2e1">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2364"></a>
SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID</h2>

</div>
</div>
<a id="gae1df9e5dcf5a0bd32ee5a159fe15a862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1df9e5dcf5a0bd32ee5a159fe15a862">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2365"></a>
SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga87c33b634bc73b61db12702a7f76a024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c33b634bc73b61db12702a7f76a024">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2366"></a>
SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="gab4a046e4cf558e0436c553906de52386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4a046e4cf558e0436c553906de52386">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2367"></a>
SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga884c1f92d6345cc8c3159f2305cd1853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884c1f92d6345cc8c3159f2305cd1853">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x020718000u,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2368"></a>
This structure holds the memory config for each memory subtype SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga9aa9b68e4d77945f7988e12014811a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aa9b68e4d77945f7988e12014811a23">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2369"></a>
SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID</h2>

</div>
</div>
<a id="ga9c0d64c5ad62e0fc54847b99cf2c5e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0d64c5ad62e0fc54847b99cf2c5e16">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x020708000u,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2370"></a>
This structure holds the memory config for each memory subtype SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="gad05112a2aaa06605bec8b9d6bda37ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad05112a2aaa06605bec8b9d6bda37ba4">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2371"></a>
SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID</h2>

</div>
</div>
<a id="ga8c64e6f00b477b43811173c505466275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c64e6f00b477b43811173c505466275">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga35a4dd8b498ae878f2c1fcad8883ca7c">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2372"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="gafbaa5df79284559d60234250e49fad25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbaa5df79284559d60234250e49fad25">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga4e0a00ae0a2c3ad6f9d12129941069b5">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2373"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="ga7eaadcb424cc8e824a6886f8a0f95d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eaadcb424cc8e824a6886f8a0f95d09">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga6aac585962ea7b82206df4b8a2f379cd">SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_ID, 0x05000000u,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_ID, 0x05040000u,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2374"></a>
This structure holds the memory config for each memory subtype SDL_MCU_M4FSS0_BLAZAR_ECC</h2>

</div>
</div>
<a id="ga7c1d512ae9ab03cfaf06afa345ab3467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c1d512ae9ab03cfaf06afa345ab3467">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2375"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga674d0d32b3512861a80fb0eecd85d8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga674d0d32b3512861a80fb0eecd85d8ca">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2376"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="gaaf3b52b2e9fd9e9671bae55d1a7e60d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3b52b2e9fd9e9671bae55d1a7e60d7">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2377"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga9cfdfaa1bc542056ca7c22ca4b4406e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cfdfaa1bc542056ca7c22ca4b4406e6">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2378"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga8b04047c528a15871701e53dcb14dd5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b04047c528a15871701e53dcb14dd5e">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2379"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga48d43e230c4db4c83e96a24483d643d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d43e230c4db4c83e96a24483d643d6">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2380"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga5aa5fc17daa39b1cc0684ec3967a7675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aa5fc17daa39b1cc0684ec3967a7675">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2381"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC RAM ID</h2>

</div>
</div>
<a id="ga6c04560a1810a18d82a46fead8ef585a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c04560a1810a18d82a46fead8ef585a">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2382"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga42c0a1af0813064541d53d3f0824cf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42c0a1af0813064541d53d3f0824cf75">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2383"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga59778941b2bd1fedebb697187032c65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59778941b2bd1fedebb697187032c65f">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2384"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga247c163f56793ac3f02a00a8b01b37a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247c163f56793ac3f02a00a8b01b37a2">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2385"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ga001d7f7d013d858e7e3f5c1a5a2b9d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001d7f7d013d858e7e3f5c1a5a2b9d22">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md2386"></a>
SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="ga1bb9cd4befd630dc68e414cff9d15187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb9cd4befd630dc68e414cff9d15187">&#9670;&nbsp;</a></span>SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gab6add3399bb9f8d48b985d5cab4c7e35">SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2387"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="ga58862b58eefe40b6ac92e837bbef929f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58862b58eefe40b6ac92e837bbef929f">&#9670;&nbsp;</a></span>SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga219d7305e00704799009d27ea235c1b3">SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2388"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR</h2>

</div>
</div>
<a id="ga34fea948a2ad6b05eeb48de555b93e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34fea948a2ad6b05eeb48de555b93e87">&#9670;&nbsp;</a></span>SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaacc0e854dc39ceed31bde5e3ca29a69d">SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2389"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="gacc96e765b6d3367fdd99261be38afd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc96e765b6d3367fdd99261be38afd98">&#9670;&nbsp;</a></span>SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga22a0cb623bb1edb8bdbb55f6e35949a7">SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2390"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR</h2>

</div>
</div>
<a id="ga387fd3747aa220590bac71c489a2de5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387fd3747aa220590bac71c489a2de5b">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_ECC_AGGR0_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#gaf7f3eb3916738968c39c79f7e5301287">SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2391"></a>
This structure holds the memory config for each memory subtype SDL_ECC_AGGR0</h2>

</div>
</div>
<a id="ga226c127d150e65f4c09a21f816cbaf2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226c127d150e65f4c09a21f816cbaf2d">&#9670;&nbsp;</a></span>SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_MemEntries[<a class="el" href="group__SDL__ECC__memEntries.html#ga7eb751c2706373c3bf2f581eb7fceaa0">SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2392"></a>
This structure holds the memory config for each memory subtype SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR</h2>

</div>
</div>
<a id="gacea47df8daac71057ddae12c19f4b657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea47df8daac71057ddae12c19f4b657">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable[SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2393"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR</h2>

</div>
</div>
<a id="ga62e1c5d046c741a4faa9b5922df4a0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e1c5d046c741a4faa9b5922df4a0cd">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2394"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1</h2>

</div>
</div>
<a id="ga9a8e959e921e7f92a71676a088c0042a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a8e959e921e7f92a71676a088c0042a">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2395"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0</h2>

</div>
</div>
<a id="gae0d4e1945ca89b3bf8a196349e78824d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0d4e1945ca89b3bf8a196349e78824d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2396"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC</h2>

</div>
</div>
<a id="ga419520f53e161e2f328b343b13690937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga419520f53e161e2f328b343b13690937">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2397"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR</h2>

</div>
</div>
<a id="ga5de7efc3e79c41744534dca0c45e44a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de7efc3e79c41744534dca0c45e44a0">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2398"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR</h2>

</div>
</div>
<a id="gae4b420b308c562f565a131523ac62f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4b420b308c562f565a131523ac62f1d">&#9670;&nbsp;</a></span>SDL_DMASS0_DMSS_AM64_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_DMASS0_DMSS_AM64_ECCAGGR_RamIdTable[SDL_DMASS0_DMSS_AM64_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2399"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_DMASS0_DMSS_AM64_ECCAGGR</h2>

</div>
</div>
<a id="ga4078fde022c0c1cb7ee2ea41dde89bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4078fde022c0c1cb7ee2ea41dde89bb5">&#9670;&nbsp;</a></span>SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2400"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga3bc65cb88aacc4bd6f2a4b1ccde70f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bc65cb88aacc4bd6f2a4b1ccde70f4a">&#9670;&nbsp;</a></span>SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable[SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_ID,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_INJECT_TYPE,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2401"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga8c939071cbca6e1e94ffac38728183eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c939071cbca6e1e94ffac38728183eb">&#9670;&nbsp;</a></span>SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable[SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2402"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR</h2>

</div>
</div>
<a id="gab810d4607c00f43afe911a3e1e49409d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab810d4607c00f43afe911a3e1e49409d">&#9670;&nbsp;</a></span>SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable[SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2403"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR</h2>

</div>
</div>
<a id="ga56a5eaeca316084b056fd952e9ab7ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a5eaeca316084b056fd952e9ab7ff5">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2404"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="gacdc734955cb68d471344b9238c29026f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc734955cb68d471344b9238c29026f">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2405"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="gae97b8384e0462570810c747319448ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97b8384e0462570810c747319448ec5">&#9670;&nbsp;</a></span>SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RamIdTable[SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_RAM_ID,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_RAM_ID,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_RAM_ID,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2406"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_GICSS0_GIC500SS_1_2_ECC_AGGR</h2>

</div>
</div>
<a id="ga67303232ff929835223b2fa2caffa27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67303232ff929835223b2fa2caffa27b">&#9670;&nbsp;</a></span>SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RamIdTable[SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2407"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR</h2>

</div>
</div>
<a id="gabeb6fdf1fcb50894f0f3a017aee5e658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb6fdf1fcb50894f0f3a017aee5e658">&#9670;&nbsp;</a></span>SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RamIdTable[SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_INJECT_TYPE,</div>
<div class="line">      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2408"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR</h2>

</div>
</div>
<a id="gacca6c2720605b786d15401f28133bd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacca6c2720605b786d15401f28133bd6d">&#9670;&nbsp;</a></span>SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_RAM_ID,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_INJECT_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_ECC_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__memEntries.html#ga883e4996e6f6be1fcc3e9031593a1ef1">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</a> },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__memEntries.html#gaa3d3d5617f2fb72838bf54b0140393e0">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__memEntries.html#ga89bf0c2cc39f52f5d694fafa79238653">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__memEntries.html#ga7e257852640805f406d677f369cf8c6b">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2409"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_VTM0_K3VTM_N16FFC_ECCAGGR</h2>

</div>
</div>
<a id="gaafab6c5c2aa1e1b2bec8533d4af33b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafab6c5c2aa1e1b2bec8533d4af33b4d">&#9670;&nbsp;</a></span>SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable[SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2410"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR</h2>

</div>
</div>
<a id="ga63db51bc59a1e8b294a96a0d2c7f6452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63db51bc59a1e8b294a96a0d2c7f6452">&#9670;&nbsp;</a></span>SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RamIdTable[SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2411"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR</h2>

</div>
</div>
<a id="ga310dfaa8b158393f14dfaa86681f52cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga310dfaa8b158393f14dfaa86681f52cf">&#9670;&nbsp;</a></span>SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RamIdTable[SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,</div>
<div class="line">      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,</div>
<div class="line">      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2412"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR</h2>

</div>
</div>
<a id="gaed923d699ece1bfd88fb53e0fe8d0136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed923d699ece1bfd88fb53e0fe8d0136">&#9670;&nbsp;</a></span>SDL_DMSC0_DMSC_LITE_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_DMSC0_DMSC_LITE_RamIdTable[SDL_DMSC0_DMSC_LITE_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_RAM_ID,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_RAM_ID,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_IM_RAMECC_RAM_ID,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_IM_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_IM_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_DMSC0_DMSC_LITE_SR_RAMECC_RAM_ID,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_SR_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_DMSC0_DMSC_LITE_SR_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2413"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_DMSC0_DMSC_LITE</h2>

</div>
</div>
<a id="ga6388ca53f50270332943bb65d0237442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6388ca53f50270332943bb65d0237442">&#9670;&nbsp;</a></span>SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2414"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga0cf8681a60c0c2f049312eba98feb88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf8681a60c0c2f049312eba98feb88d">&#9670;&nbsp;</a></span>SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2415"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="gabbf8b8b431062147472421604d50a83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf8b8b431062147472421604d50a83c">&#9670;&nbsp;</a></span>SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2416"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="gaac58fa1df475535afd2b9b344714f1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac58fa1df475535afd2b9b344714f1e2">&#9670;&nbsp;</a></span>SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2417"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga4c98aae4bd4e8a42d2c681e5908628de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c98aae4bd4e8a42d2c681e5908628de">&#9670;&nbsp;</a></span>SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2418"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga27289ea3de8e5d9e1f9a7243c8c72555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27289ea3de8e5d9e1f9a7243c8c72555">&#9670;&nbsp;</a></span>SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2419"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="ga1f2484d954a562f288b7aff02953b104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2484d954a562f288b7aff02953b104">&#9670;&nbsp;</a></span>SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2420"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="gab0eecceeadd2a1a94b42e4b1b8cc388d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0eecceeadd2a1a94b42e4b1b8cc388d">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_ECC_AGGR1_RamIdTable[SDL_ECC_AGGR1_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2421"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_ECC_AGGR1</h2>

</div>
</div>
<a id="ga15af654cb220783095ee620ce37c167a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15af654cb220783095ee620ce37c167a">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__memEntries.html#ga9aa9b68e4d77945f7988e12014811a23">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2422"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="gad3acbc7295f671498fc9d6961f8a533c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3acbc7295f671498fc9d6961f8a533c">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__memEntries.html#gad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2423"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga818105acd38921be803b95154557079f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818105acd38921be803b95154557079f">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2424"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="gaac639c023346143671d4203d5ad4de0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac639c023346143671d4203d5ad4de0f">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2425"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="gaa9d57cf2ea42a7b3f79760818381ba4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d57cf2ea42a7b3f79760818381ba4e">&#9670;&nbsp;</a></span>SDL_MCU_M4FSS0_BLAZAR_ECC_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_M4FSS0_BLAZAR_ECC_RamIdTable[SDL_MCU_M4FSS0_BLAZAR_ECC_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2426"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_M4FSS0_BLAZAR_ECC</h2>

</div>
</div>
<a id="gacd2de013f3e5dc2926aa592778e01256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd2de013f3e5dc2926aa592778e01256">&#9670;&nbsp;</a></span>SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable[SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2427"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="ga1d1be3508be76f15c0354c90814247cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d1be3508be76f15c0354c90814247cf">&#9670;&nbsp;</a></span>SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable[SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2428"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR</h2>

</div>
</div>
<a id="gae4493989d162dab4a2699c56961825dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4493989d162dab4a2699c56961825dc">&#9670;&nbsp;</a></span>SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable[SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2429"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="ga9814735aa9c0da8e828fac9195d7d931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9814735aa9c0da8e828fac9195d7d931">&#9670;&nbsp;</a></span>SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable[SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md2430"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR</h2>

</div>
</div>
<a id="gad0c7b5a8eca50438e6307a1c8265ed26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c7b5a8eca50438e6307a1c8265ed26">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_ECC_AGGR0_RamIdTable[SDL_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_RAM_ID,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_RAM_ID,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_RAM_ID,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2431"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_ECC_AGGR0</h2>

</div>
</div>
<a id="ga718adbcff1c649d614971e4f68c9f795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718adbcff1c649d614971e4f68c9f795">&#9670;&nbsp;</a></span>SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RamIdTable[SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md2432"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR</h2>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__SDL__ECC__memEntries_html_ga883e4996e6f6be1fcc3e9031593a1ef1"><div class="ttname"><a href="group__SDL__ECC__memEntries.html#ga883e4996e6f6be1fcc3e9031593a1ef1">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:701</div></div>
<div class="ttc" id="agroup__SDL__ECC__memEntries_html_ga7e257852640805f406d677f369cf8c6b"><div class="ttname"><a href="group__SDL__ECC__memEntries.html#ga7e257852640805f406d677f369cf8c6b">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1088</div></div>
<div class="ttc" id="agroup__SDL__ECC__memEntries_html_gad05112a2aaa06605bec8b9d6bda37ba4"><div class="ttname"><a href="group__SDL__ECC__memEntries.html#gad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1550</div></div>
<div class="ttc" id="agroup__SDL__ECC__memEntries_html_ga9aa9b68e4d77945f7988e12014811a23"><div class="ttname"><a href="group__SDL__ECC__memEntries.html#ga9aa9b68e4d77945f7988e12014811a23">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1528</div></div>
<div class="ttc" id="agroup__SDL__ECC__memEntries_html_ga89bf0c2cc39f52f5d694fafa79238653"><div class="ttname"><a href="group__SDL__ECC__memEntries.html#ga89bf0c2cc39f52f5d694fafa79238653">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1073</div></div>
<div class="ttc" id="agroup__SDL__ECC__memEntries_html_gaa3d3d5617f2fb72838bf54b0140393e0"><div class="ttname"><a href="group__SDL__ECC__memEntries.html#gaa3d3d5617f2fb72838bf54b0140393e0">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:722</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
