{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736212885148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736212885148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 07 09:21:24 2025 " "Processing started: Tue Jan 07 09:21:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736212885148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736212885148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wr_ctrl -c wr_ctrl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wr_ctrl -c wr_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736212885149 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1736212885785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_8_1200mv_85c_slow.vo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_8_1200mv_85c_slow.vo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212885936 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1736212885985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_8_1200mv_0c_slow.vo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_8_1200mv_0c_slow.vo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212886132 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1736212886178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_min_1200mv_0c_fast.vo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_min_1200mv_0c_fast.vo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212886322 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1736212886372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl.vo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl.vo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212886516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_8_1200mv_85c_v_slow.sdo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_8_1200mv_85c_v_slow.sdo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212886719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_8_1200mv_0c_v_slow.sdo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_8_1200mv_0c_v_slow.sdo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212886890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_min_1200mv_0c_v_fast.sdo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_min_1200mv_0c_v_fast.sdo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212887054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wr_ctrl_v.sdo G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/ simulation " "Generated file wr_ctrl_v.sdo in folder \"G:/verilog/work/20240925_wr_ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736212887212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736212887302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 07 09:21:27 2025 " "Processing ended: Tue Jan 07 09:21:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736212887302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736212887302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736212887302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736212887302 ""}
