RegisterModule_ila.v,verilog,xil_defaultlib,../../../../SPI.gen/sources_1/ip/RegisterModule_ila/sim/RegisterModule_ila.v,incdir="../../../../SPI.gen/sources_1/ip/RegisterModule_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
