-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Thu Jan 12 14:40:51 2017
-- Host        : txjs-130 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_abs_power2_35_1dsp_ip/complex_abs_power2_35_1dsp_ip_funcsim.vhdl
-- Design      : complex_abs_power2_35_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
pUGwCIi+vtJKtjASeV3Top/KjTIGQuqJLml3c3srE28Q8O5IWUwRGIC/6cCiGzJVNlORDSfqHp81
v5bLwFWnHPdnO88ak+D5YkFJxhf7rGm9pZ6iOjZEt9MGuYyShnGW27wQL0HDru4AbbIb/v3swiQ3
iRxYJ+fBET3IPZGnm3o8v28L2KHB3y2Gu+/4b3yqdizmNCu3yAv8wv8dNx63FofH79bEPP4epZC4
w15g9k5lCT2dOPEk+WLfGKLyYLEpARz+6bwApc5wQL9u0ec+NzLpZW6I4XF+/9ldydaS402qnJ6O
DhmeGvo+aEOsO/3FQk+RGZSBXRNGM8e1K6MbUA==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
MJnkjyXGKAQ8KrYntgdq6fSjOa7qJjUz7DCn7dtFOnFk8BIKYMxk+15ciUY213WQYQRgat6W90Dd
6ZJA0r6AMFk/QPviZrwsOok+ihPEFUVJmiSnxtDAlkOGnwX2MA+IqdqaFxz7ufPmfPylxZwuGqcp
B6Id/jG1v+fzpMOFpVbEayeTrIyC3G4ssC2vT+kBsxq4hrir170cjRhh1OM8+LiUnXYpAJU2ybGj
QSGjK1EVYR/1bWVY5oVKGPAbv3d+hj5iJIA8b+foeVTri22+Lfypcz4tOecTdhrV8Kq2mtAh/tP/
QR8eHheuoIjunDP3340g9W1rixEkq8simNV3kQ==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5200)
`protect data_block
0/26Z0Bj3sj9A9BwTOvzfPIkNG+9P5DrQe2lDSjK8SU86qfBRY9OOvynmKE5FEJaT6qN4wBK6Vp8
RLZedXTpTEnTOtm3T1+Ng7mOn7ZpuQCdmaS6633i3jREQk42JgjlfmmQ+ENfxU0a7Nj/ZlHMLB0a
4D3y80yGW4oJ52xuclhPtWh30kTGGOV/yFLniWnJouOQwBKd1CDqZdaeJcLxLRClwL9MhgiFBGim
fGF0x4jwfAAOj62aRlgKeuir6t9TnQ2I2G/s4+TEOLpnlu17ZQrItqz3L3MuHhkcCVUx1hN/qAGQ
X36euGx/2p8o9CkzCBCzYBso0gxml8cIeZ8BXNt0Vg+0Mh7wnMwNDj37NN+rEtCQzZ9NNjJm/oB7
C4mYXgJPJkiC09wSNbaAKXIaaS7bPThJVgH1O+GPOD+LWzhqqbP/2DszPs+9Twdsi/ygxX4LWDVt
s/VwYu4BJnMfYf065TDgOEDxP3X9/L6nUJAX+Xk0kjataU8eL9JJCSxs6hCSgbybcHUwA3FaT9yj
DxSE3dZWnjFF2YZRz0QpGeoro/cnsNBN2Rtp37/8FufNNo/NwAQW2V0XA/jrHJv4PhdAPouNHln6
AGZFYsfxiMQmXekygXxFRjnGjB4mRsGnHjUcz+ZHM60aKqFLHx9RhQPF75aBMlPSeFqaxFG5MDkA
bblqlbdRXIsOV6d9jwXGyXldZGHso5u+SgSINEMAOZa9LhUyjul9wBeOFJBD9qaQciLfvVmRvf0r
YYlehZtc2xoJIfo7dnfy5x8GIXaTLJU/fY1q3jiihTer9RBWQcyRghle5uxIBXcOjdk2/RrUEo5Y
DsuqWK6EXDoFlPlnZKYqmZe2hx9uTzCmrJU4AZygd7upTXCmQHDlFa3GeTu5yC4+DRGTsFJKnUVq
AwCqDHH7vQwwCObW+pchuIQP7i0YnAED1mFckPjGmjoOtcNuCkqqDdQWncX9n/EDTCDP5p5gaFDX
Ka0jOpzGLr0AcumYrQdnOj31GfekYCV+X/T0Dq5XW/NUFyJVfkZqupkJq/0RiCzhZdvrjxckfpuA
paDl2KSAsh4EkARsceoVG0kvYfKl37wmavZdxA85TV5eELNam16IbuOZ4kAF/rM0HLtMf3XxFSas
TJP4wEMlRAu6qLU3bfopvvWJwy9X6gABZ6d3yv+pJAuqsyi7kVkrfxAl090hoZ3E8jQiblZSTZw5
1XpfGvMAIsEopxef9qIelZjOZjWoSNEKg4NYJxuNDKlWUbcE95VdrcifiwOCfCthEBd7tLoOfmW7
BNAUZ4X0SSfmPkhL8+O2dnXcgk2Uw9lAxBH9gAvHTj/7Imo4eYHivCNQpaGNRSnwQCIZWdDKFkZR
L2xigTZk+BnB+ZTGSkN4CPHUhWVGWB4AmC3WaOjXZvu/wToGUD1SU1BKIW1lEQLc3HYlg76ap0cp
qNRUOHMJaWmqWsu591H3MtPoMesTkXscn+rrRCAQLU+3OTldPc2tk+f4YCy9KedBzZGMnepGDk8B
bhNurSnZ7ILBPK20XHMER6e+svU/xV4yp6R9215wyYl8X231aMpub9rGJ9boI6DtO742JlO/h7Ev
mL7GBwou/tvPSnpdrluSsdPbgnzy3JL7+6znVpF/mWiVvOhIFxjmBA6Ilak5IWmBlD1CeiAW9FIj
npqkPUQ5SSWVwuuJL8wBeju3GAZgF7wMJ1rDvPB/jiDSTz5kjD0PpCIqVEikIWchqCbJg7y6adsq
FOFOvmTyG1PuojawTdzq4L/O6iDFKMFJOCP9ghOnAv2PM7k7Ax7JIoYtWaVft2b28noJBGLtx+FE
EP3Trht5uxVJzTjKy/QtzrG2BmC2QmO8ifPvGZ+VbF38t75gyzY+TJh9Kmozu5j1gFWGGOLh4wCL
p47hj69ZeyR4ReZ6pW9ygQHvzfJLv1cfqorZGAy/wdnkWqnkKQ+au6dMoP1sH03PUIuADXUObgX9
wufiKaLPFTNEXAna8Y/Q/jlbGlhY6kc9CX/uyGXavE0f5pB6dZD3w3eGK9ymjFJ54LQxIvs8EBIz
3jbaf7T4WHFCfUDYTJkum/odTIkSf/zwJs35nI4mowkGZtPAcnmZAOcWNSdsNlxGmR4n0xcDu+My
r53VYc7Zp2ho8W4RjC/ldAWiiSdTNZ8KM6AL9TTOhhE5eYCwV9mWMwfpRlqq0yEOlcJMvtxITNZC
JCtoLcLTz/ed42aK7tHD8MHS6gncCPO3NMKAUR2JW0L6pzCNS7RGe+WUzYk7x8EdBsNybwKdc4YK
ZiCY/pd3NT03xPWlUpPA2rsJDOkqHo9piGDbXRGRs8xx99IJ4C1moU5dIZTyCKsStaDTfmLm7ioT
6GSoor4vn9FRU90ZoWu38HUcxE+SZE2gHC0HqZgKKpjfrEJ5QDxg3pFRPqTa8TVwba8mfYCP9UM4
+Ya6ivPI1sOZ9KOxm21Y+5y3i3KH3Uif8LcpQU38B6XDGt0h4/NZsrCfJ4isnaHiVDMgLOnEYyhp
h/Ivyg0nV88nFQKml8YzgHng1d+3wpjQ3djrwM6WHK8YcZoyQVDxyC7eSX70CkqQAQKgySwESGPv
GcMct18+8BJEYsjXqA5vng0P0B38TJqyxeSxUUZ5dAV97bt3ABQC6JMKkZ7rGURaCHQ8d+SK7oE8
JXme+juD663/fvT1VfUtS+WUlLizU1pM10hD8EF/pYB5pkypxW4albq4wvR8wtL/zherJUxvxIQj
n/3yeDsbyHXxIRza2W4/VllAfvN0kgynF2bfYL5PZdGVWefnHqfwblcd6F3L1LtnGzEEDkHQMNSr
ytDNl5LU7i2q+psiIe8sZ8MHwu+oQ3a5e/WaCMpF+SXLENggEmHt6Q+hUw42bw8qsieCQ+5BMFQ6
HLymkuPggLzoCsE70l3NF3r+k9SMRP2vaTpyGuKBcU7CCUZRm7ckWPYWnaBraUKazcuO2iuqN8rf
jS2ViwI2aeQBSetq50g+zBCDWBFv2mpH82F6nKenJxJEFbfVT6Ge/PL87IjPfTb3aoys66A74c3T
hXmXHfOp3oXmiZvbtbBQ3ZITvLBhKPOaYf+vz5NB2k2vgpxRpZ9IgX9g/jrqmQI8RTrtSA9Fl2ri
qXMIIUBXmH+sBsFVoGhmIDio2UKU39OPgkBMroCY9oiw3xj7fHOqm2FDejDgnri/AJmpjrCzSdTy
Y4i7rNQwSU/tO/w4rAKzBv8+7KgOiwqUZlVVS9LYRCaiGQ2AWL9hZMlSR7SLPKGHn8ahgrAnFO/F
1hOGXFeQUVL4PNIoPQ2s6LRVY4IZLMLsFcxcve1jQfSOJthKGqTvSmDyDp5d53as3OKtR1NPsWqk
HfpHmHh5TqmFpg3Q9l+wlgTtci2v7o8DaGTdoagdXcZk4IKEapvoMIjX65ZfOhzrxLcWwXA6CBh0
VxXDolNZf8dtR2l8X9sR2dsJRu7SVeMc19DSpfs8wMvSWDhkU/YNen+CS5RNTZjvzW6hIpKMlht5
Rm08KmC2RWlhWtP9MxkB6Qx6aibSK3XrhRBCTLwHELx0bCGqm4kAEy5h2Fez6WazkakQ64LNqU/Q
PeaMIvM2D7lGINcfOfF8MfpHFYL3u444vMFimcJxjJS9GjRDsGDG7LvxlKc3zrcN6zPsADMwkTBr
Gb6n4Kosr0k2VrRhEsySH40MHgZT3IiovpQCN3K1mff1vYggZkjR23buModmEH7UshSpfHxK6h7s
/psrDHQ9eblYJUZpQEQcunlWfKPQtRgr+itt68EvBYu+BmuiLTEXR1VVFC/vgO+IAl6CiHFXRPMV
Z4w1GIeuB6UDSyW6uz9sAdsdy6Fa/gWWq8WHa0iAbxNSEGJJdYbNZhLHjTZVvMz31vDlmxfLSx7H
HBmOt7mJjZ9RvVUXn1Cz24vT8y4fbt726Dp3eWVz0XjE5E0lZJYtuPXIghTzlnCUwAWH/nahlo+N
7ILi1MiNAiuNpseNSaKWADRW5blyLE5gMlaDaZwCd42BMJhyb+/9h6gBcYbZVE7/RNiSXzrTi28+
c1Xzuu6SJUjIJfKNmDCA8ULSTdSZTWKNSBpKyDXRfSeDJ032GVOStrlv68R52WrqZxM8qLP9yPYD
AupSMOLO7kbzDzGz7NVc7i4RsgfVVbMWtzqXfaBZYZKSq3C+vTcRrjMGmihasNTuYUmWB5ivl6wJ
PBE32iGBqcNNrZZToNL8KF9YwPiaLlOQ4Ut8aSYSMk1mNhFikvitTQv2VGRoUydG+A9ftvNA7+34
b6Gyra4/1x3uEFVuXNvb4IdeV6pxCvtpLS2fyqAXcMAqZW6jEQlRgoYadyjDxT2rrS2NKX0/OQ3c
+9Ku23i4ErLW7GIjzyFEijrb346heBco+NNvarbAmfg38WJdKDrcf/j483AtA7b008vwGDgVOtaE
70xmTEdThG38nm2/2IUyDoTFpfAe6DSoFlK9l6fAaQxUDomFm41OQcuUtLUfIZKxOJQnfI2Qa89V
cQb5wLNkubHUAD8cCgKdlG3ZFblSPMXW8d8iQw6q2g8eyperxs17w3O1Jg3tnM7mHh2Ew1kZ6JZK
tTCcNwQqO565dPTBh2WvQmihpbopv9utxOTs6fw0p6GDx1TpDaIZvT0/12lAS6dO/F3xXrFDe2SX
UgwN+j4/pFYCmKNZfz5B+vxRXjR/VkdQJx6X+fYjtmRqWU3KQKOoeqYT4UpkHpJYWrrEZ8E/BBGv
kIi9Xcj76GPjM8qdbhcBW/8Dev+lDytrds+ROspkISWzA1C1Rd9KWDUuhWwaDESX3iq44qjO3jkJ
6vO+novd/sIRW9wBcc0qiwNvcvrtWNymmKefN/rZsDwv4y5JthIZPfgubnKptOuldgGSofGMvz66
3LW/lMz+AyH4zR9LEY3i5HyJtpJ3yVsdL7BQOBCHKOp4WzXrTt9IKhZlYFAbYvi2WUYvJnnSnDGC
0LZ0uXu58/XIoh67k+WUsia5rw5HPrto99Dn7l2vaES4Df3GtzyDO6dmYEbSTt9qPipBbU2Y7m90
We4whUpR6o1pzhwL2lvGA9N9440JQ6wTOGOYjo814Edoa0DvUxs27cNSp31TPmMJtxfGZex9wPr8
o1sYev5tFddJXW9DEBhBPHMsTWdLwYrI0h60vZdRPoBUttqnEToGqiXubEE534QpHbrZazZB0SW7
lmPsCAXctYAwHNjmZjaU13Epu2ctRR+rbbAvXz1hFKLUSCGrh/JdD7HQ82koEQwvHbiBON683VsR
y6aLk9DjChDOsotYDKwNWiBER6FZawAv73O4TY4uso5XodAXZeBAhe47oGOft/wtLy0DcV0+XD+6
ljEVnrmy/agSRSZ5DfjBYV+1NSDsqOUJpzC1etfkDUNVpsXnJYT88/PFVPy5kLldZLJzcOJPyRV7
HuHDgG+n7iAOFTVQQCLUqLG3CEfK0f4/oS4el7HxXT+brfuCwNIBYkzj7Q/p6ShDj4LlwFkgi477
4OM9XYkZuGFRm7ymx4T0h6hYSRcrFJRjnD2D1QmDjQAyBRmonoajIMoJqFguUdmQD9jeEZWRNIQi
xHwm2NX1xd/ENIQ/dz4UMlHJA5Zdrgkg4902tba39IjArlNlyX5qLjbE9JkJjxbWANq3Xet/cLlA
NHmJS1MTqIE/iUmuL1nInBeRELm38zQcz3AFExjibljoTrNbkDC7805MpnfDyIu6bf2G7CfsBqpt
lf/eCg/nk6tHu5pB7/MuF/hS00HyFWcVhPFbatH5NpkkoVn3KRMUqVSvO1E4r54igUb5xrKGSNeM
p0VrORJLuFbN1tr21l0DrbL0u9S/N3vwtZCEmMvZ26TcPyl8sMahBZyyyQ7Fw9I4XNmfZRmhWw6F
W1ymRRB2jfAafyBNN//Yw02PT7qKCrzb3Dq/0hyPDHGzQjR5ZVQSDEatBmID0bXfOnvJZgtxif3M
WuXl6DZM+JCBzJ9sz/axBj3U5pRhj5Dh7EJL/gSpA6v6XRs5y5zftTDlv5B2CWou3NEUB2LFJZC8
l2zp4I6zvEbzQ2zTCTtzidEySmECb4tGlXU9Q1eF3ElHyGN2wmufGaBCP6ewuR6snDj1E18IWsOw
HG6TDbuLdsy7H229Vjlg/EKVRr4NFbFyDYKaYI/gwD9Apx7wBDErKyMPq0ljd3SEcre9y7/C/zgQ
/2Vzkh712Ix4ZFpQMT/AYnGUpB3lIGzp29R1vxyGZ2QXuao13M58zxhG6/VC3q5N5Dgp4AQjcCTF
08lxK4Dg1tp/gLcMQzTNqKuwmh/6pPtIxQqkLOhYy9t+P9H95BLmJFasloRjeQ+rx3dwvdcm2lXP
03o7xTIKLfcB7qyMgHaydlwu4GW1BSPo7JurSPl6aGmqMNofs6AWt9DfNQIec5+wqsABxQETZLz6
/BNuPhQbcPbPwFPrLrjEGTXu4QfdORt7bNJZCX7xXqp5Nadu9jWr3Yv3drmx0nGelzxAr12zeEM4
4lVr0B2TAwie8XRy2nQ9Wb7l6zoq6nXljjfHtG7Vip/bF1CFO4XlenxO/Kq3gOIl1vAa7u+KbrVQ
Q7p32inASDURMk6Tr61SOEd6I2H8w3TPbwxhzZKRAt2tm1D91haucT8h1+jgWLRlkLKCRGP9jbkr
WXaaXAd000+PtCC/5UebFSWOqDhWaLzDlbDRNx0M4PCye4GS6oZSJS+2NJgp7UYQb2kwyUwul5qS
eF141h4zPADWh/Mg8UERsBk9nzKX2GGeP3ZuvTuwroPBVdGYuzAQrvKLFj++6yoYZLVToqYQHJai
dYowlE56Edv2s5TCBJDsQAxkBuO96vSIMzHCW3P4kt0rWbLPw6yywYOvaHbjp6OEgQDTDwXT1haZ
+2T4FaHiwWyQNUNbUu5XEGcjJwtxXUvISHcpyYpegRaGugZTiZ0vutEP85B+R8NmnMhT3a2T1w3R
z0OqBEm2ioCCit83hw==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
pUGwCIi+vtJKtjASeV3Top/KjTIGQuqJLml3c3srE28Q8O5IWUwRGIC/6cCiGzJVNlORDSfqHp81
v5bLwFWnHPdnO88ak+D5YkFJxhf7rGm9pZ6iOjZEt9MGuYyShnGW27wQL0HDru4AbbIb/v3swiQ3
iRxYJ+fBET3IPZGnm3o8v28L2KHB3y2Gu+/4b3yqdizmNCu3yAv8wv8dNx63FofH79bEPP4epZC4
w15g9k5lCT2dOPEk+WLfGKLyYLEpARz+6bwApc5wQL9u0ec+NzLpZW6I4XF+/9ldydaS402qnJ6O
DhmeGvo+aEOsO/3FQk+RGZSBXRNGM8e1K6MbUA==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
MJnkjyXGKAQ8KrYntgdq6fSjOa7qJjUz7DCn7dtFOnFk8BIKYMxk+15ciUY213WQYQRgat6W90Dd
6ZJA0r6AMFk/QPviZrwsOok+ihPEFUVJmiSnxtDAlkOGnwX2MA+IqdqaFxz7ufPmfPylxZwuGqcp
B6Id/jG1v+fzpMOFpVbEayeTrIyC3G4ssC2vT+kBsxq4hrir170cjRhh1OM8+LiUnXYpAJU2ybGj
QSGjK1EVYR/1bWVY5oVKGPAbv3d+hj5iJIA8b+foeVTri22+Lfypcz4tOecTdhrV8Kq2mtAh/tP/
QR8eHheuoIjunDP3340g9W1rixEkq8simNV3kQ==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12096)
`protect data_block
0/26Z0Bj3sj9A9BwTOvzfPIkNG+9P5DrQe2lDSjK8SU86qfBRY9OOvynmKE5FEJaT6qN4wBK6Vp8
RLZedXTpTEnTOtm3T1+Ng7mOn7ZpuQCdmaS6633i3jREQk42JgjlfmmQ+ENfxU0a7Nj/ZlHMLB0a
4D3y80yGW4oJ52xuclhPtWh30kTGGOV/yFLniWnJHpK9jZZww/IJPxi7IAu2wQBSa4hE0N7pjjat
2eeJdBJ2HVOYn4uvuGd/0Ea8tk7w/vsPp2f/1/CqbRouGVSwzjDvpF85azJ6a2OsFxgbVB84BFqA
tB4E0Kn7zwPrNOnm22SCBuEfoe1Wz9ER/q6PH0Ycim5ihwMav5NKeZBBfmnPBrXMYRIt+TRSZrV+
ekkHx7EHi10ThE0axiX+jrnvTSLohA1VUrk+44t1E0mLQXQfaaQwitg4KwlQdhu1lR+FRyZwTrpu
T/9g5VH1RJMmEfEqAJvr8LRik6TP3CHSqrb3FPH+rzWwXEGwXnVaSE/Lfo8yrvAGGnQWidIW3fWR
CDq2xhSdk2oOuX9FZTbVV082cl9DIK6E81W16OYU164G1puQs4ePaxxP3es71wLGuPyVRBQ/+6Vw
U4WoOOpZZlYZXAo6xGxSwdeRdKNpcG95E3IJS+zKt95qx8VwbV+fmeQvA9/CSOZqCE5U7otrhFeA
EyzVh17kU2X8YGyfeX+PDh/1AbBZwpF4zkmzMsSKM/RZdBwCD2FfWNj0PCD9xsGpxV+oOxzKF1I1
Yr7noP6qeVT+rOnvs2lz1EcXvDkdmjfNk+BUEOHuihbfs3xZ4/BFEWpaELuuVjIhr5Uepigam+Zd
OfyXGYGERLL/bTagf1j7BsMmywdyt6Yn2nby/5BWUKhzClJmldgyZDfQm54OWbeD4qRz8mq8XNhj
v5GCMIwxZEDMvvbLjE2qvoUm1tTYJ3nIUaErpzljwtHEzn0dLUnYyLJMTvMhh/XfpEaWQaZ5O7Jm
wCP4/CeyNafHPb5wiS1g+gJ2HhBbxuhxEtF/SwIx8rFFVu1CCNZkfwK1wr3ovbWtt4BF6fXGX7Pw
CU0Ht8vNna5cNKGsHjUozQor8ojpCT63RotGfwBIoMfIc3r48KLCX8oOBhFZdw1JT2AMPprkHP+8
4t7cb2XrauVLK9chF63LdeOWiQrw0Rsj2UAh75+BxRo90ZYKtV0VcQB0sRovDjsk/ryyIuxgwx8i
SwngLtT2Ew+81Hzda+j+xXTptR7c8Ui1uffeOkIoCYY10cEnnrcx/cWSxFSScP+CHv/QBCRGEChA
pT1kdlgCEXzTihc08oddANHjM2zdUiZtooEdAcXbh4ok1jR+/oopqpBlba/WF4xKUj7zV7WIXj3W
MooU6y5TvXaezO2gkiBQfSAg9j3FUMfS8d3rNkTkP2Cx5JfOkhlDXhXLY0PpTQz2pJxUsOGYyQJQ
TATdYJLeyt6//1IwgZRkslAMgCZ6c+u/WKDHrt+UhCBa1vHYMwcFrZjnZHDOiTPo17cQ/6z9sF4i
FaGOZUIQdKs/av4T0Z5v26h7WJMdggySSBAavE+6DDOVzc2Ev+t1Tn6OYJbO7OxzutX0mQtVT82M
vQdsxLmwGV2eWzfwj1azYTfw02PatzB2KxqYCj07rRsLzwW9BJX35N/PdxFxOs+qfzdqXnxLWc+b
fTwtDrWUafiLwWUz3hgdBelwndTf1lxsDSWif5pq2U3kADjjrIBzDzHmcCc6ayz1EtBl68twjowY
s0d1WUpq7Vavkr8RzEG5b3zcmhrMAXvHrL083maX+x0kgQLjAqpsgACZL/IN7K0mh/HPyf6rKgnT
tdZFOoX/M7lrxFYPsvkeQnYcm2SOaJsmzWHeH2s9zt1w9C81MqLmupkwPhNgOWT9ksswlKbKhFMx
vJsdnXFkqt93+t/C/TStGObiy4bqW7R47+fK8FyWdmaHuYICMLMQlOjx1x8suOsDwiYqDQzySBpR
VmVLITR7nTcY4IImCsLZEdRuMoLq7+xm5s7UelOGj5uVn2iJKPiwEoIyerX+7m7Fi3PcP2mLIRap
umKrFEmlCrpn7OalKpz92wBLqgmZyE9GpBtfCPitgddVOLTowZeJOgFdLVeVvG+8Ou5VuxGUcnWb
qko3zyElpDFqLEy0MjGK5ktT95nlh3ro77WZMi40PHx9QlrC2ejTFcCha7X50nUNwr+Vjawc+YeT
pyIy1CMqwrKPkYtch/zAswPxNd2fYOjyqdAB/rxS717zjdf5eYH63rYnE/RsjLAm2n4hcIv4KqMi
RrsMwKDGiqwazE3B3cNrVvDdBajNk0oMI05lDZ/W6INmLMJU9RHMTpifIMKzkaCae9o/TgUmCD0g
FVu8KWt/fTTSQGHIQ2jWOLyY7yXpW3WDgpyGrvG/aXYOyaEUwulmGdTbd5LpDiCq57UdBCU2LFUx
r9Wr19TVCftYQASPBoCzT8zqbfgVMr8vqwapk8ded0Y2MWnsJPdUlopbgWYZEPwGMgEi4fpHN1rp
l3sPwLs4l/dvy03T3WmPqlU6iXocj4O2PbXufjb2QQ5+BzqZ1SOeYe5I0BWMNQ470tdd8nWRDQ3b
94WqMVUWEjv77XYtHE3945Rjz3o5UxeON5k6tVS7/2sNGBL17UseKXoNVc+nO9bZU+Y5UoyozXs5
go+/6p3oL5X/bYPcuJyCG9ohc111GYozavbIlh22cjgfAfCT6re+4rwN47pAXae6AJt+2uXYTjez
1QbqAECBInFJQSBT0RerM1EblfnhnP1Mlre9dcUhXIiuQISqEikxdrLOX90L2+vBgSPkdhDaKDgY
p6WYfbw5FBJjfgAa1nPqSkhoQeW5Ltz6AeLBTUGlRzfweNDzmSvYyHrcsOkNVThY/CHKS7Bl4YuC
EXTzVdT1liHQU41kHpKTS1ZIJxe40UHqa76w4orQf8hBCq5zU92xRUP5xfKvtalK+WfRreqlThic
sMrrvw45/ZfQvkjGhsmnJRLpz/eBJ4CSeps0D8J//rqEbmcU8iUs4SgeZbLh25fsjm8JhZA0cOwM
zWwDnUPz6DXLoKyYus0FWPH5x7j310mWkwNKjoEnzQcdojMLtFCbRUmyaEoQ+NREQ6J7+EgwtGrG
vkEFpZUnTQ2gerI6ZuZdOgW17ZBXqmKc2EPboMO8dbNHh4ut7bhpzSL3MBlqcBqJJ85YI2PRqWv5
fGatA5qL798DdpX68CZzFB0koedE9qZpTquG/cZAT3eddwQ6HLaWHll24/jbcm402Z1M3KonvcTu
1pr6qbkrRFONNpUyQQQiijgcsUdbQd4aPrhxNThjRIq9ftvBHGCZiInCUz4R4997yr6ky2ZFl/gg
mcW3q+AP/mmyizIHvt83LYL3G9WXCfVSIhhw+d5Ty/NyFHfY/CPTYKpyrhe9lHjZTBBjDbjr61Wu
ierFku+O8seCQiCXQKauSjQaZO38kD5wYgSN3Sy4TCJouxdTWsl0OE8TgNt/ktDSm90kNI/w1ybR
MuJg64RicMvBE4OaraefUGpYEgAAAwfAUJCgBiA2LQZV73bocjaLqzJ3MqR6JJ8CUcXzCgQAdMmJ
S3+AWH1iVINkbaPfw3q70k70Qc/Hq7awDPNoAECnpOpTBVuE+RVZ9p3J7S/wtVma/jpUsC0YohSR
vEj5NY+XwWr60oTipJ8UB9qgVhgwu40TM9NXgAQ3qZrdJUJQvArzzO9vDvt7AY8eyzYjnvA5wpFn
QE6GzWd8qld5q5MjYL2BlEonaKEmx3ShAeHpffnTaRrgio4PFLplByvdZmM1rgWOwOVFqWiPDVdZ
7OyfGcn/zGQ0t5nfnqWTwDxQXnmv0R65Gx0jtHkKWVxnye2FFJfK5JBQO2WcWWRyNvuIF0Fg0mvH
5ZQog8uBUlx4jjV4/2l3ug1AVAnMH66WAkCsUgj5OK/uARfrRw9ZeWz21B+nk3x3CvZjrI7Vb2PU
jjsFYjiNPyx1lJD7h8XC3vP/kMlVjbVpAU8bYmPfHwAw0jxS6IpzSMfrWaPx/ZAjBY6SerW6vdLl
QHhvNtndwdjusKboWkcwHUtaVgF2JpYVndfsnqpJyAkx8xSCe08XYPpSxLx/eLHn3vLWfs0P9jv6
76LqleJ6LbKmyl9o2K/+yWMmyc4nQiwu+9Xt/7hSqZoeSJ5LojR95JnqBAm1Pr5+e/kgYJ6s50aW
Xbj+1GCjNw2rgO8AeYyLzL9FAYPpC96G5xBsiQ4qBj/ZEBsltCynEe1jPozF7R293MIOAHldVTYF
9erU9Bl3mVb6fjOv+JkJKlfASQkWKJGhQGZ0iISPsYE2Ly3TfBv2YH4WDwILYx88O2iqJsMp7a/5
aoOfGYywwqfd1SXuXYoyCGIe21sQjzXRRP2FgH9yHDPB43TanH6o660xNkdQzbHIYavJqtQ41Pj9
tW5+NaPseHPK22hJTJrUNeBBqmTyjtK9U8sNAdIWBdxMkzGbiY1ms4VA93rB2ovV5zdpAqSvv28L
2cJ/zFbzULAHy1ZL+FNzd66StYvNGXQDiJSLBWwGPZvm34yTefma3UL5H1FzNC+kgjm5+NmJJM2k
7q5qQmfZOistDEQee98Z8qH0UyM4aoq0/mzupzdgA2/ssJ7erx9H8cAlGRaOdSzmnxIvf+lBgaQe
kj4FV5q4P4pRKc53VCjrEUe3PUcrUeewF5WjZjokS3d839ROP37r6dE1zuhJ5e8WByQlSDQaIase
hpyTnDKfGYc9ItruwEkw9Wk4HVdVljmncVFEGUtEOI3y/4YEpj0S9LUCCrzkvuObcenCAQaY5Ehr
JkhB4rS57yasoxUBJboWro3IAbOthaE6UJEvve0LyT1wSa2fp6EwI2C7UPG2EKcbXuIQjT8CQpKO
WREfAOBPJLahX6BHMmC+E9LaxIS1KIKNfNk6fP7/e/9q8gsW4HvgJhKKYbplCNdGxxy14scoejIP
y+FldsG/4y8eYH3hVt+HRqfomlbJto6k+iFReLBiEhI1VfbwDFMgnhPBPnQqeF27Hs3B0T2fHMPi
XLCrA4IF+PvGM2PT9sSDHK+MrEmK4I88tnRX+6tq4hD+e8t1zXh/Lo3nsVKU0X95uLsU/m6SCxt/
ZemvavdKFM1Emtd/0ijC+FFMHnNPPedVrcx3XvzJ/N9VyKIsRAnZxY/1RevzFbGE0TwkELRGKTIf
O0e7hj1k8rf4fwxhj+0A6z2jz9H1OpFED6ZVIMMjlzoxataNYABvbV+iNvBWVkzm8Nh8bxeEHJM/
KfI47LEomIEdJJ/4ZjBxw5gAeRfYdm2/zGk+OxGJcHSl4OIXZrqZ7Tgii1vx8anNt4Yw9r1jLzMR
ptYWH49ShRE06YvbezM28UE/WBHk6BYLupv/xp1yPJJuSCuh8KBp/OdbWBO56/Vr2+cHCIUzGyTY
wVkiuf6aq0Fv7nA57I4c3JEHgZIsKph7uOtUPx6sobGGzU2jlbo9QGOLG6a387SlrngSgE0HQ0ie
Gc3ZqHu5MSOC7z8/8o/89ElGCLe78iRN/bpn9joPS0BmLuMwuxCkYy+uKSO2oaebRNxeSTO3GBh2
vbh/E5AjopV4Qt9rCOluUJCkL1bIGGn1WHLSTdAkSPmHpnJg14+wouWz/jh3LtWHuPdYFctDGo0j
xdgWP0lyv14t1Q2NtPCZzQsIxElks9W405+5QMnpSX1+OSNsemylG0uagzzc9yQkuEnK8Jo3I6Sc
Gt/obKfBb/UO5nn8Wa+X52EGu5Z9iouBXAVyknIlzvF1FhyfkWQyOl1SotjkVkOlLqLjt70qSFar
omIrPDsdgFJaPf+LaW0hL9NWVGlk9zctQ6cO3ysw2uxmR4JC61+ah6JlXnX6zgUT6nTH0ysIij4V
nC226fQWSmtAD+tE2pHT6WVqrNnObSy6oDj0oBmjk7c30ApmKJ4O/608PC7zgzpCijuCr8rZl1ht
R4QLGqsRmBBMhQs+Cd507Nf58eJZZ1lAlhNPcz9sK6+rZR5Ox2hwnkANnD468tPpasMJPBDetfzs
kAtU17jFNs7o327nTlZJi7+hgOKSQoaRHOyt454y6F6S3oOXZSQLctnUXXkPVzSV8iW93ZqyeNXw
ZmZ53lohKAzwSPmDsJmwWBQjpyO/oXXABEFrp+2DUBku5i8Jb2LYshc3nYUdEgg4LsbZBGouGz4f
lxAcB5sgQc4q4aMVxtHRVXLhDT4PNIerYFIr8+lacX05jcTZepdxjn8HZH2ZmyWwW9kxAfb/YsfB
LBWxgUMTR4ljLHOcO9TqdWheR68vlwXDpbA2WWhSLFvRS2uGHC9nm8/dEp+Dvl61CKk9XxsJgmcN
ZiOuIdq+jzUO6aY07jy/KDA9N5bWM4jJNmuhV4HzCAR9+6Bb5MTy9R1sortMyr9FKcazYWdJAJT+
hD4hbROuVvBBxJgHoizbnpUPGO/F6/jbfSQWR87X55tqIHHYAdcBUf0xOcbSjww5+7zgHTP8RJaK
+z+5OLFNpOLDJFBjsuor67ToP3Fhh8mbrCPhy+9GS4sjXkCt8i8S0Py66qT0Cc4b1Wmb66JNV2Vq
FOKZwr4hqyH7maatYd7nmBI9Kepov+Z6ve3Gtb9DOBFpyjTUlgtSWMEGObx+EvxYEdvAI6I6OMnQ
TmjRoLS4qxVfB9tdDKANDTsQaqSmj2Q2nVJL9oyr5uZEIWVcbzC836xvDc6yZ4Ss3yThScgIhYQT
1EA8XLI9Qddj2h+rxkZ/RRgKIIWdb5gAtjFY5Q/SJGVKGdQhPkjwsP59WVMW2CJOXRPXrSEL+jxt
/qRNutCMEWkGhbomraRJ5tSc9VYsKZxdspnFWx8QrTorH6ylraHZj73R1k8LAZkVaJHBdTMLq/A5
drq6QfRANRiOmv/28zu26ifEgPiiRUo7LkZVszE7Jo2zHGSr4GT/MItgwSO4tUcETUJcYn8WTJc0
vSONizSXq0TOewDXMYfNia20WXPQn5CerKCj1msy/gBiNz9MwyJJcmKXQzZ2qCVIDpnF/J99w2XK
06ofhednfOsJ4bu40Itsgg0NT0MjQOcjfttH4HsYv4CwD4qhAFMaFeXgNBMd6gYxQbIqKVLnPB65
Y/pFulWSPCiDnMCQ3N8eOUwol/h4TaYLYs6xHIuCR8G2W8A5l9FfmSQHNFzEuzjy/GiE+mqF2GWz
MPd5OUMF9Q6VsVazsA9celuz6xcpv8qLM4f2sL7eNBuGVfj/pnwzo6jWM4YQpTlANg88iXguOoNE
4jrbBZ6UGuqA/9jLHxQfcTR75vSFrh1ofEjEDcCMox4L6RAHrVHMI0dSu0FtmtwX7aKZeEBQ3cs5
5l4MrPqWKE10Xs5qeCz8Vu8Y4Cy+26DU7F5qpdTMO88nriorvCbF4sPM6xQJ/kV0AmXq9sxEe0R5
bGsJsB2aSsZj80yuvfOBg8iGSzlfCAlEXIaeMpRiLtKj3ARPIj5rdzSxFnTaEQn4CjPnRZG7A8iO
zbx1oYg2dhUSM8GuwBS8Fi+SjqQYNhJVxOz4BPUL/aTpt2fh8e0XvoEVsJGEr1AkmDG4268RRos3
6sF6Cj5wrcmdhsK8qC2IXXxHBcOd4DYDDKuImmi9XIhQT365Ktn3ItCLd2KUL04d0qV1YH5RFEx2
skaKvFF8XUDwU6e+brSR/1qGU/ydI6GGAb5tTZK+DLPDM7ygkp+Wa26RwjGt4YERVSEy2EoHA+iH
16rlfHysspZjaK41i4p9JvAO+JLqFpvzuCpZwnj1gRZWYdkc5cpcI1xDnNMG7be4fK4sh1heoUmc
pvNDKhhcWF8b5YW1N+0CUYlbwYjELfRThyZdtlA8iM2qDatUkscYT9+1FBu8mxDXG+eBDoY9sRYh
MeAK7xgQdrr8JViqYN3FWZm7Qp6RK5VknEGQGHQMEdngSVjJRXAwltUlRFQDwvRKeiW/GUKkJd1d
n1hGC9F/5B22jv92bLHTjjgMGZ7kxhWTioEwx/XbA3A6k1gQst+7QqNAhMdqGXmtXnG50Ak53gpR
uOFo/ImthfPFcgljOCdZ3K63vTZx1jbzCO1ulqMqJt9ndTxKaR6oZVo7N5rFGFplygidth2baM1M
D6TgC8maFxp4GYOmjNY+EAkAQDG/4CCGVDdc4JZ7nF0+jyFmARUynVTAC8CllENVhY2+b4bQpWUd
uuJ310mULqnie2zB8b7XuDuDhYrBAkfMh/MPtGk3JMWxby081lWTWJfHwrN2Umi8Smydv+PbYu6T
Au9kkON5ig6pJedJ5pi+NrCgnrsW0mSIMURCKnyQrP9jzYD/MghlLacvYc5J6WCdJughyWw2F6G+
/tDmQtP1qpZLgR2MLJtogy1+H5GW/rZNRwl9fcwzJ4SFPbUMUD2fnNhS0c9u5osEX3OFK1telJ0X
Lk8AHeO4Ojxf01xattC2Rd2eabbAZv+L5CcOUXyac2RjwbuPAdzjGgKGup6W9mVHyLYdl0VDzExY
p5VPKW6j8KHRP5YjBpmjWI3dEVKtY57KAWd3tdEVjk45qTDnklxyAgcQIyz0sstcn+Ew+i0Bjn5r
07cVcmGI97KebAWtWd4sVvIqaJ/PGTv3cd+aYSCaZyvWXaZZz+K29rGsTuLlwMx/LlskqjcB92ZO
S7lHPodFIo4C9CVQEvP6wwc7id8/nI9KlR6LD+hER3B3LlvnPpEgfVuVNCSA7rXgM5OOyumhbBmx
d8pb6/84qmMJdsliU3rOogtVV177D9OuEEkBVfEbVQJ25g1ZfX/GZbszimmbsoVr89GiouZAZTaT
B7/+1f1dbvAiIl6i4Ah3kgUKonPG+UOOF/8WHAjWxbATJkqHaAWpjT6O01wL++R119fA30PIZhj3
xMInvFmfCycvsFe498q4/W0h/IpOpZK0F66VfiLD1XC75Y4UAED/9rgYYfDkaj2UMtF6+IS8CQBL
Qc8/bt59D6ntioSggQ0EEdfMrDHI/FQyAyvNjbDjsCfqDbsN8ua6XtPB5OwMbdqrHvUVW/G1a4x0
8Gw4aGVRLufQu9p5Km1sH6cxOkpLSCe1xe7XMOUKCs6MpW9utO2KAQbXnVUvQZIhIvEz7g6vNQHv
EJzTUGWoho31K5Y5ssL+0jBCfNSujo7E9RVgS+aJK34uevR6EyNMq23TPKeuv4j+kdGqH5LDOlm3
/nA1fdRPOLlmQ4iZFDSuhnnIFBsOZGfzikVus0448gzZKMLzf/V7RnKRzN5Ff+qONv3A8vAPtHuw
U95Fp/XQ44Roe9kqV6NKsgi8xuK3FxS+IZtaK6twasawOl3dcKgc8J6RlSHIYJen3iz0RCpLvMp9
cDHoC8MzChx1STLaxfxPrA2gtJovZfmqqkrYBnh7/pDMP5dDJ/6P4Gnwzl04r1DDXqzMyWJHNF9Q
BYR+dkxZ+NmvIU0HeECeM7dqwiGScFqetme0C25SxMq50jU/m4PWNrbfuSJYDmPEuPDqTMv/oa2N
9p+8CCiuSxnLmc6Iia7XPtrTcFnObdrfj/s0pXH1KuxMWljdItc69z1odxYGjYKTSU3t2f+n9XqI
7qDebLNRPg4YR9Dnwgw/Yq5NcFIT2NUu2p4n96izrWXwxhjkCkGHpi1BRDhjFVXOGQ7Yc/O0NkQd
0+pksE+TGR109d4G4o5Ly0ZLY9S2HWaMgf75fgn+sbH9p0eribwGCw6ZXgU3W1p4dG39muUPgFjk
xFUvbJtzxqpC4yxGaT6OaeSGLiIXGlNCZwfsMIVZ/CIEpTTnD01uneX+d7TQXiTfZ1f5z28KK/Z9
Pp445Z9nNZbyKxusVjvgYfEvtV+0Aaj1EGx6UxfLqZRlw7idBRvwTbEjaB0O0dMUWhuujKBmG6iQ
xYa2T8DjgsLNnj5E/DqJ26AfXyJsKTdufNe6Aa4b/lamkeR93SE5JQHxPXx5xxKw0qZAywR9TTYS
8VC5vFBQY71fkW/aMy6dDwRA2oqSes3KRwhWkDCBhd9+2MeCwiYUz3LOPWRbMpUOP/4YVIelubnw
AifHwdaXmhe4cF1cxrB/5N1n0+VjQaDpco2mkfwb+sN6AbgiLREoi4QdtfTU2oZUzYRQr+zOSAoP
JmFKDZxWMK8Kg1rHkTni1qIySgmebcOyb3J6IaA2zryfh5dK1AXN7f+xnb91giiJBrRS3b9dBPHi
ZP1Pb7WJTSlaE/TVNciyBe6uWPyPO/PSCsIvL26fjbQMAgFxekqTkYFqvstgYJNeR2YMe5WZ8fvk
mxwSw7NWrhfVV5fdqmCyXnogQftU1efYK63TeEnHlbu13R5/OUgU+fvIN7k3GZ6DkxBtOzDW8pUp
AzgPlg5x9pOIn40bORAsz8FNPlBi8Ol18hTgQ+nV2Bwh/DLm3UgoKE5C4WlD3dz0xJoY0/PBn8V2
UakggyMT0W0yAvmWA6RDQB66kXkKY69YoH1AebIKd5uqzsnYB098Tx9mV0EMe9sPxT/3vGAS04Qc
ssCASfzDjAL5zPT5SL1iA2puhQ7SEaN4j1BWkadZzB1+P1AfuKUHZA6vQjkJXwGmMYejD2obsGy2
o3AlQoVCC34ZsMFnSsr+xdJIldCDnrCmfslCFgrwdYW0tUoCJWk7Ihhg5E1u+FW5GNSXFz672a/5
87wbbzQWXrSIC+7NkP1TFeojHM2lGZNMB79JOWfbokMFOhGUwrMj6BPj7fcdiDL7+9z+ke6U7TzN
yMSfeqiSv+ATTKFu10ZsIerSfi9m60e3tXASLQNy5d226Z4qkG+aqX8KshYdaC1A6XdGlmJmTcPX
kAVNeADl5pIjGcqgygpsW7iYtSf43UiuvNYStIt2OeFiobV3TW47PAk69iZEsB+m61TccEM97eRU
G9IVuIGgjP+n+xxw9eZ6ZLKNNciHLDyB7uCAnw75YUn3eCreUelxWkzryjHe3Hm3Mbk1dwxlf/ev
LEx5UlqrU5WdLwgdXqlKNmXW+U8TFeXnA5JP23tPEMRFrmM5pMPUI8cqy+fzhUEOLVQ8O2C06ZUa
kgFLoxB/cBDG127PqomDO3PBpZZCL14qCZ6AfOu4f4K0qYnWe2LO3pE2uy/GL3K3+DfJeQCvwhS7
1/VCAULARILVM5el+tFIyf0xne+w+yFgQ5D4oQMpd6b/0h+n8gxHvgTp8FbcSmXs3voSfkh89N9k
ATf+pVByMLInm04r7nJ0iBYPth8WqxaVEoNfVknw7BM5uZ/Xr/J0G3rMzLAqiCCdare3cQ2u4DN/
uMZj/+wraGu0uVGnzL48izhpHw7c3w/Z4EDPTKUqBjVEDYUYB0FQGcba6xVcuSkH30DNPAkqQzep
6uKFkIU9TTjBX1EY2ZDA5FvTwsEgrE3acCdb9ZJ0uPaIA2K1fvNBoVm56/rsmKNKPvreU253o4sO
EeiG4A8bMemBbRUwZPFRW6DsHHdXgb37XEZEPxsORHxAYfXPB6ju7u8au0eYtV4KJcPTrOSmiTJi
JIUYl/o/ZIjVvaRpOFHws6XTthNIDvmRGy77EgxzV17JCsWcCdoLSdLBRXLvlpGL66MvtKcmw5mG
/QQfuk+x6IEXoKXpo6jhO0OchNEZdfJEO647q8mq8r9WpZBNLK9SbeC5D7UVOihF7d1qGOmhsvuN
yjyDzefCUfynOh85WVxcmKWy8OsRASAHdm49XyQETBQP1qo1X8HnWxlrLX3zVowz18QSaNXu1wR6
ggc7shIFuGRBoeDP0VxnQrtnzWQD084SrWxocAfMToUNROHZOMje+Ufp7dBY+smXj6jifnseEL4k
DFeyEI/aKBFEQyMEM9dMTmLvDA1f5RaSWtKnSSRrVLyHP7PHR3+v6/g/cxMka5iCT6PDgI6NeX5G
aCJKj6YybL7ZZuzucHLRArf18ZD5WgTR5yWorxkARCZyZfbvVhizsE/WfuaPw2A2gPF1cWgVBx8O
JERDfJ4RAMQ2OHJp7dXqP56tqs2sWelQ4RdEKBWxTiQwdqnknPk1pAOGQNBugnYYnUIvKWYcdl9l
gmxk0vE8jU1URfFlNX1/n14TUxUFDQZQCgT+1ZMPxDe7Boq+bPg2FyCx4V5qyTgOdnXFZ2+kdkIK
hgD2vBQAZY9l8dtg/M/lIOVEx63yQ7xQ2DYE66HhGNJO1M2lfeHBebUByaq27EPBt20DILB3hfzD
Mo+FwqpJUZIcgCxvIHGochmqq109S+jGqdKSAu986iAxpvFOrY/KDtmpww35WnSNDSfYEXt197Yt
jkQgTKPDvNr0ZzbOAMf1lRos8kyJae/rEhnHHC5C9SVf1SrLVHoRw3/S+eK0RZ+D8FCzYxxrNkrU
/w4oIhXhSL242ccXjhQMzE6acdtYFKz5FhOTYC8xhfGacNCgBhdoTP0XUmuNl8lEdR52J/20ebcD
JB5ZiDG7YQow5KmjAxQWaJCSW1j+SY++SZMawkxF0WN1gtnADjKcVZ4+klxRA9XetV4diWe4v3Jg
tiHi2p8y52hPgm/tWhD2WZvqmjUvWB4c0N9AahIzWHyNP+cBS7qYAdSnr8RFU9x1WqB/wZT0LMqX
dIXKLakbDyRclNMN5iRkdkpGe90bwWc0cw6sMQtAd3Pb6zLg3oottmIHO6ZBEwVxEp8WdY7n9LON
3OQP+wMp6D8wpmamtne9NaUaDgcw5/4bX38h7uP0sfPyLzwUe9ewphxnDtw7chS5vVyRJRfsCt0b
WVE/QkDFylofSmZu1gPUjAuaSyR117agYqp2fM/vm3GW/gAN8tvubm6vNYGq0gJ56W+qxq3HYaMb
GbkvXATBFIfFoCjAuGwjWVKa1I1rtvGJYr4QcWpySJrkq70fGZBuPXhb3q58lYoFnIW4t4BLICLD
BVU/HKrlxJJTqM8xf/jKAJuZp36Bj2mk6XmViLEpymgDMQY+rYDmHYNcFoEws7IbCz49+y201/h7
5BbLwrIjNV8dwA1elSRb6io1bFMI6cS/kTQApNL84TelavqizNmAD781RFSG1tcyYz4TyJKpDFJ5
YKY9hmqL1WRZGD721MmepVZwxlUAKviCIamPZd46Kp7wYK+XHVIHdEpyRubFgrn3VA7Qo4/dwfZH
qd3eo0TNoHAXI3ctiF/SL6NutK4Ifw1zpLo1O2t6AfVlhaIk8+Ndglrc96quVWH/FdLSkgVFXpZH
oYpAV+k8q8JRHU0EGyXlxV2hIIg+enJMimlzWSPhwbfQ7je5EftA3tH8zKYhJpCIG/3ZdDZEJGFq
Xwc4QXUq6LZzj5G9v2c+yLc5j4M4ljr3aiEHuB1R9J9pKHAyK0OrbGkSy3mkrkOG/rUmkCx3U2hg
GD5R44yRagKNAzMFlJK02hbtzLgEeUnGGIeD4lXnxatmLAVp3wD/NUNaPijRglpfh9/AJEBo/f71
FWU/McneEC7/vWkjpepG2tl1yXjv0JP4ASXmlrB4q23r1o3qo4596dg2/Xp4cSvKUthI1OdyGDiq
jQ8x8yTNkxeXGIGHHftCfAw84Mtro5T/Op/3SBY4UNHGp0AkRMI6zac4Tr861FxAVCTUxg7ufaaR
yTHTXXBGeIgK4WBAw/xxHQb8hbRVWB/H4MOB3XxrpRsBVfAp58uqAP6Lq1zPsHeSWeZNwDQrDQKT
jPdIMb6/+HuaeNaac1emIa3cZ0clvqj4+9TtRnM9EX8goTNzLsL4WTqWSwbi3cFkPGwjal29WkBe
jrAcLwAr/+hVllGxCPOsp+5yLmzWlT5YIe8igS0OuVNYQIkQOsbjXsfpY8UdgKs+UAbVio2eRnFC
PhLr/sI9p62wNj8N/k5r+GL2LO+9cmzwz953vpbaR+u4ZOdh1unCpiJClUnbPzQypF3JW75P+1Va
gSnMH7se6HiGFqiVsGAFvxK166G2V52qy37I72tS9u0o0CLzrS8bmVWYcv1WB0ETACCloUniGbKc
YNHwAu59RVdfAwixNhkM2cz0CSmBWWcYc3VLsaBWYN2EgRTrSidtgjIH6KsTGtimhmUp2hPpCcEl
hh+l2zYbIh+R2z9hwFqxSgBt1cVbR3C+mX0eWDWCNE0S0n9nZEpwzFHkEvRjMtXPc/h5HQ/rlUTj
h9dTa7rKDFILhv0auym16aRHLnfNcBabNFs6i9wpdceAKejci8II27NdNOwge148+pefszusyYgD
FHSnSIxJH+rsZlWQY/IOx6Po9sj+qwxmvBuy9bN4oiQQdfD3ht6cixyEiqLVnG8SQOWd+UVHigx7
jBQo3iw4scS/2/r+KkO+TEvX4/66kjQ7x8lzv5S6bzsv0cZ78sf/r6RkgcNd9RWXPQrEL6hefEPJ
sDjbxIhADBBoq4+SV4qRJFEzpP4iVzoicDaSI6G+YJxILK1+vNzeYEgbFZDPbXCASQOdSMoSMPt7
Vpr7+uOy04ybbUxEPheIrCXssm7LOQEWlNhwz/6a0alJ7TFMVZztFg5rfW1PtN07UGgmVR4jQxYQ
6avWj7l4XS9W9MV73c18iLyyjkLWGIOvI37tQO3X3SE6yfkBWCaSJAkTXVsZ0pKeJ2UOiXF7fCbs
hr8dgD45xzWJGXIMq+bkJkx0gsXaFQJBBiJhoFJucP1GtGzO8omJVXV0chPPQzmGOVjOoXOog1TL
l/BJSK+yq+mdWdvb+Q2w14az6isuP8gKASXwwxQaHG3Jl99wP/FEYy7pk2EMrKMe+a1ukefML4hP
teYBSR9EZhVfjVMx5Sl8U2kNoDVgM/9vCCqOQ7w9s3+YVbkiPHigOXebWTuolzt9dasWnVS5XT5J
crNFJJoY/0+JStthwgPB1dvcIeOhiO/P7o1+tZjEacg82WJEhDm2ob0pSuhxVWWObOzCQpuMiGSD
iSuGdXFAS9XmPqNJGnSx/wJcZIZX85xNZ4hSuWdH/Kf5qzcjuRjvubMl0KgHRuS7cOtWLYDrbjbY
/jaHc8eqNKxl3sbT+5xzBc0gdwmNBxMsObFSK9KNXpsuAcreX7JPb32MIhBp0hLk15TnfaTprpQQ
QPaUGDYOLnnqiwCb00c0UJDDYFSOjxOqGHMuX5WRKGhyr+bcWezHHGq0ys++c+b26IQxtKTrDVOe
UBALqHVz9NCpzvdmz2hD/CHA1QzqY/wuuenxovB+cPPoPhma7pzcZRdbKhZKPhX1Wve9fpSyzl+o
3Z/Lh0pdVm2io4n2dwc5O+/Vil5q7ExP2mr5oL+afmx3VH5KOzn+u/HP7y1GrzkICZGIBAuLmV3f
dKOFNZCvWcZ4NVS7agBQz42Sb0n4kWlWQPvJeyPZLpIbal8z6Id3xRqnBVmJD8TET1oXii+cWFC0
FL0GtLtOk426KRJDpvP+4K8WJ2S662HTnr3Ldv9IQZsw+4PiuIfecTdn6a/f2wBITJkvlO4HMfSm
UxOFVl1Msa5NQ8Uyn5cd2ueYy4YNX38De5qfg4yVTiESRI72U0uuKciyZbfmphe7YWzxUnfyoeDj
0WEa4jkeTRBTzbNp8MBi2iYAwpJh3nKEiKoNYvSARpMXksH/dO8UEer6pqbfatEDo/fU9Fm2nHoW
PDocSQOYUbMDqZZY4wF6axW3GSjwfKQua/7WoNuGoYqp9dKA3+TW0fn8Xt4OKS+PI83qVZ/J0LM6
ij8OxWcJpHC9FkH7bV8vPg8f0yLSSZJKn1CNUGgicyN+HvfqvCMSWNHLXwhYl2HemgZFweIJZuMg
X53FjF5h9eQHEt5ZC81biYPV7SQWQb5+D2dnQniWtZP6NsgotBtWEwYM92VNlHpWJHEHGjoSsK5I
aSqQMm7Fe/jiQyWFiJSje4yHd1tPTAtKHzlnrK7eoYqLLGlgv+A3h8UeG2wEhUvrYvOJMZa9L9fN
AypwQAIWwceqIvIPsH45A3ti5K+zOVONOSlFDyDapoNlDAP0OarxDKlJWIi3p9ZFPLWb/sLAKnZB
ZePxuFGXBHyBwE0vG60YMgeORbmc1P8HSFcT6puWEJpg9J8N/rtG7S0P7UfQnE3RrfwRSqpM/XVB
ksdIjVUlYLg+HmmAA0wPj1FB46jGr19BJWFZ7IpeTPVtrqeuATG4su0+IXJ8hLUapwPyXYIcodh5
cGsSgc5nzmhcdarFq7LvKNksqPk/j4WihLLab3sudjMasRTAmSGitPNGgPA9ma8P78w3hSKTUtDC
cbvTw19DoGHOLOIpUxzMeuzAvPEck/eQC5r8oy1BIcQZY4kFRy44g5vc5u/RSqS49NCz0Ot7G7j1
8+tJe4lvdvvl0sCr
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000000000011010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000011000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 1;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000000000011010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000011000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \p_in_reg[69]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \u_b_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \u_c_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \en_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \en_buf_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip : entity is "dsp48_mul_add_ip";
end complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip is
  signal u_p : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 1;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000000000011010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000011000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_in[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_in[10]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_in[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_in[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_in[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_in[14]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_in[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_in[16]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_in[17]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_in[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_in[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_in[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_in[20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_in[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_in[22]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_in[23]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_in[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_in[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_in[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_in[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p_in[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_in[29]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_in[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_in[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_in[31]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_in[32]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_in[33]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_in[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_in[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_in[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_in[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_in[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_in[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_in[9]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \u_c[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \u_c[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \u_c[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \u_c[12]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \u_c[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \u_c[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \u_c[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \u_c[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \u_c[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \u_c[18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \u_c[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \u_c[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \u_c[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \u_c[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \u_c[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \u_c[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \u_c[24]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \u_c[25]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \u_c[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \u_c[27]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \u_c[28]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \u_c[29]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \u_c[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \u_c[30]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \u_c[31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \u_c[32]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \u_c[33]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \u_c[34]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \u_c[35]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \u_c[36]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \u_c[37]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \u_c[38]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \u_c[39]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \u_c[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \u_c[40]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \u_c[41]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \u_c[42]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \u_c[43]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \u_c[44]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \u_c[45]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \u_c[46]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \u_c[47]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \u_c[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \u_c[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \u_c[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \u_c[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \u_c[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \u_c[9]_i_1\ : label is "soft_lutpair25";
begin
U0: entity work.complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \u_b_reg[17]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => \u_c_reg[47]\(47 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47 downto 0) => u_p(47 downto 0),
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\p_in[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(0),
      O => \p_in_reg[69]\(0)
    );
\p_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(10),
      O => \p_in_reg[69]\(10)
    );
\p_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(11),
      O => \p_in_reg[69]\(11)
    );
\p_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(12),
      O => \p_in_reg[69]\(12)
    );
\p_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(13),
      O => \p_in_reg[69]\(13)
    );
\p_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(14),
      O => \p_in_reg[69]\(14)
    );
\p_in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(15),
      O => \p_in_reg[69]\(15)
    );
\p_in[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(16),
      O => \p_in_reg[69]\(16)
    );
\p_in[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(17),
      O => \p_in_reg[69]\(17)
    );
\p_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(18),
      I1 => u_p(0),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(18)
    );
\p_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(19),
      I1 => u_p(1),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(19)
    );
\p_in[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(1),
      O => \p_in_reg[69]\(1)
    );
\p_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(20),
      I1 => u_p(2),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(20)
    );
\p_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(21),
      I1 => u_p(3),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(21)
    );
\p_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(22),
      I1 => u_p(4),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(22)
    );
\p_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(23),
      I1 => u_p(5),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(23)
    );
\p_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(24),
      I1 => u_p(6),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(24)
    );
\p_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(25),
      I1 => u_p(7),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(25)
    );
\p_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(26),
      I1 => u_p(8),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(26)
    );
\p_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(27),
      I1 => u_p(9),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(27)
    );
\p_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(28),
      I1 => u_p(10),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(28)
    );
\p_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(29),
      I1 => u_p(11),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(29)
    );
\p_in[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(2),
      O => \p_in_reg[69]\(2)
    );
\p_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(30),
      I1 => u_p(12),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(30)
    );
\p_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(31),
      I1 => u_p(13),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(31)
    );
\p_in[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(32),
      I1 => u_p(14),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(32)
    );
\p_in[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(33),
      I1 => u_p(15),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(33)
    );
\p_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(0),
      I1 => u_p(16),
      I2 => u_p(34),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(34)
    );
\p_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(1),
      I1 => u_p(17),
      I2 => u_p(35),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(35)
    );
\p_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(2),
      I1 => u_p(18),
      I2 => u_p(36),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(36)
    );
\p_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(3),
      I1 => u_p(19),
      I2 => u_p(37),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(37)
    );
\p_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(4),
      I1 => u_p(20),
      I2 => u_p(38),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(38)
    );
\p_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(5),
      I1 => u_p(21),
      I2 => u_p(39),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(39)
    );
\p_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(3),
      O => \p_in_reg[69]\(3)
    );
\p_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(6),
      I1 => u_p(22),
      I2 => u_p(40),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(40)
    );
\p_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(7),
      I1 => u_p(23),
      I2 => u_p(41),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(41)
    );
\p_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(8),
      I1 => u_p(24),
      I2 => u_p(42),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(42)
    );
\p_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(9),
      I1 => u_p(25),
      I2 => u_p(43),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(43)
    );
\p_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(10),
      I1 => u_p(26),
      I2 => u_p(44),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(44)
    );
\p_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(11),
      I1 => u_p(27),
      I2 => u_p(45),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(45)
    );
\p_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(12),
      I1 => u_p(28),
      I2 => u_p(46),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(46)
    );
\p_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(13),
      I2 => u_p(29),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(47)
    );
\p_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(14),
      I2 => u_p(30),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(48)
    );
\p_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(15),
      I2 => u_p(31),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(49)
    );
\p_in[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(4),
      O => \p_in_reg[69]\(4)
    );
\p_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(16),
      I2 => u_p(32),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(50)
    );
\p_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(17),
      I2 => u_p(33),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(51)
    );
\p_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(18),
      I2 => u_p(34),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(52)
    );
\p_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(19),
      I2 => u_p(35),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(53)
    );
\p_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(20),
      I2 => u_p(36),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(54)
    );
\p_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(21),
      I2 => u_p(37),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(55)
    );
\p_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(22),
      I2 => u_p(38),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(56)
    );
\p_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(23),
      I2 => u_p(39),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(57)
    );
\p_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(24),
      I2 => u_p(40),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(58)
    );
\p_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(25),
      I2 => u_p(41),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(59)
    );
\p_in[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(5),
      O => \p_in_reg[69]\(5)
    );
\p_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(26),
      I2 => u_p(42),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(60)
    );
\p_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(27),
      I2 => u_p(43),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(61)
    );
\p_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(28),
      I2 => u_p(44),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(62)
    );
\p_in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(29),
      I2 => u_p(45),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(63)
    );
\p_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(30),
      I2 => u_p(46),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(64)
    );
\p_in[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(31),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(65)
    );
\p_in[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(32),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(66)
    );
\p_in[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(33),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(67)
    );
\p_in[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(34),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(68)
    );
\p_in[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(35),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(69)
    );
\p_in[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(6),
      O => \p_in_reg[69]\(6)
    );
\p_in[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(7),
      O => \p_in_reg[69]\(7)
    );
\p_in[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(8),
      O => \p_in_reg[69]\(8)
    );
\p_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(9),
      O => \p_in_reg[69]\(9)
    );
\u_c[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(0),
      O => D(0)
    );
\u_c[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(10),
      O => D(10)
    );
\u_c[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(11),
      O => D(11)
    );
\u_c[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(12),
      O => D(12)
    );
\u_c[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(13),
      O => D(13)
    );
\u_c[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(14),
      O => D(14)
    );
\u_c[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(15),
      O => D(15)
    );
\u_c[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(16),
      O => D(16)
    );
\u_c[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(17),
      O => D(17)
    );
\u_c[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(18),
      O => D(18)
    );
\u_c[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(19),
      O => D(19)
    );
\u_c[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(1),
      O => D(1)
    );
\u_c[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(20),
      O => D(20)
    );
\u_c[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(21),
      O => D(21)
    );
\u_c[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(22),
      O => D(22)
    );
\u_c[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(23),
      O => D(23)
    );
\u_c[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(24),
      O => D(24)
    );
\u_c[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(25),
      O => D(25)
    );
\u_c[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(26),
      O => D(26)
    );
\u_c[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(27),
      O => D(27)
    );
\u_c[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(28),
      O => D(28)
    );
\u_c[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(29),
      O => D(29)
    );
\u_c[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(2),
      O => D(2)
    );
\u_c[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(30),
      O => D(30)
    );
\u_c[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(31),
      O => D(31)
    );
\u_c[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(32),
      O => D(32)
    );
\u_c[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(33),
      O => D(33)
    );
\u_c[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(34),
      O => D(34)
    );
\u_c[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(35),
      O => D(35)
    );
\u_c[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(36),
      O => D(36)
    );
\u_c[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(37),
      O => D(37)
    );
\u_c[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(38),
      O => D(38)
    );
\u_c[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(39),
      O => D(39)
    );
\u_c[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(3),
      O => D(3)
    );
\u_c[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(40),
      O => D(40)
    );
\u_c[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(41),
      O => D(41)
    );
\u_c[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(42),
      O => D(42)
    );
\u_c[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(43),
      O => D(43)
    );
\u_c[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(44),
      O => D(44)
    );
\u_c[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(45),
      O => D(45)
    );
\u_c[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(46),
      O => D(46)
    );
\u_c[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(47),
      O => D(47)
    );
\u_c[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(4),
      O => D(4)
    );
\u_c[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(5),
      O => D(5)
    );
\u_c[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(6),
      O => D(6)
    );
\u_c[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(7),
      O => D(7)
    );
\u_c[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(8),
      O => D(8)
    );
\u_c[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp is
  port (
    o_p_en : out STD_LOGIC;
    o_p : out STD_LOGIC_VECTOR ( 69 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_r : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_i : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp : entity is "complex_abs_power2_35_1dsp";
end complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp is
  signal data0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \i_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \^o_p\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \p_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[69]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[69]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[69]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[69]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[69]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_3_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_3_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_4_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_5_n_0\ : STD_LOGIC;
  signal \u_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[9]\ : STD_LOGIC;
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_b[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[16]_i_3_n_0\ : STD_LOGIC;
  signal \u_b[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[9]\ : STD_LOGIC;
  signal u_c : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \u_c[47]_i_2_n_0\ : STD_LOGIC;
  signal \u_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[18]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[19]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[20]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[21]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[22]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[23]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[24]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[25]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[26]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[27]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[28]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[29]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[30]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[31]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[32]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[33]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[34]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[35]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[36]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[37]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[38]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[39]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[40]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[41]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[42]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[43]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[44]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[45]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[46]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[47]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[9]\ : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_100 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_101 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_102 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_103 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_104 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_105 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_106 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_107 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_108 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_109 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_110 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_111 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_112 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_113 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_114 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_115 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_116 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_117 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_48 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_49 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_50 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_51 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_52 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_53 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_54 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_55 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_56 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_57 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_58 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_59 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_60 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_61 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_62 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_63 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_64 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_65 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_66 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_67 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_68 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_69 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_70 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_71 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_72 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_73 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_74 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_75 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_76 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_77 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_78 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_79 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_80 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_81 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_82 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_83 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_84 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_85 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_86 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_87 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_88 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_89 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_90 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_91 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_92 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_93 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_94 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_95 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_96 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_97 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_98 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_99 : STD_LOGIC;
  signal \NLW_p_acc_reg[69]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_acc_reg[69]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \u_a[16]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \u_a[17]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \u_a[17]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \u_b[16]_i_2\ : label is "soft_lutpair42";
begin
  o_p(69 downto 0) <= \^o_p\(69 downto 0);
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => p_0_in(1)
    );
\en_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(10),
      Q => p_0_in(11)
    );
\en_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(11),
      Q => o_p_en
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(1),
      Q => p_0_in(2)
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(2),
      Q => p_0_in(3)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(3),
      Q => p_0_in(4)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(4),
      Q => p_0_in(5)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(5),
      Q => p_0_in(6)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(6),
      Q => p_0_in(7)
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(7),
      Q => p_0_in(8)
    );
\en_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(8),
      Q => p_0_in(9)
    );
\en_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(9),
      Q => p_0_in(10)
    );
\i_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(0),
      Q => \i_buf_reg_n_0_[0]\
    );
\i_buf_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(10),
      Q => \i_buf_reg_n_0_[10]\
    );
\i_buf_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(11),
      Q => \i_buf_reg_n_0_[11]\
    );
\i_buf_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(12),
      Q => \i_buf_reg_n_0_[12]\
    );
\i_buf_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(13),
      Q => \i_buf_reg_n_0_[13]\
    );
\i_buf_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(14),
      Q => \i_buf_reg_n_0_[14]\
    );
\i_buf_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(15),
      Q => \i_buf_reg_n_0_[15]\
    );
\i_buf_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(16),
      Q => \i_buf_reg_n_0_[16]\
    );
\i_buf_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(17),
      Q => data2(0)
    );
\i_buf_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(18),
      Q => data2(1)
    );
\i_buf_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(19),
      Q => data2(2)
    );
\i_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(1),
      Q => \i_buf_reg_n_0_[1]\
    );
\i_buf_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(20),
      Q => data2(3)
    );
\i_buf_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(21),
      Q => data2(4)
    );
\i_buf_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(22),
      Q => data2(5)
    );
\i_buf_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(23),
      Q => data2(6)
    );
\i_buf_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(24),
      Q => data2(7)
    );
\i_buf_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(25),
      Q => data2(8)
    );
\i_buf_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(26),
      Q => data2(9)
    );
\i_buf_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(27),
      Q => data2(10)
    );
\i_buf_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(28),
      Q => data2(11)
    );
\i_buf_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(29),
      Q => data2(12)
    );
\i_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(2),
      Q => \i_buf_reg_n_0_[2]\
    );
\i_buf_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(30),
      Q => data2(13)
    );
\i_buf_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(31),
      Q => data2(14)
    );
\i_buf_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(32),
      Q => data2(15)
    );
\i_buf_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(33),
      Q => data2(16)
    );
\i_buf_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(34),
      Q => data2(17)
    );
\i_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(3),
      Q => \i_buf_reg_n_0_[3]\
    );
\i_buf_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(4),
      Q => \i_buf_reg_n_0_[4]\
    );
\i_buf_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(5),
      Q => \i_buf_reg_n_0_[5]\
    );
\i_buf_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(6),
      Q => \i_buf_reg_n_0_[6]\
    );
\i_buf_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(7),
      Q => \i_buf_reg_n_0_[7]\
    );
\i_buf_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(8),
      Q => \i_buf_reg_n_0_[8]\
    );
\i_buf_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(9),
      Q => \i_buf_reg_n_0_[9]\
    );
\p_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => p_0_in(9),
      I2 => \^o_p\(11),
      O => \p_acc[11]_i_2_n_0\
    );
\p_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => p_0_in(9),
      I2 => \^o_p\(10),
      O => \p_acc[11]_i_3_n_0\
    );
\p_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => p_0_in(9),
      I2 => \^o_p\(9),
      O => \p_acc[11]_i_4_n_0\
    );
\p_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => p_0_in(9),
      I2 => \^o_p\(8),
      O => \p_acc[11]_i_5_n_0\
    );
\p_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => p_0_in(9),
      I2 => \^o_p\(15),
      O => \p_acc[15]_i_2_n_0\
    );
\p_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => p_0_in(9),
      I2 => \^o_p\(14),
      O => \p_acc[15]_i_3_n_0\
    );
\p_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => p_0_in(9),
      I2 => \^o_p\(13),
      O => \p_acc[15]_i_4_n_0\
    );
\p_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => p_0_in(9),
      I2 => \^o_p\(12),
      O => \p_acc[15]_i_5_n_0\
    );
\p_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => p_0_in(9),
      I2 => \^o_p\(19),
      O => \p_acc[19]_i_2_n_0\
    );
\p_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => p_0_in(9),
      I2 => \^o_p\(18),
      O => \p_acc[19]_i_3_n_0\
    );
\p_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => p_0_in(9),
      I2 => \^o_p\(17),
      O => \p_acc[19]_i_4_n_0\
    );
\p_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => p_0_in(9),
      I2 => \^o_p\(16),
      O => \p_acc[19]_i_5_n_0\
    );
\p_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => p_0_in(9),
      I2 => \^o_p\(23),
      O => \p_acc[23]_i_2_n_0\
    );
\p_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => p_0_in(9),
      I2 => \^o_p\(22),
      O => \p_acc[23]_i_3_n_0\
    );
\p_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => p_0_in(9),
      I2 => \^o_p\(21),
      O => \p_acc[23]_i_4_n_0\
    );
\p_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => p_0_in(9),
      I2 => \^o_p\(20),
      O => \p_acc[23]_i_5_n_0\
    );
\p_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => p_0_in(9),
      I2 => \^o_p\(27),
      O => \p_acc[27]_i_2_n_0\
    );
\p_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => p_0_in(9),
      I2 => \^o_p\(26),
      O => \p_acc[27]_i_3_n_0\
    );
\p_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => p_0_in(9),
      I2 => \^o_p\(25),
      O => \p_acc[27]_i_4_n_0\
    );
\p_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => p_0_in(9),
      I2 => \^o_p\(24),
      O => \p_acc[27]_i_5_n_0\
    );
\p_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => p_0_in(9),
      I2 => \^o_p\(31),
      O => \p_acc[31]_i_2_n_0\
    );
\p_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => p_0_in(9),
      I2 => \^o_p\(30),
      O => \p_acc[31]_i_3_n_0\
    );
\p_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => p_0_in(9),
      I2 => \^o_p\(29),
      O => \p_acc[31]_i_4_n_0\
    );
\p_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => p_0_in(9),
      I2 => \^o_p\(28),
      O => \p_acc[31]_i_5_n_0\
    );
\p_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => p_0_in(9),
      I2 => \^o_p\(35),
      O => \p_acc[35]_i_2_n_0\
    );
\p_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => p_0_in(9),
      I2 => \^o_p\(34),
      O => \p_acc[35]_i_3_n_0\
    );
\p_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => p_0_in(9),
      I2 => \^o_p\(33),
      O => \p_acc[35]_i_4_n_0\
    );
\p_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => p_0_in(9),
      I2 => \^o_p\(32),
      O => \p_acc[35]_i_5_n_0\
    );
\p_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => p_0_in(9),
      I2 => \^o_p\(39),
      O => \p_acc[39]_i_2_n_0\
    );
\p_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => p_0_in(9),
      I2 => \^o_p\(38),
      O => \p_acc[39]_i_3_n_0\
    );
\p_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => p_0_in(9),
      I2 => \^o_p\(37),
      O => \p_acc[39]_i_4_n_0\
    );
\p_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => p_0_in(9),
      I2 => \^o_p\(36),
      O => \p_acc[39]_i_5_n_0\
    );
\p_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => p_0_in(9),
      I2 => \^o_p\(3),
      O => \p_acc[3]_i_2_n_0\
    );
\p_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => p_0_in(9),
      I2 => \^o_p\(2),
      O => \p_acc[3]_i_3_n_0\
    );
\p_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => p_0_in(9),
      I2 => \^o_p\(1),
      O => \p_acc[3]_i_4_n_0\
    );
\p_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => p_0_in(9),
      I2 => \^o_p\(0),
      O => \p_acc[3]_i_5_n_0\
    );
\p_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => p_0_in(9),
      I2 => \^o_p\(43),
      O => \p_acc[43]_i_2_n_0\
    );
\p_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => p_0_in(9),
      I2 => \^o_p\(42),
      O => \p_acc[43]_i_3_n_0\
    );
\p_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => p_0_in(9),
      I2 => \^o_p\(41),
      O => \p_acc[43]_i_4_n_0\
    );
\p_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => p_0_in(9),
      I2 => \^o_p\(40),
      O => \p_acc[43]_i_5_n_0\
    );
\p_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => p_0_in(9),
      I2 => \^o_p\(47),
      O => \p_acc[47]_i_2_n_0\
    );
\p_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => p_0_in(9),
      I2 => \^o_p\(46),
      O => \p_acc[47]_i_3_n_0\
    );
\p_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => p_0_in(9),
      I2 => \^o_p\(45),
      O => \p_acc[47]_i_4_n_0\
    );
\p_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => p_0_in(9),
      I2 => \^o_p\(44),
      O => \p_acc[47]_i_5_n_0\
    );
\p_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => p_0_in(9),
      I2 => \^o_p\(51),
      O => \p_acc[51]_i_2_n_0\
    );
\p_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => p_0_in(9),
      I2 => \^o_p\(50),
      O => \p_acc[51]_i_3_n_0\
    );
\p_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => p_0_in(9),
      I2 => \^o_p\(49),
      O => \p_acc[51]_i_4_n_0\
    );
\p_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => p_0_in(9),
      I2 => \^o_p\(48),
      O => \p_acc[51]_i_5_n_0\
    );
\p_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => p_0_in(9),
      I2 => \^o_p\(55),
      O => \p_acc[55]_i_2_n_0\
    );
\p_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => p_0_in(9),
      I2 => \^o_p\(54),
      O => \p_acc[55]_i_3_n_0\
    );
\p_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => p_0_in(9),
      I2 => \^o_p\(53),
      O => \p_acc[55]_i_4_n_0\
    );
\p_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => p_0_in(9),
      I2 => \^o_p\(52),
      O => \p_acc[55]_i_5_n_0\
    );
\p_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => p_0_in(9),
      I2 => \^o_p\(59),
      O => \p_acc[59]_i_2_n_0\
    );
\p_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => p_0_in(9),
      I2 => \^o_p\(58),
      O => \p_acc[59]_i_3_n_0\
    );
\p_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => p_0_in(9),
      I2 => \^o_p\(57),
      O => \p_acc[59]_i_4_n_0\
    );
\p_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => p_0_in(9),
      I2 => \^o_p\(56),
      O => \p_acc[59]_i_5_n_0\
    );
\p_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => p_0_in(9),
      I2 => \^o_p\(63),
      O => \p_acc[63]_i_2_n_0\
    );
\p_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => p_0_in(9),
      I2 => \^o_p\(62),
      O => \p_acc[63]_i_3_n_0\
    );
\p_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => p_0_in(9),
      I2 => \^o_p\(61),
      O => \p_acc[63]_i_4_n_0\
    );
\p_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => p_0_in(9),
      I2 => \^o_p\(60),
      O => \p_acc[63]_i_5_n_0\
    );
\p_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => p_0_in(9),
      I2 => \^o_p\(67),
      O => \p_acc[67]_i_2_n_0\
    );
\p_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => p_0_in(9),
      I2 => \^o_p\(66),
      O => \p_acc[67]_i_3_n_0\
    );
\p_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => p_0_in(9),
      I2 => \^o_p\(65),
      O => \p_acc[67]_i_4_n_0\
    );
\p_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => p_0_in(9),
      I2 => \^o_p\(64),
      O => \p_acc[67]_i_5_n_0\
    );
\p_acc[69]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(69),
      I1 => p_0_in(9),
      I2 => \^o_p\(69),
      O => \p_acc[69]_i_2_n_0\
    );
\p_acc[69]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => p_0_in(9),
      I2 => \^o_p\(68),
      O => \p_acc[69]_i_3_n_0\
    );
\p_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => p_0_in(9),
      I2 => \^o_p\(7),
      O => \p_acc[7]_i_2_n_0\
    );
\p_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => p_0_in(9),
      I2 => \^o_p\(6),
      O => \p_acc[7]_i_3_n_0\
    );
\p_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => p_0_in(9),
      I2 => \^o_p\(5),
      O => \p_acc[7]_i_4_n_0\
    );
\p_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => p_0_in(9),
      I2 => \^o_p\(4),
      O => \p_acc[7]_i_5_n_0\
    );
\p_acc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_7\,
      Q => \^o_p\(0)
    );
\p_acc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_5\,
      Q => \^o_p\(10)
    );
\p_acc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_4\,
      Q => \^o_p\(11)
    );
\p_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[7]_i_1_n_0\,
      CO(3) => \p_acc_reg[11]_i_1_n_0\,
      CO(2) => \p_acc_reg[11]_i_1_n_1\,
      CO(1) => \p_acc_reg[11]_i_1_n_2\,
      CO(0) => \p_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \p_acc_reg[11]_i_1_n_4\,
      O(2) => \p_acc_reg[11]_i_1_n_5\,
      O(1) => \p_acc_reg[11]_i_1_n_6\,
      O(0) => \p_acc_reg[11]_i_1_n_7\,
      S(3) => \p_acc[11]_i_2_n_0\,
      S(2) => \p_acc[11]_i_3_n_0\,
      S(1) => \p_acc[11]_i_4_n_0\,
      S(0) => \p_acc[11]_i_5_n_0\
    );
\p_acc_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_7\,
      Q => \^o_p\(12)
    );
\p_acc_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_6\,
      Q => \^o_p\(13)
    );
\p_acc_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_5\,
      Q => \^o_p\(14)
    );
\p_acc_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_4\,
      Q => \^o_p\(15)
    );
\p_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[11]_i_1_n_0\,
      CO(3) => \p_acc_reg[15]_i_1_n_0\,
      CO(2) => \p_acc_reg[15]_i_1_n_1\,
      CO(1) => \p_acc_reg[15]_i_1_n_2\,
      CO(0) => \p_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \p_acc_reg[15]_i_1_n_4\,
      O(2) => \p_acc_reg[15]_i_1_n_5\,
      O(1) => \p_acc_reg[15]_i_1_n_6\,
      O(0) => \p_acc_reg[15]_i_1_n_7\,
      S(3) => \p_acc[15]_i_2_n_0\,
      S(2) => \p_acc[15]_i_3_n_0\,
      S(1) => \p_acc[15]_i_4_n_0\,
      S(0) => \p_acc[15]_i_5_n_0\
    );
\p_acc_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_7\,
      Q => \^o_p\(16)
    );
\p_acc_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_6\,
      Q => \^o_p\(17)
    );
\p_acc_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_5\,
      Q => \^o_p\(18)
    );
\p_acc_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_4\,
      Q => \^o_p\(19)
    );
\p_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[15]_i_1_n_0\,
      CO(3) => \p_acc_reg[19]_i_1_n_0\,
      CO(2) => \p_acc_reg[19]_i_1_n_1\,
      CO(1) => \p_acc_reg[19]_i_1_n_2\,
      CO(0) => \p_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \p_acc_reg[19]_i_1_n_4\,
      O(2) => \p_acc_reg[19]_i_1_n_5\,
      O(1) => \p_acc_reg[19]_i_1_n_6\,
      O(0) => \p_acc_reg[19]_i_1_n_7\,
      S(3) => \p_acc[19]_i_2_n_0\,
      S(2) => \p_acc[19]_i_3_n_0\,
      S(1) => \p_acc[19]_i_4_n_0\,
      S(0) => \p_acc[19]_i_5_n_0\
    );
\p_acc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_6\,
      Q => \^o_p\(1)
    );
\p_acc_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_7\,
      Q => \^o_p\(20)
    );
\p_acc_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_6\,
      Q => \^o_p\(21)
    );
\p_acc_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_5\,
      Q => \^o_p\(22)
    );
\p_acc_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_4\,
      Q => \^o_p\(23)
    );
\p_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[19]_i_1_n_0\,
      CO(3) => \p_acc_reg[23]_i_1_n_0\,
      CO(2) => \p_acc_reg[23]_i_1_n_1\,
      CO(1) => \p_acc_reg[23]_i_1_n_2\,
      CO(0) => \p_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \p_acc_reg[23]_i_1_n_4\,
      O(2) => \p_acc_reg[23]_i_1_n_5\,
      O(1) => \p_acc_reg[23]_i_1_n_6\,
      O(0) => \p_acc_reg[23]_i_1_n_7\,
      S(3) => \p_acc[23]_i_2_n_0\,
      S(2) => \p_acc[23]_i_3_n_0\,
      S(1) => \p_acc[23]_i_4_n_0\,
      S(0) => \p_acc[23]_i_5_n_0\
    );
\p_acc_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_7\,
      Q => \^o_p\(24)
    );
\p_acc_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_6\,
      Q => \^o_p\(25)
    );
\p_acc_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_5\,
      Q => \^o_p\(26)
    );
\p_acc_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_4\,
      Q => \^o_p\(27)
    );
\p_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[23]_i_1_n_0\,
      CO(3) => \p_acc_reg[27]_i_1_n_0\,
      CO(2) => \p_acc_reg[27]_i_1_n_1\,
      CO(1) => \p_acc_reg[27]_i_1_n_2\,
      CO(0) => \p_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \p_acc_reg[27]_i_1_n_4\,
      O(2) => \p_acc_reg[27]_i_1_n_5\,
      O(1) => \p_acc_reg[27]_i_1_n_6\,
      O(0) => \p_acc_reg[27]_i_1_n_7\,
      S(3) => \p_acc[27]_i_2_n_0\,
      S(2) => \p_acc[27]_i_3_n_0\,
      S(1) => \p_acc[27]_i_4_n_0\,
      S(0) => \p_acc[27]_i_5_n_0\
    );
\p_acc_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_7\,
      Q => \^o_p\(28)
    );
\p_acc_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_6\,
      Q => \^o_p\(29)
    );
\p_acc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_5\,
      Q => \^o_p\(2)
    );
\p_acc_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_5\,
      Q => \^o_p\(30)
    );
\p_acc_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_4\,
      Q => \^o_p\(31)
    );
\p_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[27]_i_1_n_0\,
      CO(3) => \p_acc_reg[31]_i_1_n_0\,
      CO(2) => \p_acc_reg[31]_i_1_n_1\,
      CO(1) => \p_acc_reg[31]_i_1_n_2\,
      CO(0) => \p_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \p_acc_reg[31]_i_1_n_4\,
      O(2) => \p_acc_reg[31]_i_1_n_5\,
      O(1) => \p_acc_reg[31]_i_1_n_6\,
      O(0) => \p_acc_reg[31]_i_1_n_7\,
      S(3) => \p_acc[31]_i_2_n_0\,
      S(2) => \p_acc[31]_i_3_n_0\,
      S(1) => \p_acc[31]_i_4_n_0\,
      S(0) => \p_acc[31]_i_5_n_0\
    );
\p_acc_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_7\,
      Q => \^o_p\(32)
    );
\p_acc_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_6\,
      Q => \^o_p\(33)
    );
\p_acc_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_5\,
      Q => \^o_p\(34)
    );
\p_acc_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_4\,
      Q => \^o_p\(35)
    );
\p_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[31]_i_1_n_0\,
      CO(3) => \p_acc_reg[35]_i_1_n_0\,
      CO(2) => \p_acc_reg[35]_i_1_n_1\,
      CO(1) => \p_acc_reg[35]_i_1_n_2\,
      CO(0) => \p_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \p_acc_reg[35]_i_1_n_4\,
      O(2) => \p_acc_reg[35]_i_1_n_5\,
      O(1) => \p_acc_reg[35]_i_1_n_6\,
      O(0) => \p_acc_reg[35]_i_1_n_7\,
      S(3) => \p_acc[35]_i_2_n_0\,
      S(2) => \p_acc[35]_i_3_n_0\,
      S(1) => \p_acc[35]_i_4_n_0\,
      S(0) => \p_acc[35]_i_5_n_0\
    );
\p_acc_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_7\,
      Q => \^o_p\(36)
    );
\p_acc_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_6\,
      Q => \^o_p\(37)
    );
\p_acc_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_5\,
      Q => \^o_p\(38)
    );
\p_acc_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_4\,
      Q => \^o_p\(39)
    );
\p_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[35]_i_1_n_0\,
      CO(3) => \p_acc_reg[39]_i_1_n_0\,
      CO(2) => \p_acc_reg[39]_i_1_n_1\,
      CO(1) => \p_acc_reg[39]_i_1_n_2\,
      CO(0) => \p_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \p_acc_reg[39]_i_1_n_4\,
      O(2) => \p_acc_reg[39]_i_1_n_5\,
      O(1) => \p_acc_reg[39]_i_1_n_6\,
      O(0) => \p_acc_reg[39]_i_1_n_7\,
      S(3) => \p_acc[39]_i_2_n_0\,
      S(2) => \p_acc[39]_i_3_n_0\,
      S(1) => \p_acc[39]_i_4_n_0\,
      S(0) => \p_acc[39]_i_5_n_0\
    );
\p_acc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_4\,
      Q => \^o_p\(3)
    );
\p_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_acc_reg[3]_i_1_n_0\,
      CO(2) => \p_acc_reg[3]_i_1_n_1\,
      CO(1) => \p_acc_reg[3]_i_1_n_2\,
      CO(0) => \p_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \p_acc_reg[3]_i_1_n_4\,
      O(2) => \p_acc_reg[3]_i_1_n_5\,
      O(1) => \p_acc_reg[3]_i_1_n_6\,
      O(0) => \p_acc_reg[3]_i_1_n_7\,
      S(3) => \p_acc[3]_i_2_n_0\,
      S(2) => \p_acc[3]_i_3_n_0\,
      S(1) => \p_acc[3]_i_4_n_0\,
      S(0) => \p_acc[3]_i_5_n_0\
    );
\p_acc_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_7\,
      Q => \^o_p\(40)
    );
\p_acc_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_6\,
      Q => \^o_p\(41)
    );
\p_acc_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_5\,
      Q => \^o_p\(42)
    );
\p_acc_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_4\,
      Q => \^o_p\(43)
    );
\p_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[39]_i_1_n_0\,
      CO(3) => \p_acc_reg[43]_i_1_n_0\,
      CO(2) => \p_acc_reg[43]_i_1_n_1\,
      CO(1) => \p_acc_reg[43]_i_1_n_2\,
      CO(0) => \p_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \p_acc_reg[43]_i_1_n_4\,
      O(2) => \p_acc_reg[43]_i_1_n_5\,
      O(1) => \p_acc_reg[43]_i_1_n_6\,
      O(0) => \p_acc_reg[43]_i_1_n_7\,
      S(3) => \p_acc[43]_i_2_n_0\,
      S(2) => \p_acc[43]_i_3_n_0\,
      S(1) => \p_acc[43]_i_4_n_0\,
      S(0) => \p_acc[43]_i_5_n_0\
    );
\p_acc_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_7\,
      Q => \^o_p\(44)
    );
\p_acc_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_6\,
      Q => \^o_p\(45)
    );
\p_acc_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_5\,
      Q => \^o_p\(46)
    );
\p_acc_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_4\,
      Q => \^o_p\(47)
    );
\p_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[43]_i_1_n_0\,
      CO(3) => \p_acc_reg[47]_i_1_n_0\,
      CO(2) => \p_acc_reg[47]_i_1_n_1\,
      CO(1) => \p_acc_reg[47]_i_1_n_2\,
      CO(0) => \p_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \p_acc_reg[47]_i_1_n_4\,
      O(2) => \p_acc_reg[47]_i_1_n_5\,
      O(1) => \p_acc_reg[47]_i_1_n_6\,
      O(0) => \p_acc_reg[47]_i_1_n_7\,
      S(3) => \p_acc[47]_i_2_n_0\,
      S(2) => \p_acc[47]_i_3_n_0\,
      S(1) => \p_acc[47]_i_4_n_0\,
      S(0) => \p_acc[47]_i_5_n_0\
    );
\p_acc_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_7\,
      Q => \^o_p\(48)
    );
\p_acc_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_6\,
      Q => \^o_p\(49)
    );
\p_acc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_7\,
      Q => \^o_p\(4)
    );
\p_acc_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_5\,
      Q => \^o_p\(50)
    );
\p_acc_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_4\,
      Q => \^o_p\(51)
    );
\p_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[47]_i_1_n_0\,
      CO(3) => \p_acc_reg[51]_i_1_n_0\,
      CO(2) => \p_acc_reg[51]_i_1_n_1\,
      CO(1) => \p_acc_reg[51]_i_1_n_2\,
      CO(0) => \p_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \p_acc_reg[51]_i_1_n_4\,
      O(2) => \p_acc_reg[51]_i_1_n_5\,
      O(1) => \p_acc_reg[51]_i_1_n_6\,
      O(0) => \p_acc_reg[51]_i_1_n_7\,
      S(3) => \p_acc[51]_i_2_n_0\,
      S(2) => \p_acc[51]_i_3_n_0\,
      S(1) => \p_acc[51]_i_4_n_0\,
      S(0) => \p_acc[51]_i_5_n_0\
    );
\p_acc_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_7\,
      Q => \^o_p\(52)
    );
\p_acc_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_6\,
      Q => \^o_p\(53)
    );
\p_acc_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_5\,
      Q => \^o_p\(54)
    );
\p_acc_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_4\,
      Q => \^o_p\(55)
    );
\p_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[51]_i_1_n_0\,
      CO(3) => \p_acc_reg[55]_i_1_n_0\,
      CO(2) => \p_acc_reg[55]_i_1_n_1\,
      CO(1) => \p_acc_reg[55]_i_1_n_2\,
      CO(0) => \p_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \p_acc_reg[55]_i_1_n_4\,
      O(2) => \p_acc_reg[55]_i_1_n_5\,
      O(1) => \p_acc_reg[55]_i_1_n_6\,
      O(0) => \p_acc_reg[55]_i_1_n_7\,
      S(3) => \p_acc[55]_i_2_n_0\,
      S(2) => \p_acc[55]_i_3_n_0\,
      S(1) => \p_acc[55]_i_4_n_0\,
      S(0) => \p_acc[55]_i_5_n_0\
    );
\p_acc_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_7\,
      Q => \^o_p\(56)
    );
\p_acc_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_6\,
      Q => \^o_p\(57)
    );
\p_acc_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_5\,
      Q => \^o_p\(58)
    );
\p_acc_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_4\,
      Q => \^o_p\(59)
    );
\p_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[55]_i_1_n_0\,
      CO(3) => \p_acc_reg[59]_i_1_n_0\,
      CO(2) => \p_acc_reg[59]_i_1_n_1\,
      CO(1) => \p_acc_reg[59]_i_1_n_2\,
      CO(0) => \p_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \p_acc_reg[59]_i_1_n_4\,
      O(2) => \p_acc_reg[59]_i_1_n_5\,
      O(1) => \p_acc_reg[59]_i_1_n_6\,
      O(0) => \p_acc_reg[59]_i_1_n_7\,
      S(3) => \p_acc[59]_i_2_n_0\,
      S(2) => \p_acc[59]_i_3_n_0\,
      S(1) => \p_acc[59]_i_4_n_0\,
      S(0) => \p_acc[59]_i_5_n_0\
    );
\p_acc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_6\,
      Q => \^o_p\(5)
    );
\p_acc_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_7\,
      Q => \^o_p\(60)
    );
\p_acc_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_6\,
      Q => \^o_p\(61)
    );
\p_acc_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_5\,
      Q => \^o_p\(62)
    );
\p_acc_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_4\,
      Q => \^o_p\(63)
    );
\p_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[59]_i_1_n_0\,
      CO(3) => \p_acc_reg[63]_i_1_n_0\,
      CO(2) => \p_acc_reg[63]_i_1_n_1\,
      CO(1) => \p_acc_reg[63]_i_1_n_2\,
      CO(0) => \p_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \p_acc_reg[63]_i_1_n_4\,
      O(2) => \p_acc_reg[63]_i_1_n_5\,
      O(1) => \p_acc_reg[63]_i_1_n_6\,
      O(0) => \p_acc_reg[63]_i_1_n_7\,
      S(3) => \p_acc[63]_i_2_n_0\,
      S(2) => \p_acc[63]_i_3_n_0\,
      S(1) => \p_acc[63]_i_4_n_0\,
      S(0) => \p_acc[63]_i_5_n_0\
    );
\p_acc_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_7\,
      Q => \^o_p\(64)
    );
\p_acc_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_6\,
      Q => \^o_p\(65)
    );
\p_acc_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_5\,
      Q => \^o_p\(66)
    );
\p_acc_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_4\,
      Q => \^o_p\(67)
    );
\p_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[63]_i_1_n_0\,
      CO(3) => \p_acc_reg[67]_i_1_n_0\,
      CO(2) => \p_acc_reg[67]_i_1_n_1\,
      CO(1) => \p_acc_reg[67]_i_1_n_2\,
      CO(0) => \p_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \p_acc_reg[67]_i_1_n_4\,
      O(2) => \p_acc_reg[67]_i_1_n_5\,
      O(1) => \p_acc_reg[67]_i_1_n_6\,
      O(0) => \p_acc_reg[67]_i_1_n_7\,
      S(3) => \p_acc[67]_i_2_n_0\,
      S(2) => \p_acc[67]_i_3_n_0\,
      S(1) => \p_acc[67]_i_4_n_0\,
      S(0) => \p_acc[67]_i_5_n_0\
    );
\p_acc_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[69]_i_1_n_7\,
      Q => \^o_p\(68)
    );
\p_acc_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[69]_i_1_n_6\,
      Q => \^o_p\(69)
    );
\p_acc_reg[69]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[67]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p_acc_reg[69]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_acc_reg[69]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \in\(68),
      O(3 downto 2) => \NLW_p_acc_reg[69]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_acc_reg[69]_i_1_n_6\,
      O(0) => \p_acc_reg[69]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \p_acc[69]_i_2_n_0\,
      S(0) => \p_acc[69]_i_3_n_0\
    );
\p_acc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_5\,
      Q => \^o_p\(6)
    );
\p_acc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_4\,
      Q => \^o_p\(7)
    );
\p_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[3]_i_1_n_0\,
      CO(3) => \p_acc_reg[7]_i_1_n_0\,
      CO(2) => \p_acc_reg[7]_i_1_n_1\,
      CO(1) => \p_acc_reg[7]_i_1_n_2\,
      CO(0) => \p_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \p_acc_reg[7]_i_1_n_4\,
      O(2) => \p_acc_reg[7]_i_1_n_5\,
      O(1) => \p_acc_reg[7]_i_1_n_6\,
      O(0) => \p_acc_reg[7]_i_1_n_7\,
      S(3) => \p_acc[7]_i_2_n_0\,
      S(2) => \p_acc[7]_i_3_n_0\,
      S(1) => \p_acc[7]_i_4_n_0\,
      S(0) => \p_acc[7]_i_5_n_0\
    );
\p_acc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_7\,
      Q => \^o_p\(8)
    );
\p_acc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_6\,
      Q => \^o_p\(9)
    );
\p_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_117,
      Q => \in\(0)
    );
\p_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_107,
      Q => \in\(10)
    );
\p_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_106,
      Q => \in\(11)
    );
\p_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_105,
      Q => \in\(12)
    );
\p_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_104,
      Q => \in\(13)
    );
\p_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_103,
      Q => \in\(14)
    );
\p_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_102,
      Q => \in\(15)
    );
\p_in_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_101,
      Q => \in\(16)
    );
\p_in_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_100,
      Q => \in\(17)
    );
\p_in_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_99,
      Q => \in\(18)
    );
\p_in_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_98,
      Q => \in\(19)
    );
\p_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_116,
      Q => \in\(1)
    );
\p_in_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_97,
      Q => \in\(20)
    );
\p_in_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_96,
      Q => \in\(21)
    );
\p_in_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_95,
      Q => \in\(22)
    );
\p_in_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_94,
      Q => \in\(23)
    );
\p_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_93,
      Q => \in\(24)
    );
\p_in_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_92,
      Q => \in\(25)
    );
\p_in_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_91,
      Q => \in\(26)
    );
\p_in_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_90,
      Q => \in\(27)
    );
\p_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_89,
      Q => \in\(28)
    );
\p_in_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_88,
      Q => \in\(29)
    );
\p_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_115,
      Q => \in\(2)
    );
\p_in_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_87,
      Q => \in\(30)
    );
\p_in_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_86,
      Q => \in\(31)
    );
\p_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_85,
      Q => \in\(32)
    );
\p_in_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_84,
      Q => \in\(33)
    );
\p_in_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_83,
      Q => \in\(34)
    );
\p_in_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_82,
      Q => \in\(35)
    );
\p_in_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_81,
      Q => \in\(36)
    );
\p_in_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_80,
      Q => \in\(37)
    );
\p_in_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_79,
      Q => \in\(38)
    );
\p_in_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_78,
      Q => \in\(39)
    );
\p_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_114,
      Q => \in\(3)
    );
\p_in_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_77,
      Q => \in\(40)
    );
\p_in_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_76,
      Q => \in\(41)
    );
\p_in_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_75,
      Q => \in\(42)
    );
\p_in_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_74,
      Q => \in\(43)
    );
\p_in_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_73,
      Q => \in\(44)
    );
\p_in_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_72,
      Q => \in\(45)
    );
\p_in_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_71,
      Q => \in\(46)
    );
\p_in_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_70,
      Q => \in\(47)
    );
\p_in_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_69,
      Q => \in\(48)
    );
\p_in_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_68,
      Q => \in\(49)
    );
\p_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_113,
      Q => \in\(4)
    );
\p_in_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_67,
      Q => \in\(50)
    );
\p_in_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_66,
      Q => \in\(51)
    );
\p_in_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_65,
      Q => \in\(52)
    );
\p_in_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_64,
      Q => \in\(53)
    );
\p_in_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_63,
      Q => \in\(54)
    );
\p_in_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_62,
      Q => \in\(55)
    );
\p_in_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_61,
      Q => \in\(56)
    );
\p_in_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_60,
      Q => \in\(57)
    );
\p_in_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_59,
      Q => \in\(58)
    );
\p_in_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_58,
      Q => \in\(59)
    );
\p_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_112,
      Q => \in\(5)
    );
\p_in_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_57,
      Q => \in\(60)
    );
\p_in_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_56,
      Q => \in\(61)
    );
\p_in_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_55,
      Q => \in\(62)
    );
\p_in_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_54,
      Q => \in\(63)
    );
\p_in_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_53,
      Q => \in\(64)
    );
\p_in_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_52,
      Q => \in\(65)
    );
\p_in_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_51,
      Q => \in\(66)
    );
\p_in_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_50,
      Q => \in\(67)
    );
\p_in_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_49,
      Q => \in\(68)
    );
\p_in_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_48,
      Q => \in\(69)
    );
\p_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_111,
      Q => \in\(6)
    );
\p_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_110,
      Q => \in\(7)
    );
\p_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_109,
      Q => \in\(8)
    );
\p_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_108,
      Q => \in\(9)
    );
\r_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(0),
      Q => \r_buf_reg_n_0_[0]\
    );
\r_buf_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(10),
      Q => \r_buf_reg_n_0_[10]\
    );
\r_buf_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(11),
      Q => \r_buf_reg_n_0_[11]\
    );
\r_buf_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(12),
      Q => \r_buf_reg_n_0_[12]\
    );
\r_buf_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(13),
      Q => \r_buf_reg_n_0_[13]\
    );
\r_buf_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(14),
      Q => \r_buf_reg_n_0_[14]\
    );
\r_buf_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(15),
      Q => \r_buf_reg_n_0_[15]\
    );
\r_buf_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(16),
      Q => \r_buf_reg_n_0_[16]\
    );
\r_buf_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(17),
      Q => data0(0)
    );
\r_buf_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(18),
      Q => data0(1)
    );
\r_buf_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(19),
      Q => data0(2)
    );
\r_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(1),
      Q => \r_buf_reg_n_0_[1]\
    );
\r_buf_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(20),
      Q => data0(3)
    );
\r_buf_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(21),
      Q => data0(4)
    );
\r_buf_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(22),
      Q => data0(5)
    );
\r_buf_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(23),
      Q => data0(6)
    );
\r_buf_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(24),
      Q => data0(7)
    );
\r_buf_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(25),
      Q => data0(8)
    );
\r_buf_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(26),
      Q => data0(9)
    );
\r_buf_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(27),
      Q => data0(10)
    );
\r_buf_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(28),
      Q => data0(11)
    );
\r_buf_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(29),
      Q => data0(12)
    );
\r_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(2),
      Q => \r_buf_reg_n_0_[2]\
    );
\r_buf_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(30),
      Q => data0(13)
    );
\r_buf_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(31),
      Q => data0(14)
    );
\r_buf_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(32),
      Q => data0(15)
    );
\r_buf_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(33),
      Q => data0(16)
    );
\r_buf_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(34),
      Q => data0(17)
    );
\r_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(3),
      Q => \r_buf_reg_n_0_[3]\
    );
\r_buf_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(4),
      Q => \r_buf_reg_n_0_[4]\
    );
\r_buf_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(5),
      Q => \r_buf_reg_n_0_[5]\
    );
\r_buf_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(6),
      Q => \r_buf_reg_n_0_[6]\
    );
\r_buf_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(7),
      Q => \r_buf_reg_n_0_[7]\
    );
\r_buf_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(8),
      Q => \r_buf_reg_n_0_[8]\
    );
\r_buf_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(9),
      Q => \r_buf_reg_n_0_[9]\
    );
\u_a[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(0),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(0),
      I4 => \u_a[0]_i_2_n_0\,
      O => u_a(0)
    );
\u_a[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[0]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[0]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[0]_i_2_n_0\
    );
\u_a[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(10),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(10),
      I4 => \u_a[10]_i_2_n_0\,
      O => u_a(10)
    );
\u_a[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[10]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[10]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[10]_i_2_n_0\
    );
\u_a[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(11),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(11),
      I4 => \u_a[11]_i_2_n_0\,
      O => u_a(11)
    );
\u_a[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[11]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[11]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[11]_i_2_n_0\
    );
\u_a[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(12),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(12),
      I4 => \u_a[12]_i_2_n_0\,
      O => u_a(12)
    );
\u_a[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[12]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[12]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[12]_i_2_n_0\
    );
\u_a[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(13),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(13),
      I4 => \u_a[13]_i_2_n_0\,
      O => u_a(13)
    );
\u_a[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[13]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[13]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[13]_i_2_n_0\
    );
\u_a[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(14),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(14),
      I4 => \u_a[14]_i_2_n_0\,
      O => u_a(14)
    );
\u_a[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[14]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[14]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[14]_i_2_n_0\
    );
\u_a[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(15),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(15),
      I4 => \u_a[15]_i_2_n_0\,
      O => u_a(15)
    );
\u_a[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[15]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[15]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[15]_i_2_n_0\
    );
\u_a[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(16),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(16),
      I4 => \u_a[16]_i_3_n_0\,
      O => u_a(16)
    );
\u_a[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \u_a[17]_i_2_n_0\,
      O => \u_a[16]_i_2_n_0\
    );
\u_a[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[16]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[16]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[16]_i_3_n_0\
    );
\u_a[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => data0(17),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => data2(17),
      I5 => \u_a[17]_i_3_n_0\,
      O => u_a(17)
    );
\u_a[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \u_a[17]_i_4_n_0\,
      I4 => \u_a[17]_i_5_n_0\,
      O => \u_a[17]_i_2_n_0\
    );
\u_a[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => \u_a[17]_i_2_n_0\,
      O => \u_a[17]_i_3_n_0\
    );
\u_a[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \u_a[17]_i_4_n_0\
    );
\u_a[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \u_a[17]_i_5_n_0\
    );
\u_a[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(1),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(1),
      I4 => \u_a[1]_i_2_n_0\,
      O => u_a(1)
    );
\u_a[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[1]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[1]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[1]_i_2_n_0\
    );
\u_a[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(2),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(2),
      I4 => \u_a[2]_i_2_n_0\,
      O => u_a(2)
    );
\u_a[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[2]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[2]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[2]_i_2_n_0\
    );
\u_a[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(3),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(3),
      I4 => \u_a[3]_i_2_n_0\,
      O => u_a(3)
    );
\u_a[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[3]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[3]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[3]_i_2_n_0\
    );
\u_a[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(4),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(4),
      I4 => \u_a[4]_i_2_n_0\,
      O => u_a(4)
    );
\u_a[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[4]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[4]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[4]_i_2_n_0\
    );
\u_a[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(5),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(5),
      I4 => \u_a[5]_i_2_n_0\,
      O => u_a(5)
    );
\u_a[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[5]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[5]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[5]_i_2_n_0\
    );
\u_a[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(6),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(6),
      I4 => \u_a[6]_i_2_n_0\,
      O => u_a(6)
    );
\u_a[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[6]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[6]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[6]_i_2_n_0\
    );
\u_a[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(7),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(7),
      I4 => \u_a[7]_i_2_n_0\,
      O => u_a(7)
    );
\u_a[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[7]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[7]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[7]_i_2_n_0\
    );
\u_a[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(8),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(8),
      I4 => \u_a[8]_i_2_n_0\,
      O => u_a(8)
    );
\u_a[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[8]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[8]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[8]_i_2_n_0\
    );
\u_a[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(9),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(9),
      I4 => \u_a[9]_i_2_n_0\,
      O => u_a(9)
    );
\u_a[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[9]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[9]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[9]_i_2_n_0\
    );
\u_a_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(0),
      Q => \u_a_reg_n_0_[0]\
    );
\u_a_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(10),
      Q => \u_a_reg_n_0_[10]\
    );
\u_a_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(11),
      Q => \u_a_reg_n_0_[11]\
    );
\u_a_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(12),
      Q => \u_a_reg_n_0_[12]\
    );
\u_a_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(13),
      Q => \u_a_reg_n_0_[13]\
    );
\u_a_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(14),
      Q => \u_a_reg_n_0_[14]\
    );
\u_a_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(15),
      Q => \u_a_reg_n_0_[15]\
    );
\u_a_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(16),
      Q => \u_a_reg_n_0_[16]\
    );
\u_a_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(17),
      Q => \u_a_reg_n_0_[17]\
    );
\u_a_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(1),
      Q => \u_a_reg_n_0_[1]\
    );
\u_a_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(2),
      Q => \u_a_reg_n_0_[2]\
    );
\u_a_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(3),
      Q => \u_a_reg_n_0_[3]\
    );
\u_a_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(4),
      Q => \u_a_reg_n_0_[4]\
    );
\u_a_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(5),
      Q => \u_a_reg_n_0_[5]\
    );
\u_a_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(6),
      Q => \u_a_reg_n_0_[6]\
    );
\u_a_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(7),
      Q => \u_a_reg_n_0_[7]\
    );
\u_a_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(8),
      Q => \u_a_reg_n_0_[8]\
    );
\u_a_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(9),
      Q => \u_a_reg_n_0_[9]\
    );
\u_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(0),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[0]\,
      I5 => \u_b[0]_i_2_n_0\,
      O => u_b(0)
    );
\u_b[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(0),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[0]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[0]_i_2_n_0\
    );
\u_b[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(10),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[10]\,
      I5 => \u_b[10]_i_2_n_0\,
      O => u_b(10)
    );
\u_b[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(10),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[10]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[10]_i_2_n_0\
    );
\u_b[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(11),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[11]\,
      I5 => \u_b[11]_i_2_n_0\,
      O => u_b(11)
    );
\u_b[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(11),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[11]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[11]_i_2_n_0\
    );
\u_b[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(12),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[12]\,
      I5 => \u_b[12]_i_2_n_0\,
      O => u_b(12)
    );
\u_b[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(12),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[12]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[12]_i_2_n_0\
    );
\u_b[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(13),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[13]\,
      I5 => \u_b[13]_i_2_n_0\,
      O => u_b(13)
    );
\u_b[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(13),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[13]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[13]_i_2_n_0\
    );
\u_b[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(14),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[14]\,
      I5 => \u_b[14]_i_2_n_0\,
      O => u_b(14)
    );
\u_b[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(14),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[14]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[14]_i_2_n_0\
    );
\u_b[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(15),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[15]\,
      I5 => \u_b[15]_i_2_n_0\,
      O => u_b(15)
    );
\u_b[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(15),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[15]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[15]_i_2_n_0\
    );
\u_b[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(16),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[16]\,
      I5 => \u_b[16]_i_3_n_0\,
      O => u_b(16)
    );
\u_b[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \u_a[17]_i_2_n_0\,
      O => \u_b[16]_i_2_n_0\
    );
\u_b[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(16),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[16]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[16]_i_3_n_0\
    );
\u_b[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => data0(17),
      I1 => p_0_in(1),
      I2 => data2(17),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => u_b(17)
    );
\u_b[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(1),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[1]\,
      I5 => \u_b[1]_i_2_n_0\,
      O => u_b(1)
    );
\u_b[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(1),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[1]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[1]_i_2_n_0\
    );
\u_b[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(2),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[2]\,
      I5 => \u_b[2]_i_2_n_0\,
      O => u_b(2)
    );
\u_b[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(2),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[2]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[2]_i_2_n_0\
    );
\u_b[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(3),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[3]\,
      I5 => \u_b[3]_i_2_n_0\,
      O => u_b(3)
    );
\u_b[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(3),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[3]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[3]_i_2_n_0\
    );
\u_b[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(4),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[4]\,
      I5 => \u_b[4]_i_2_n_0\,
      O => u_b(4)
    );
\u_b[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(4),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[4]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[4]_i_2_n_0\
    );
\u_b[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(5),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[5]\,
      I5 => \u_b[5]_i_2_n_0\,
      O => u_b(5)
    );
\u_b[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(5),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[5]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[5]_i_2_n_0\
    );
\u_b[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(6),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[6]\,
      I5 => \u_b[6]_i_2_n_0\,
      O => u_b(6)
    );
\u_b[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(6),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[6]_i_2_n_0\
    );
\u_b[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(7),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[7]\,
      I5 => \u_b[7]_i_2_n_0\,
      O => u_b(7)
    );
\u_b[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(7),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[7]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[7]_i_2_n_0\
    );
\u_b[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(8),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[8]\,
      I5 => \u_b[8]_i_2_n_0\,
      O => u_b(8)
    );
\u_b[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(8),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[8]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[8]_i_2_n_0\
    );
\u_b[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(9),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[9]\,
      I5 => \u_b[9]_i_2_n_0\,
      O => u_b(9)
    );
\u_b[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(9),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[9]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[9]_i_2_n_0\
    );
\u_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(0),
      Q => \u_b_reg_n_0_[0]\
    );
\u_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(10),
      Q => \u_b_reg_n_0_[10]\
    );
\u_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(11),
      Q => \u_b_reg_n_0_[11]\
    );
\u_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(12),
      Q => \u_b_reg_n_0_[12]\
    );
\u_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(13),
      Q => \u_b_reg_n_0_[13]\
    );
\u_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(14),
      Q => \u_b_reg_n_0_[14]\
    );
\u_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(15),
      Q => \u_b_reg_n_0_[15]\
    );
\u_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(16),
      Q => \u_b_reg_n_0_[16]\
    );
\u_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(17),
      Q => \u_b_reg_n_0_[17]\
    );
\u_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(1),
      Q => \u_b_reg_n_0_[1]\
    );
\u_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(2),
      Q => \u_b_reg_n_0_[2]\
    );
\u_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(3),
      Q => \u_b_reg_n_0_[3]\
    );
\u_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(4),
      Q => \u_b_reg_n_0_[4]\
    );
\u_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(5),
      Q => \u_b_reg_n_0_[5]\
    );
\u_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(6),
      Q => \u_b_reg_n_0_[6]\
    );
\u_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(7),
      Q => \u_b_reg_n_0_[7]\
    );
\u_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(8),
      Q => \u_b_reg_n_0_[8]\
    );
\u_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(9),
      Q => \u_b_reg_n_0_[9]\
    );
\u_c[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in(6),
      I2 => p_0_in(5),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \u_c[47]_i_2_n_0\
    );
\u_c_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(0),
      Q => \u_c_reg_n_0_[0]\
    );
\u_c_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(10),
      Q => \u_c_reg_n_0_[10]\
    );
\u_c_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(11),
      Q => \u_c_reg_n_0_[11]\
    );
\u_c_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(12),
      Q => \u_c_reg_n_0_[12]\
    );
\u_c_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(13),
      Q => \u_c_reg_n_0_[13]\
    );
\u_c_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(14),
      Q => \u_c_reg_n_0_[14]\
    );
\u_c_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(15),
      Q => \u_c_reg_n_0_[15]\
    );
\u_c_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(16),
      Q => \u_c_reg_n_0_[16]\
    );
\u_c_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(17),
      Q => \u_c_reg_n_0_[17]\
    );
\u_c_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(18),
      Q => \u_c_reg_n_0_[18]\
    );
\u_c_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(19),
      Q => \u_c_reg_n_0_[19]\
    );
\u_c_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(1),
      Q => \u_c_reg_n_0_[1]\
    );
\u_c_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(20),
      Q => \u_c_reg_n_0_[20]\
    );
\u_c_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(21),
      Q => \u_c_reg_n_0_[21]\
    );
\u_c_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(22),
      Q => \u_c_reg_n_0_[22]\
    );
\u_c_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(23),
      Q => \u_c_reg_n_0_[23]\
    );
\u_c_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(24),
      Q => \u_c_reg_n_0_[24]\
    );
\u_c_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(25),
      Q => \u_c_reg_n_0_[25]\
    );
\u_c_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(26),
      Q => \u_c_reg_n_0_[26]\
    );
\u_c_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(27),
      Q => \u_c_reg_n_0_[27]\
    );
\u_c_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(28),
      Q => \u_c_reg_n_0_[28]\
    );
\u_c_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(29),
      Q => \u_c_reg_n_0_[29]\
    );
\u_c_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(2),
      Q => \u_c_reg_n_0_[2]\
    );
\u_c_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(30),
      Q => \u_c_reg_n_0_[30]\
    );
\u_c_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(31),
      Q => \u_c_reg_n_0_[31]\
    );
\u_c_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(32),
      Q => \u_c_reg_n_0_[32]\
    );
\u_c_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(33),
      Q => \u_c_reg_n_0_[33]\
    );
\u_c_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(34),
      Q => \u_c_reg_n_0_[34]\
    );
\u_c_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(35),
      Q => \u_c_reg_n_0_[35]\
    );
\u_c_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(36),
      Q => \u_c_reg_n_0_[36]\
    );
\u_c_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(37),
      Q => \u_c_reg_n_0_[37]\
    );
\u_c_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(38),
      Q => \u_c_reg_n_0_[38]\
    );
\u_c_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(39),
      Q => \u_c_reg_n_0_[39]\
    );
\u_c_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(3),
      Q => \u_c_reg_n_0_[3]\
    );
\u_c_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(40),
      Q => \u_c_reg_n_0_[40]\
    );
\u_c_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(41),
      Q => \u_c_reg_n_0_[41]\
    );
\u_c_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(42),
      Q => \u_c_reg_n_0_[42]\
    );
\u_c_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(43),
      Q => \u_c_reg_n_0_[43]\
    );
\u_c_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(44),
      Q => \u_c_reg_n_0_[44]\
    );
\u_c_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(45),
      Q => \u_c_reg_n_0_[45]\
    );
\u_c_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(46),
      Q => \u_c_reg_n_0_[46]\
    );
\u_c_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(47),
      Q => \u_c_reg_n_0_[47]\
    );
\u_c_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(4),
      Q => \u_c_reg_n_0_[4]\
    );
\u_c_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(5),
      Q => \u_c_reg_n_0_[5]\
    );
\u_c_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(6),
      Q => \u_c_reg_n_0_[6]\
    );
\u_c_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(7),
      Q => \u_c_reg_n_0_[7]\
    );
\u_c_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(8),
      Q => \u_c_reg_n_0_[8]\
    );
\u_c_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(9),
      Q => \u_c_reg_n_0_[9]\
    );
u_dsp48_mul_add_ip: entity work.complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip
     port map (
      D(47 downto 0) => u_c(47 downto 0),
      Q(17) => \u_a_reg_n_0_[17]\,
      Q(16) => \u_a_reg_n_0_[16]\,
      Q(15) => \u_a_reg_n_0_[15]\,
      Q(14) => \u_a_reg_n_0_[14]\,
      Q(13) => \u_a_reg_n_0_[13]\,
      Q(12) => \u_a_reg_n_0_[12]\,
      Q(11) => \u_a_reg_n_0_[11]\,
      Q(10) => \u_a_reg_n_0_[10]\,
      Q(9) => \u_a_reg_n_0_[9]\,
      Q(8) => \u_a_reg_n_0_[8]\,
      Q(7) => \u_a_reg_n_0_[7]\,
      Q(6) => \u_a_reg_n_0_[6]\,
      Q(5) => \u_a_reg_n_0_[5]\,
      Q(4) => \u_a_reg_n_0_[4]\,
      Q(3) => \u_a_reg_n_0_[3]\,
      Q(2) => \u_a_reg_n_0_[2]\,
      Q(1) => \u_a_reg_n_0_[1]\,
      Q(0) => \u_a_reg_n_0_[0]\,
      \en_buf_reg[6]\ => \u_c[47]_i_2_n_0\,
      \en_buf_reg[9]\(4 downto 2) => p_0_in(10 downto 8),
      \en_buf_reg[9]\(1 downto 0) => p_0_in(4 downto 3),
      i_clk => i_clk,
      \p_in_reg[69]\(69) => u_dsp48_mul_add_ip_n_48,
      \p_in_reg[69]\(68) => u_dsp48_mul_add_ip_n_49,
      \p_in_reg[69]\(67) => u_dsp48_mul_add_ip_n_50,
      \p_in_reg[69]\(66) => u_dsp48_mul_add_ip_n_51,
      \p_in_reg[69]\(65) => u_dsp48_mul_add_ip_n_52,
      \p_in_reg[69]\(64) => u_dsp48_mul_add_ip_n_53,
      \p_in_reg[69]\(63) => u_dsp48_mul_add_ip_n_54,
      \p_in_reg[69]\(62) => u_dsp48_mul_add_ip_n_55,
      \p_in_reg[69]\(61) => u_dsp48_mul_add_ip_n_56,
      \p_in_reg[69]\(60) => u_dsp48_mul_add_ip_n_57,
      \p_in_reg[69]\(59) => u_dsp48_mul_add_ip_n_58,
      \p_in_reg[69]\(58) => u_dsp48_mul_add_ip_n_59,
      \p_in_reg[69]\(57) => u_dsp48_mul_add_ip_n_60,
      \p_in_reg[69]\(56) => u_dsp48_mul_add_ip_n_61,
      \p_in_reg[69]\(55) => u_dsp48_mul_add_ip_n_62,
      \p_in_reg[69]\(54) => u_dsp48_mul_add_ip_n_63,
      \p_in_reg[69]\(53) => u_dsp48_mul_add_ip_n_64,
      \p_in_reg[69]\(52) => u_dsp48_mul_add_ip_n_65,
      \p_in_reg[69]\(51) => u_dsp48_mul_add_ip_n_66,
      \p_in_reg[69]\(50) => u_dsp48_mul_add_ip_n_67,
      \p_in_reg[69]\(49) => u_dsp48_mul_add_ip_n_68,
      \p_in_reg[69]\(48) => u_dsp48_mul_add_ip_n_69,
      \p_in_reg[69]\(47) => u_dsp48_mul_add_ip_n_70,
      \p_in_reg[69]\(46) => u_dsp48_mul_add_ip_n_71,
      \p_in_reg[69]\(45) => u_dsp48_mul_add_ip_n_72,
      \p_in_reg[69]\(44) => u_dsp48_mul_add_ip_n_73,
      \p_in_reg[69]\(43) => u_dsp48_mul_add_ip_n_74,
      \p_in_reg[69]\(42) => u_dsp48_mul_add_ip_n_75,
      \p_in_reg[69]\(41) => u_dsp48_mul_add_ip_n_76,
      \p_in_reg[69]\(40) => u_dsp48_mul_add_ip_n_77,
      \p_in_reg[69]\(39) => u_dsp48_mul_add_ip_n_78,
      \p_in_reg[69]\(38) => u_dsp48_mul_add_ip_n_79,
      \p_in_reg[69]\(37) => u_dsp48_mul_add_ip_n_80,
      \p_in_reg[69]\(36) => u_dsp48_mul_add_ip_n_81,
      \p_in_reg[69]\(35) => u_dsp48_mul_add_ip_n_82,
      \p_in_reg[69]\(34) => u_dsp48_mul_add_ip_n_83,
      \p_in_reg[69]\(33) => u_dsp48_mul_add_ip_n_84,
      \p_in_reg[69]\(32) => u_dsp48_mul_add_ip_n_85,
      \p_in_reg[69]\(31) => u_dsp48_mul_add_ip_n_86,
      \p_in_reg[69]\(30) => u_dsp48_mul_add_ip_n_87,
      \p_in_reg[69]\(29) => u_dsp48_mul_add_ip_n_88,
      \p_in_reg[69]\(28) => u_dsp48_mul_add_ip_n_89,
      \p_in_reg[69]\(27) => u_dsp48_mul_add_ip_n_90,
      \p_in_reg[69]\(26) => u_dsp48_mul_add_ip_n_91,
      \p_in_reg[69]\(25) => u_dsp48_mul_add_ip_n_92,
      \p_in_reg[69]\(24) => u_dsp48_mul_add_ip_n_93,
      \p_in_reg[69]\(23) => u_dsp48_mul_add_ip_n_94,
      \p_in_reg[69]\(22) => u_dsp48_mul_add_ip_n_95,
      \p_in_reg[69]\(21) => u_dsp48_mul_add_ip_n_96,
      \p_in_reg[69]\(20) => u_dsp48_mul_add_ip_n_97,
      \p_in_reg[69]\(19) => u_dsp48_mul_add_ip_n_98,
      \p_in_reg[69]\(18) => u_dsp48_mul_add_ip_n_99,
      \p_in_reg[69]\(17) => u_dsp48_mul_add_ip_n_100,
      \p_in_reg[69]\(16) => u_dsp48_mul_add_ip_n_101,
      \p_in_reg[69]\(15) => u_dsp48_mul_add_ip_n_102,
      \p_in_reg[69]\(14) => u_dsp48_mul_add_ip_n_103,
      \p_in_reg[69]\(13) => u_dsp48_mul_add_ip_n_104,
      \p_in_reg[69]\(12) => u_dsp48_mul_add_ip_n_105,
      \p_in_reg[69]\(11) => u_dsp48_mul_add_ip_n_106,
      \p_in_reg[69]\(10) => u_dsp48_mul_add_ip_n_107,
      \p_in_reg[69]\(9) => u_dsp48_mul_add_ip_n_108,
      \p_in_reg[69]\(8) => u_dsp48_mul_add_ip_n_109,
      \p_in_reg[69]\(7) => u_dsp48_mul_add_ip_n_110,
      \p_in_reg[69]\(6) => u_dsp48_mul_add_ip_n_111,
      \p_in_reg[69]\(5) => u_dsp48_mul_add_ip_n_112,
      \p_in_reg[69]\(4) => u_dsp48_mul_add_ip_n_113,
      \p_in_reg[69]\(3) => u_dsp48_mul_add_ip_n_114,
      \p_in_reg[69]\(2) => u_dsp48_mul_add_ip_n_115,
      \p_in_reg[69]\(1) => u_dsp48_mul_add_ip_n_116,
      \p_in_reg[69]\(0) => u_dsp48_mul_add_ip_n_117,
      \u_b_reg[17]\(17) => \u_b_reg_n_0_[17]\,
      \u_b_reg[17]\(16) => \u_b_reg_n_0_[16]\,
      \u_b_reg[17]\(15) => \u_b_reg_n_0_[15]\,
      \u_b_reg[17]\(14) => \u_b_reg_n_0_[14]\,
      \u_b_reg[17]\(13) => \u_b_reg_n_0_[13]\,
      \u_b_reg[17]\(12) => \u_b_reg_n_0_[12]\,
      \u_b_reg[17]\(11) => \u_b_reg_n_0_[11]\,
      \u_b_reg[17]\(10) => \u_b_reg_n_0_[10]\,
      \u_b_reg[17]\(9) => \u_b_reg_n_0_[9]\,
      \u_b_reg[17]\(8) => \u_b_reg_n_0_[8]\,
      \u_b_reg[17]\(7) => \u_b_reg_n_0_[7]\,
      \u_b_reg[17]\(6) => \u_b_reg_n_0_[6]\,
      \u_b_reg[17]\(5) => \u_b_reg_n_0_[5]\,
      \u_b_reg[17]\(4) => \u_b_reg_n_0_[4]\,
      \u_b_reg[17]\(3) => \u_b_reg_n_0_[3]\,
      \u_b_reg[17]\(2) => \u_b_reg_n_0_[2]\,
      \u_b_reg[17]\(1) => \u_b_reg_n_0_[1]\,
      \u_b_reg[17]\(0) => \u_b_reg_n_0_[0]\,
      \u_c_reg[47]\(47) => \u_c_reg_n_0_[47]\,
      \u_c_reg[47]\(46) => \u_c_reg_n_0_[46]\,
      \u_c_reg[47]\(45) => \u_c_reg_n_0_[45]\,
      \u_c_reg[47]\(44) => \u_c_reg_n_0_[44]\,
      \u_c_reg[47]\(43) => \u_c_reg_n_0_[43]\,
      \u_c_reg[47]\(42) => \u_c_reg_n_0_[42]\,
      \u_c_reg[47]\(41) => \u_c_reg_n_0_[41]\,
      \u_c_reg[47]\(40) => \u_c_reg_n_0_[40]\,
      \u_c_reg[47]\(39) => \u_c_reg_n_0_[39]\,
      \u_c_reg[47]\(38) => \u_c_reg_n_0_[38]\,
      \u_c_reg[47]\(37) => \u_c_reg_n_0_[37]\,
      \u_c_reg[47]\(36) => \u_c_reg_n_0_[36]\,
      \u_c_reg[47]\(35) => \u_c_reg_n_0_[35]\,
      \u_c_reg[47]\(34) => \u_c_reg_n_0_[34]\,
      \u_c_reg[47]\(33) => \u_c_reg_n_0_[33]\,
      \u_c_reg[47]\(32) => \u_c_reg_n_0_[32]\,
      \u_c_reg[47]\(31) => \u_c_reg_n_0_[31]\,
      \u_c_reg[47]\(30) => \u_c_reg_n_0_[30]\,
      \u_c_reg[47]\(29) => \u_c_reg_n_0_[29]\,
      \u_c_reg[47]\(28) => \u_c_reg_n_0_[28]\,
      \u_c_reg[47]\(27) => \u_c_reg_n_0_[27]\,
      \u_c_reg[47]\(26) => \u_c_reg_n_0_[26]\,
      \u_c_reg[47]\(25) => \u_c_reg_n_0_[25]\,
      \u_c_reg[47]\(24) => \u_c_reg_n_0_[24]\,
      \u_c_reg[47]\(23) => \u_c_reg_n_0_[23]\,
      \u_c_reg[47]\(22) => \u_c_reg_n_0_[22]\,
      \u_c_reg[47]\(21) => \u_c_reg_n_0_[21]\,
      \u_c_reg[47]\(20) => \u_c_reg_n_0_[20]\,
      \u_c_reg[47]\(19) => \u_c_reg_n_0_[19]\,
      \u_c_reg[47]\(18) => \u_c_reg_n_0_[18]\,
      \u_c_reg[47]\(17) => \u_c_reg_n_0_[17]\,
      \u_c_reg[47]\(16) => \u_c_reg_n_0_[16]\,
      \u_c_reg[47]\(15) => \u_c_reg_n_0_[15]\,
      \u_c_reg[47]\(14) => \u_c_reg_n_0_[14]\,
      \u_c_reg[47]\(13) => \u_c_reg_n_0_[13]\,
      \u_c_reg[47]\(12) => \u_c_reg_n_0_[12]\,
      \u_c_reg[47]\(11) => \u_c_reg_n_0_[11]\,
      \u_c_reg[47]\(10) => \u_c_reg_n_0_[10]\,
      \u_c_reg[47]\(9) => \u_c_reg_n_0_[9]\,
      \u_c_reg[47]\(8) => \u_c_reg_n_0_[8]\,
      \u_c_reg[47]\(7) => \u_c_reg_n_0_[7]\,
      \u_c_reg[47]\(6) => \u_c_reg_n_0_[6]\,
      \u_c_reg[47]\(5) => \u_c_reg_n_0_[5]\,
      \u_c_reg[47]\(4) => \u_c_reg_n_0_[4]\,
      \u_c_reg[47]\(3) => \u_c_reg_n_0_[3]\,
      \u_c_reg[47]\(2) => \u_c_reg_n_0_[2]\,
      \u_c_reg[47]\(1) => \u_c_reg_n_0_[1]\,
      \u_c_reg[47]\(0) => \u_c_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_r : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_i : in STD_LOGIC_VECTOR ( 34 downto 0 );
    o_p_en : out STD_LOGIC;
    o_p : out STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of complex_abs_power2_35_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of complex_abs_power2_35_1dsp_ip : entity is "complex_abs_power2_35_1dsp_ip,complex_abs_power2_35_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of complex_abs_power2_35_1dsp_ip : entity is "complex_abs_power2_35_1dsp_ip,complex_abs_power2_35_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=complex_abs_power2_35_1dsp,x_ipVersion=1.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of complex_abs_power2_35_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of complex_abs_power2_35_1dsp_ip : entity is "complex_abs_power2_35_1dsp,Vivado 2015.2.1";
end complex_abs_power2_35_1dsp_ip;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip is
begin
inst: entity work.complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp
     port map (
      i_clk => i_clk,
      i_en => i_en,
      i_i(34 downto 0) => i_i(34 downto 0),
      i_r(34 downto 0) => i_r(34 downto 0),
      i_rst => i_rst,
      o_p(69 downto 0) => o_p(69 downto 0),
      o_p_en => o_p_en
    );
end STRUCTURE;
