strict digraph "" {
	node [label="\N"];
	"334:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79df512850>",
		def_var="['rising_edge']",
		fillcolor=deepskyblue,
		label="334:AS
rising_edge = pwm_ff_1 && ~pwm_ff_2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pwm_ff_1', 'pwm_ff_2']"];
}
