# VSD RISC-V SoC Tapeout
Hands-on SoC design journey from RTL to GDSII using open-source EDA. Part of the VSD RISC-V Reference SoC Tapeout Program, covering RTL sim, synthesis, GLS, STA, floorplan, placement, routing, and timing closure â€” building a unique RISC-V SoC ready for tapeout
