#ifndef REGISTER_DEFINITIONS_H
#define REGISTER_DEFINITIONS_H

#define PERIPH_BASE 				(0x40000000U)
#define AHB1_OFFSET                 (0x00020000U)
#define AHB1_BASE                   (PERIPH_BASE + AHB1_OFFSET)

/* GPIO_D is at an offset of 0x0C00 from the AHB1_BASE */
#define GPIOD_OFFSET                (0x0C00U)
#define GPIOD_BASE                  (AHB1_BASE + GPIOD_OFFSET)

/* Before using a peripheral, need to enable its clock via RCC */
#define RCC_OFFSET                  (0x3800U)
#define RCC_BASE                    (AHB1_BASE + RCC_OFFSET)

/* Registers of Reset and Clock enable for AHB1 */
#define RCC_AHB1_RST_R_OFFSET       (0x10U)
#define RCC_AHB1_CLKEN_R_OFFSET     (0x30U)

#define RCC_AHB1_RST_R              (RCC_BASE + RCC_AHB1_RST_R_OFFSET)
#define RCC_AHB1_CLKEN_R            (RCC_BASE + RCC_AHB1_CLKEN_R_OFFSET)

#endif /* REGISTER_DEFINITIONS_H */
