module SelectDestination(rt, rd, regDest, myDestination);

	input [3:0] rt, rd;
	input regDest;
	output [3:0] myDestination;
	
	wire [3:0] and1, and2;
	wire notRegDest;
	not not0(notRegDest, regDest);
	
	and a0(and1[0], rt[0], notRegDest);
	and a1(and1[1], rt[1], notRegDest);
	and a2(and1[2], rt[2], notRegDest);
	and a3(and1[3], rt[3], notRegDest);
	
	and a4(and2[0], rd[0], regDest);
	and a5(and2[1], rd[1], regDest);
	and a6(and2[2], rd[2], regDest);
	and a7(and2[3], rd[3], regDest);
	
	or o0(myDestination[0], and1[0], and2[0]);
	or o1(myDestination[1], and1[1], and2[1]);
	or o2(myDestination[2], and1[2], and2[2]);
	or o3(myDestination[3], and1[3], and2[2]);


endmodule