{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573898210664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573898210665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 17:56:50 2019 " "Processing started: Sat Nov 16 17:56:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573898210665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573898210665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx_byte -c uart_tx_byte " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx_byte -c uart_tx_byte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573898210665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573898211060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/uart_tx/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/uart_tx/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573898211113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573898211113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/uart_tx/rtl/uart_tx_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/uart_tx/rtl/uart_tx_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_byte " "Found entity 1: uart_tx_byte" {  } { { "../rtl/uart_tx_byte.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/uart_tx_byte.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573898211115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573898211115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/uart_tx/testbench/uart_tx_byte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/uart_tx/testbench/uart_tx_byte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_byte_tb " "Found entity 1: uart_tx_byte_tb" {  } { { "../testbench/uart_tx_byte_tb.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/testbench/uart_tx_byte_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573898211116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573898211116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/uart_tx/rtl/uart_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/uart_tx/rtl/uart_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_top " "Found entity 1: uart_tx_top" {  } { { "../rtl/uart_tx_top.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/uart_tx_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573898211118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573898211118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/issp/uart_issp.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/issp/uart_issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_issp " "Found entity 1: uart_issp" {  } { { "ip/issp/uart_issp.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/prj/ip/issp/uart_issp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573898211119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573898211119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx_top " "Elaborating entity \"uart_tx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573898211163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_issp uart_issp:u_uart_issp " "Elaborating entity \"uart_issp\" for hierarchy \"uart_issp:u_uart_issp\"" {  } { { "../rtl/uart_tx_top.v" "u_uart_issp" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/uart_tx_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\"" {  } { { "ip/issp/uart_issp.v" "altsource_probe_component" { Text "D:/gitwork/FPFA_EXC/uart_tx/prj/ip/issp/uart_issp.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\"" {  } { { "ip/issp/uart_issp.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/prj/ip/issp/uart_issp.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 8 " "Parameter \"source_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211185 ""}  } { { "ip/issp/uart_issp.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/prj/ip/issp/uart_issp.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573898211185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uart_issp:u_uart_issp\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:u_key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:u_key_filter\"" {  } { { "../rtl/uart_tx_top.v" "u_key_filter" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/uart_tx_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:u_uart_tx_byte " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:u_uart_tx_byte\"" {  } { { "../rtl/uart_tx_top.v" "u_uart_tx_byte" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/uart_tx_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573898211536 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/issp/uart_issp.v" "altsource_probe_component" { Text "D:/gitwork/FPFA_EXC/uart_tx/prj/ip/issp/uart_issp.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1573898211549 "|uart_tx_top|uart_issp:u_uart_issp|altsource_probe:altsource_probe_component"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx_byte.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/uart_tx_byte.v" 30 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/key_filter.v" 8 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/key_filter.v" 20 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/key_filter.v" 21 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/key_filter.v" 18 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/gitwork/FPFA_EXC/uart_tx/rtl/key_filter.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1573898212286 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1573898212286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573898212435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573898212813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573898212813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573898212873 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573898212873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573898212873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573898212873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573898212889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 17:56:52 2019 " "Processing ended: Sat Nov 16 17:56:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573898212889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573898212889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573898212889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573898212889 ""}
