- empty

Only check that files are valid SystemVerilog (IEEE 1800-2017).
All rules are implicitly disabled, and all options are implicitly set to their
default values.
