v 20201216 2
C 59700 46200 1 0 0 2n7002.sym
{
T 59925 46500 5 10 1 1 0 1 1
refdes=M1
T 59800 47000 5 10 0 1 0 0 1
value=2N7002P
T 60200 46800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 61200 46800 5 10 0 1 0 0 1
device=NMOS
}
C 59700 45500 1 0 0 2n7002.sym
{
T 59925 45800 5 10 1 1 0 1 1
refdes=M2
T 59800 46300 5 10 0 1 0 0 1
value=2N7002P
T 60200 46100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 61200 46100 5 10 0 1 0 0 1
device=NMOS
}
C 60200 46800 1 90 0 resistor-load.sym
{
T 60100 47200 5 10 0 1 90 0 1
footprint=0603-boxed
T 59800 47100 5 10 0 0 90 0 1
device=RESISTOR
T 60050 47450 5 10 1 1 90 0 1
refdes=R
T 60100 47200 5 10 0 1 0 0 1
value=3k3
}
C 60200 44900 1 90 0 in-1.sym
{
T 59700 44900 5 10 0 0 90 0 1
footprint=anchor
T 59900 44900 5 10 0 0 90 0 1
device=INPUT
T 60150 45000 5 10 1 1 90 2 1
refdes=GND
}
C 59100 45700 1 0 0 in-1.sym
{
T 59100 46200 5 10 0 0 0 0 1
footprint=anchor
T 59100 46000 5 10 0 0 0 0 1
device=INPUT
T 59100 45800 5 10 1 1 0 7 1
refdes=B
}
C 59100 46400 1 0 0 in-1.sym
{
T 59100 46900 5 10 0 0 0 0 1
footprint=anchor
T 59100 46700 5 10 0 0 0 0 1
device=INPUT
T 59100 46500 5 10 1 1 0 7 1
refdes=A
}
C 60000 48300 1 270 0 in-1.sym
{
T 60500 48300 5 10 0 0 270 0 1
footprint=anchor
T 60300 48300 5 10 0 0 270 0 1
device=INPUT
T 60150 48200 5 10 1 1 270 0 1
refdes=Vdd
}
C 60100 46700 1 0 0 out-1.sym
{
T 60100 47200 5 10 0 0 0 0 1
footprint=anchor
T 60100 47000 5 10 0 0 0 0 1
device=OUTPUT
T 60700 46800 5 10 1 1 0 1 1
refdes=Q
}
N 60100 46000 60100 46300 4
N 60100 46700 60100 46800 4
N 60100 45500 60100 45600 4
