

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6'
================================================================
* Date:           Fri Nov  8 14:18:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.824 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_158_6  |        2|        2|         1|          1|          1|     2|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 4 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%oldMax_V = alloca i32 1"   --->   Operation 5 'alloca' 'oldMax_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%oldMax_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'oldMax_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%oldMax_V_2 = alloca i32 1"   --->   Operation 7 'alloca' 'oldMax_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%oldMax_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'oldMax_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%oldMax_V_4 = alloca i32 1"   --->   Operation 9 'alloca' 'oldMax_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%oldMax_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'oldMax_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%oldMax_V_6 = alloca i32 1"   --->   Operation 11 'alloca' 'oldMax_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%oldMax_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'oldMax_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln156"   --->   Operation 13 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_V_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_load_1"   --->   Operation 14 'read' 'buf_V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_V_1_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_1_load_1"   --->   Operation 15 'read' 'buf_V_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_V_2_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_2_load_1"   --->   Operation 16 'read' 'buf_V_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_V_3_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_3_load_1"   --->   Operation 17 'read' 'buf_V_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_V_4_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_4_load_1"   --->   Operation 18 'read' 'buf_V_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_V_5_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_5_load_1"   --->   Operation 19 'read' 'buf_V_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_V_6_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_6_load_1"   --->   Operation 20 'read' 'buf_V_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_V_7_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_7_load_1"   --->   Operation 21 'read' 'buf_V_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i7 %zext_ln156_read"   --->   Operation 22 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_7_load_1_read, i3 %oldMax_V_7"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_6_load_1_read, i3 %oldMax_V_6"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_5_load_1_read, i3 %oldMax_V_5"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_4_load_1_read, i3 %oldMax_V_4"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_3_load_1_read, i3 %oldMax_V_3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_2_load_1_read, i3 %oldMax_V_2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_1_load_1_read, i3 %oldMax_V_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %buf_V_load_1_read, i3 %oldMax_V"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %kx"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kx_1 = load i2 %kx" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 34 'load' 'kx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %zext_ln156_cast"   --->   Operation 35 'getelementptr' 'buf_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %zext_ln156_cast"   --->   Operation 36 'getelementptr' 'buf_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %zext_ln156_cast"   --->   Operation 37 'getelementptr' 'buf_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %zext_ln156_cast"   --->   Operation 38 'getelementptr' 'buf_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %zext_ln156_cast"   --->   Operation 39 'getelementptr' 'buf_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %zext_ln156_cast"   --->   Operation 40 'getelementptr' 'buf_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %zext_ln156_cast"   --->   Operation 41 'getelementptr' 'buf_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %zext_ln156_cast"   --->   Operation 42 'getelementptr' 'buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln158 = icmp_eq  i2 %kx_1, i2 2" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 43 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.56ns)   --->   "%kx_2 = add i2 %kx_1, i2 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 45 'add' 'kx_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %for.body39.split, void %for.inc56.exitStub" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 46 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%oldMax_V_load = load i3 %oldMax_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 47 'load' 'oldMax_V_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%oldMax_V_1_load = load i3 %oldMax_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 48 'load' 'oldMax_V_1_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%oldMax_V_2_load = load i3 %oldMax_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 49 'load' 'oldMax_V_2_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%oldMax_V_3_load = load i3 %oldMax_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 50 'load' 'oldMax_V_3_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%oldMax_V_4_load = load i3 %oldMax_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 51 'load' 'oldMax_V_4_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%oldMax_V_5_load = load i3 %oldMax_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 52 'load' 'oldMax_V_5_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%oldMax_V_6_load = load i3 %oldMax_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 53 'load' 'oldMax_V_6_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%oldMax_V_7_load = load i3 %oldMax_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 54 'load' 'oldMax_V_7_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:159]   --->   Operation 55 'specpipeline' 'specpipeline_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 56 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputData_V = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:160]   --->   Operation 57 'read' 'inputData_V' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%channeldata_V = trunc i24 %inputData_V"   --->   Operation 58 'trunc' 'channeldata_V' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_ugt  i3 %channeldata_V, i3 %oldMax_V_load"   --->   Operation 59 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.98ns)   --->   "%select_ln167 = select i1 %icmp_ln1035, i3 %channeldata_V, i3 %oldMax_V_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 60 'select' 'select_ln167' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%channeldata_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 3, i32 5"   --->   Operation 61 'partselect' 'channeldata_V_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.13ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i3 %channeldata_V_1, i3 %oldMax_V_1_load"   --->   Operation 62 'icmp' 'icmp_ln1035_1' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.98ns)   --->   "%select_ln167_1 = select i1 %icmp_ln1035_1, i3 %channeldata_V_1, i3 %oldMax_V_1_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 63 'select' 'select_ln167_1' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%channeldata_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 6, i32 8"   --->   Operation 64 'partselect' 'channeldata_V_2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln1035_2 = icmp_ugt  i3 %channeldata_V_2, i3 %oldMax_V_2_load"   --->   Operation 65 'icmp' 'icmp_ln1035_2' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.98ns)   --->   "%select_ln167_2 = select i1 %icmp_ln1035_2, i3 %channeldata_V_2, i3 %oldMax_V_2_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 66 'select' 'select_ln167_2' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%channeldata_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 9, i32 11"   --->   Operation 67 'partselect' 'channeldata_V_3' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.13ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i3 %channeldata_V_3, i3 %oldMax_V_3_load"   --->   Operation 68 'icmp' 'icmp_ln1035_3' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.98ns)   --->   "%select_ln167_3 = select i1 %icmp_ln1035_3, i3 %channeldata_V_3, i3 %oldMax_V_3_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 69 'select' 'select_ln167_3' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%channeldata_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 12, i32 14"   --->   Operation 70 'partselect' 'channeldata_V_4' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.13ns)   --->   "%icmp_ln1035_4 = icmp_ugt  i3 %channeldata_V_4, i3 %oldMax_V_4_load"   --->   Operation 71 'icmp' 'icmp_ln1035_4' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.98ns)   --->   "%select_ln167_4 = select i1 %icmp_ln1035_4, i3 %channeldata_V_4, i3 %oldMax_V_4_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 72 'select' 'select_ln167_4' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%channeldata_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 15, i32 17"   --->   Operation 73 'partselect' 'channeldata_V_5' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.13ns)   --->   "%icmp_ln1035_5 = icmp_ugt  i3 %channeldata_V_5, i3 %oldMax_V_5_load"   --->   Operation 74 'icmp' 'icmp_ln1035_5' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.98ns)   --->   "%select_ln167_5 = select i1 %icmp_ln1035_5, i3 %channeldata_V_5, i3 %oldMax_V_5_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 75 'select' 'select_ln167_5' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%channeldata_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 18, i32 20"   --->   Operation 76 'partselect' 'channeldata_V_6' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.13ns)   --->   "%icmp_ln1035_6 = icmp_ugt  i3 %channeldata_V_6, i3 %oldMax_V_6_load"   --->   Operation 77 'icmp' 'icmp_ln1035_6' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.98ns)   --->   "%select_ln167_6 = select i1 %icmp_ln1035_6, i3 %channeldata_V_6, i3 %oldMax_V_6_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 78 'select' 'select_ln167_6' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%channeldata_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 21, i32 23"   --->   Operation 79 'partselect' 'channeldata_V_7' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.13ns)   --->   "%icmp_ln1035_7 = icmp_ugt  i3 %channeldata_V_7, i3 %oldMax_V_7_load"   --->   Operation 80 'icmp' 'icmp_ln1035_7' <Predicate = (!icmp_ln158)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.98ns)   --->   "%select_ln167_7 = select i1 %icmp_ln1035_7, i3 %channeldata_V_7, i3 %oldMax_V_7_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 81 'select' 'select_ln167_7' <Predicate = (!icmp_ln158)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.95ns)   --->   "%icmp_ln158_1 = icmp_eq  i2 %kx_2, i2 2" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 82 'icmp' 'icmp_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158_1, void %ifFalse, void %ifTrue" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 83 'br' 'br_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167, i7 %buf_V_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 84 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_1, i7 %buf_V_1_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 85 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_2, i7 %buf_V_2_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 86 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_3, i7 %buf_V_3_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 87 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_4, i7 %buf_V_4_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 88 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_5, i7 %buf_V_5_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 89 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_6, i7 %buf_V_6_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 90 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln168 = store i3 %select_ln167_7, i7 %buf_V_7_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168]   --->   Operation 91 'store' 'store_ln168' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 104> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln158 & icmp_ln158_1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_7, i3 %oldMax_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 93 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_6, i3 %oldMax_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 94 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_5, i3 %oldMax_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 95 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_4, i3 %oldMax_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 96 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_3, i3 %oldMax_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 97 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_2, i3 %oldMax_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 98 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167_1, i3 %oldMax_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 99 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln167 = store i3 %select_ln167, i3 %oldMax_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167]   --->   Operation 100 'store' 'store_ln167' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln158 = store i2 %kx_2, i2 %kx" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158]   --->   Operation 101 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.82ns
The critical path consists of the following:
	'alloca' operation ('oldMax.V') [20]  (0 ns)
	'load' operation ('oldMax_V_load', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167) on local variable 'oldMax.V' [64]  (0 ns)
	'icmp' operation ('icmp_ln1035') [76]  (1.13 ns)
	'select' operation ('select_ln167', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167) [77]  (0.98 ns)
	'store' operation ('store_ln168', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168) of variable 'select_ln167', /media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:167 on array 'buf_V' [102]  (2.32 ns)
	blocking operation 1.39 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
