// Seed: 4089211886
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2
);
  wire id_4, id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3
);
  wire \id_5 ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri1 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_0 = 0;
  always @(id_0 or negedge id_2) assume (-1);
endmodule
