Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri May 03 21:23:35 2024
| Host         : LAPTOP-BQSABBDP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------+------------------+------------------+----------------+
|              Clock Signal             |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------+------------------+------------------+----------------+
|  cu/alu_op_reg[1]_i_2_n_0             |                                |                  |                1 |              2 |
|  inst_time_mux/cathode_reg[6]_i_2_n_0 |                                |                  |                3 |              7 |
|  clk_IBUF_BUFG                        | register/register1[15]_i_1_n_0 |                  |                8 |             16 |
|  clk_IBUF_BUFG                        |                                |                  |                9 |             36 |
+---------------------------------------+--------------------------------+------------------+------------------+----------------+


