Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jul 19 12:46:00 2022
| Host         : zhaodi-node32 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file system_top_wrapper_control_sets_placed.rpt
| Design       : system_top_wrapper
| Device       : xcu250
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2403 |
|    Minimum number of control sets                        |  2219 |
|    Addition due to synthesis replication                 |     6 |
|    Addition due to physical synthesis replication        |   178 |
| Unused register locations in slices containing registers |  2508 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2403 |
| >= 0 to < 4        |   351 |
| >= 4 to < 6        |   340 |
| >= 6 to < 8        |   294 |
| >= 8 to < 10       |   636 |
| >= 10 to < 12      |    69 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |     8 |
| >= 16              |   667 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           17498 |         3577 |
| No           | No                    | Yes                    |             545 |          147 |
| No           | Yes                   | No                     |            7527 |         2267 |
| Yes          | No                    | No                     |           26731 |         4814 |
| Yes          | No                    | Yes                    |             496 |           87 |
| Yes          | Yes                   | No                     |           16603 |         3790 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                      |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[4]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[25]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/state_reg[1][0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/state_reg[1][0]                                                                                                                                                                                                                      | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/SR[0]                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                      | system_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wvalid_0                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_5                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/specialInstR                                                                                                                                                                                                                  | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                              | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                              | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                              | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                              | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                                 |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[1].axi_ctrl_reg/data[1]_i_1_n_0                                                                                                                                                                                      | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_write_0/E[0]                                                                                                                                                                                                                             | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/b_push                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                    |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/SimpleBus2AXI4Converter_1/wAck                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/SimpleBus2AXI4Converter_2/wAck                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/SimpleBus2AXI4Converter_3/wAck                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/alreadyOutFire                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/isForwardDataReg                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/isForwardDataReg                                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/alreadyOutFire                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/SimpleBus2AXI4Converter/wAck                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                                                | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__0_0                                                                                                                                               |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/Cache/s3/isForwardDataReg                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/Cache/s3/alreadyOutFire                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                            |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                            |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                            |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                            |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                            |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                            |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                     |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                          |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][2][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/axi_ctrl_top_0/awready_r_i_1_n_0                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][2][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                     |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/not_strict_mode.app_rd_data_end_reg[0]                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[32]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[32]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_2                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_9                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                           | system_top_i/proc_sys_reset_1/U0/mb_reset                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_581_in                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winWrite_reg_18                                                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[5]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[25][0]                                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/pcOffsetR[1]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/E[0]                                                                                                                                                                                                                          | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/reset_0[0]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/FlushableQueue/do_enq                                                                                                                                                                                                             | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/reset_0[0]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[1]_i_1_n_0                                                                                                                                                        | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0]_0[0]                                                                                                                                                                                    | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                      | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/state[0]                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[17][0]                                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[1][0]                                                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/level                                                                                                                                                                                                                | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/level[1]_i_1__0_n_0                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[9][0]                                                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/level                                                                                                                                                                                                                  | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/level[1]_i_1_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/st_mr_bvalid[4]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                                                                         | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__2_n_0                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/_T_8_reg[1][0]                                                                                                                                                                                                                    | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__1_n_0                                                                                                                               | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__3_n_0                                                                                                                               | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__4_n_0                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                            | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__1_n_0                                                                                                                         | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                                  | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/inflightSrc                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__6_n_0                                                                                                                     | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                   |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                   |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                                                        | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[1][1]_i_1_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__4_n_0                                                                                                                     | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/state[2]_i_1__0_n_0                                                                                                                                                                                                               | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/isu/E[0]                                                                                                                                                                                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/state_reg[2]_0                                                                                                                                                                                          | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/state[1]_i_1__5_n_0                                                                                                                                                              |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                                                                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                                                                     | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/state[2]_i_2__5_n_0                                                                                                                                                                                                                       | system_top_i/rv_system/NutShell_0/inst/Cache/s3/state[2]_i_1__6_n_0                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                                                                     | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                                                                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9][0]                                                                                                                                                              | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/state[1]_i_1__1_n_0                                                                                                                                                                                                    | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[17][0]                                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[1][1]_i_2_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/state[2]_i_2__3_n_0                                                                                                                                                                                                             | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/state[2]_i_1__4_n_0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[1][1]_i_1_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[1][1]_i_2_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                    |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_12[0]                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_561                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_11[0]                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/E[0]                                                                                                                                                                                                                                      | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                          |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                               |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/value_2                                                                                                                                                                                                                                   | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_mrs                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/value0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/value_1[2]_i_1__1_n_0                                                                                                                                                                                                                     | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[4]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              3 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][0][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[25]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              3 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/value_2                                                                                                                                                                                                                         | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/value_1                                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][1][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_9[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/p_16_in                                                                                                                                                                                                                         | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][2][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_7[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_2[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][1][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_6[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][0][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_10[0]                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][3][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_8[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/value_1[2]_i_1__0_n_0                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                            |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mstatus[12]_i_1_n_0                                                                                                                                                                                                | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/value_2                                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_1[0]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_13[0]                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                                              | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                                               | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                                                                        | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                                                      | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_8                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[2]_i_1__0_n_0                                                                                                                                    |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                       |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_9                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[2]_i_1__0_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                2 |              3 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][2][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][3][2]_i_2_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/cohMg/E[0]                                                                                                                                                                                                                                         | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[2]_i_1_n_0                                                                                                                                       |                1 |              3 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[27]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[29]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[30]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[16]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[17]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[18]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[15]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[28]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[19]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[31]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[20]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[21]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[22]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[1]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_en_mc2ni                                                                                                                                                                        |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[23]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[26]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[24]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                                                            | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                               | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][1][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][0][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][2][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrdata_en                                                                                                                                                                                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_pre_req                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                     |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/mdTLB/E[0]                                                                                                                                                                                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/reset_3[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                                                               | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/not_strict_mode.app_rd_data_end_reg[0]                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrl[3]_i_1_n_0                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                               | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][3][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/state[1]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][1][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][0][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][3][3]_i_1_n_0                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_0                                                                                                                                               | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/st_mr_bvalid[3]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[35]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[43]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[42]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[41]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[40]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[39]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[38]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[37]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[36]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[34]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[33]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[0]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                     |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/st_mr_bvalid[2]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/st_mr_bvalid[1]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_503[8]_i_1_n_0                                                                                                                                                                    |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                     |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_1[0]                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/alu/value__0                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/alu/_T_243_valid_reg_1                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[44]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                      | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                      | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[32]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[42]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[41]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[39]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[38]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[37]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[36]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[35]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[34]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[43]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[31]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[30]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[29]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[28]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[27]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[25]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[44]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[45]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[46]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[2]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[3]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[4]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[5]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[6]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[9]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[7]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[8]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[10]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[11]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[12]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[13]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[52]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[9]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[6]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[3]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[1]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[0]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[53]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[7]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[51]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[50]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[49]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[48]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[47]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[46]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[45]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[14]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[8]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[10]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[11]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[13]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[14]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[15]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[16]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[17]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[18]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[20]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[21]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[22]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[23]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[24]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                               | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rst_ddr4_0_333M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                  |                4 |              4 |         1.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__7_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__76_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                     | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                  | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                     | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_503[7]_i_1_n_0                                                                                                                                                                    |                4 |              5 |         1.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                             | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0[0]                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                             | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                                               | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_3                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_7                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_mrs                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                   |                1 |              5 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                          |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                                             |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | system_top_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_16[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_14[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_12[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                                             |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_10[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_0[1]                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[25]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[19]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[13]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[1]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_1_n_0                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[37]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                          |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              6 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[49]_2                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[43]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              6 |         1.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[13]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[7]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[49]_1                                                                                                                                                                      |                4 |              6 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[43]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[37]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[31]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[25]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[1]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[19]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[13]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[7]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[49]_2                                                                                                                                                                      |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[19]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[43]_2                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[37]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[31]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[25]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[1]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[19]_2                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[13]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[7]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[49]_2                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[43]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[37]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                    |                1 |              6 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wvalid_0                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wvalid_0                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |              6 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_10                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[5]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                5 |              6 |         1.20 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              6 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/rst_ddr4_0_333M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | system_top_i/rst_ddr4_0_333M/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                              |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[7]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[49]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[43]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[37]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[31]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[25]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[1]_1                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[19]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_8[1]                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_6[1]                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_4[1]                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_2[1]                                                                                                                                                              |                4 |              6 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[43]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[37]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[31]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[25]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[1]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[13]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[86]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[49]_2                                                                                                                                                                      |                4 |              6 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_1[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                                                  | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_7                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/SL_DRDY_O_reg[0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[1]_1                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[25]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_8[0]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[19]_1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                                  | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_7                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/value[5]_i_2_n_0                                                                                                                                                                                               | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/value[5]_i_1_n_0                                                                                                                                                             |                5 |              6 |         1.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[31]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]_1                                                                                                                                                                      |                3 |              6 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                          | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]_1                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |                3 |              6 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                6 |              7 |         1.17 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                    | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                  |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_17[2]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_6                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_17[1]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_17[0]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_581_in                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_17[3]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                        | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_17[4]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_17[5]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_3[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[2]                                                                                                                                                                        | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                5 |              7 |         1.40 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[1]                                                                                                                                                                        | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                4 |              7 |         1.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/metaArray/ram/E[0]                                                                                                                                                                                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/metaArray_reset                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/_T_5_reg                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/E[0]                                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                            | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_7                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                        | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                            |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                        | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                            |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                    |                1 |              7 |         7.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/_T_2_reg_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep_0                                                                                                                                                  |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                        | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/metaArray/ram/E[0]                                                                                                                                                                                                                 | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                4 |              7 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_505                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/_T_555                                                                                                                                                                             |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                                      | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                                                                                     | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[4]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[1]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[2]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[3]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[5]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[6]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[7]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[8]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[10]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[11]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[12]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[15].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_1                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[7].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[4].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                7 |              8 |         1.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[5].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[6].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[8].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[9].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_ddr4_fi_xor_we[2]                                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_ri_xor/wrdata_en_dly_reg_n_0_[1]                                                                                                                                           |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[10].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[11].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[12].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[13].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[9]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[14].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/addr[9]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[4].axi_ctrl_reg/data[7]_i_1_n_0                                                                                                                                                                                      | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/atomRegReg                                                                                                                                                                                                         | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/state_reg[1]_0                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[79]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[71]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[72]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[73]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[74]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[75]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[76]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[13]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[78]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_11[0]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[80]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[81]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[82]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[83]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[84]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[85]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[86]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[2]                                                                                                                                                                                                    | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                          |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[40]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_1010                                                                                                                 |                3 |              8 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[33]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                6 |              8 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[77]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[26]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[19]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_11[12]                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[40]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[32]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[33]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[34]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[35]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[36]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[37]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[38]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[39]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[31]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[41]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[42]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[43]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[44]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[45]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[46]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[47]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[48]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[22]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[14]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[15]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[16]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[17]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[18]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[19]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[20]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[21]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[70]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[23]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[24]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[25]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[26]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[27]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[28]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[29]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[30]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[55]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[63]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[59]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[64]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[65]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[60]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[58]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[57]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[56]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[61]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[66]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[62]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[54]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[53]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[52]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[67]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[51]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[68]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[50]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[69]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[49]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |         9.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                                                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                              |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                  |                9 |              9 |         1.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/alu/realRen                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              9 |         9.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |         9.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                                                                   | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_503[17]_i_1_n_0                                                                                                                                                                   |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/_T_553[17]_i_1_n_0                                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |         9.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[9][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_41[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_42[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_43[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                6 |              9 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[0][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[10][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[11][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[12][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[13][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[14][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[15][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                6 |              9 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[16][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_40[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[17][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[8][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[18][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[7][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[19][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[6][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[63][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[62][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[61][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[60][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_50[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_36[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_37[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_2[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_57[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_56[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_55[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_54[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_53[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_52[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_51[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[1][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_5[0]                                                                                                               | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_49[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_48[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_47[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_38[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_46[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                        | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_45[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_44[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_39[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[31][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[50][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[4][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[49][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[48][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[47][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                6 |              9 |         1.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[46][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[45][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[44][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[43][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[42][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[41][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[51][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[40][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[3][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[39][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[38][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[37][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[36][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[35][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[34][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[33][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[32][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[27][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[5][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[20][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[21][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[59][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[22][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                7 |              9 |         1.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[58][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[23][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[24][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[25][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[26][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[28][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[57][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[56][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[55][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[29][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[54][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[53][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[2][0]                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[52][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[30][0]                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_17[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_67[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_21[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_68[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_7[0]                                                                                                               | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_20[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_8[0]                                                                                                               | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_9[0]                                                                                                               | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_19[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                                          |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/metaArray/ram/E[0]                                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                                                  | system_top_i/ddr4_0/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_18[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/_T_2_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_34[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_16[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_15[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_14[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_13[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                6 |              9 |         1.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_12[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_11[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_10[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/_T_3                                                                                                                                                                                                                            | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/_T_2_reg_1                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ifu/bp1/btb/E[0]                                                                                                                                                                                                                  | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/reset_2[0]                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              9 |         9.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_22[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                5 |              9 |         1.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_32[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_31[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_30[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_29[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_58[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                        | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_59[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                            |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_33[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_28[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_6[0]                                                                                                               | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_60[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_27[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_26[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_35[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_23[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_63[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_64[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_65[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_24[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                2 |              9 |         4.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_66[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_62[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                3 |              9 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_25[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_61[0]                                                                                                              | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                                 |                4 |              9 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                          | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                     |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                          | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                          | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                1 |             10 |        10.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |             10 |        10.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                          |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             10 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |         3.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             10 |        10.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mipReg[10]_i_1_n_0                                                                                                                                                                                                 | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                5 |             10 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |             10 |        10.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/state_reg[2]_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                          | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                     |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/reg_RW0_addr0_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |             10 |        10.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |             10 |         1.43 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                           |                7 |             10 |         1.43 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                           |                8 |             10 |         1.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                1 |             10 |        10.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                               |                3 |             10 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             10 |        10.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                3 |             11 |         3.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                             |                6 |             11 |         1.83 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                4 |             12 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                1 |             12 |        12.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/reg_RW0_addr0_1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             12 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                2 |             12 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                         | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                6 |             12 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1                                                                                                                                                                      |                6 |             12 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1[0]                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                5 |             13 |         2.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1[0]                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                9 |             13 |         1.44 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_15_in                                                                                                                                                                                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                   |                6 |             13 |         2.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                         |                5 |             13 |         2.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__1_n_0                                                                                                                                             |                9 |             13 |         1.44 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1[0]                                                                                                                 | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                         |                9 |             13 |         1.44 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                        |                9 |             14 |         1.56 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_393                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__3_n_0                                                                                                                                             |                9 |             14 |         1.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                         |                7 |             15 |         2.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_1[0]                                                                                                           | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/clint/cnt[15]_i_1_n_0                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                                                   | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_13_req_addr_reg[12]_1[0]                                                                                                                                                                                                          | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_13_req_addr_reg[12]_0[0]                                                                                                                                                                                                          | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                6 |             16 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                  |                3 |             16 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                           |                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                       |                7 |             16 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                 |                                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/outstanding_reads                                                                                                                                |                5 |             16 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_6                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_7                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                7 |             16 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                  |                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |               13 |             16 |         1.23 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                  |                2 |             16 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                | system_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_5                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                3 |             17 |         5.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                |                4 |             17 |         4.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |             17 |         2.83 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                3 |             17 |         5.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |               14 |             18 |         1.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                3 |             18 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                4 |             18 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |             18 |         9.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                5 |             18 |         3.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN                                                                                                                                                                                   |                8 |             19 |         2.38 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                            | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                5 |             19 |         3.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_inv                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                9 |             20 |         2.22 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             21 |         4.20 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                6 |             21 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                         |               12 |             22 |         1.83 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_7                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_4                                                                                                                                                                                 |                9 |             23 |         2.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |               16 |             23 |         1.44 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_inv                                                                                                               |                                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |                4 |             24 |         6.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/E[0]                                                                                                                                                                                                    | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/_T_2_reg_2                                                                                                                                                            |               15 |             24 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                         |               14 |             24 |         1.71 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/atomRegReg                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |               18 |             24 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/i__n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/pht_reg_r1_256_511_1_1_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                         |               13 |             24 |         1.85 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_9                                                                                                                                                                                 |               11 |             25 |         2.27 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_3                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                         |               13 |             26 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/xbar/inputArb/E[0]                                                                                                                                                                                                                                 | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                4 |             26 |         6.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_8                                                                                                                                  |                6 |             26 |         4.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_10                                                                                                                                                                                |                6 |             26 |         4.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/hitWB                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |               21 |             27 |         1.29 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/priviledgeMode_reg[1][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               19 |             27 |         1.42 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |                8 |             27 |         3.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                                      | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |               14 |             28 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                    | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             28 |         5.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                                            | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |               21 |             28 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                2 |             28 |        14.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |                4 |             28 |         7.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[8][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               20 |             29 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[2][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/raddr[31]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               16 |             29 |         1.81 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[0][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[3][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               16 |             29 |         1.81 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[11][44]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               20 |             29 |         1.45 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/raddr[31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               17 |             29 |         1.71 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[13][44]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[5][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[10][44]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[4][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               17 |             29 |         1.71 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[15][44]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               20 |             29 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[6][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[12][44]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[9][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_inv                                                                                                                 |                                                                                                                                                                                                                                                         |                4 |             29 |         7.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[1][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               19 |             29 |         1.53 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[14][44]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               21 |             29 |         1.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/addr_fifo[7][44]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                8 |             30 |         3.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |               16 |             30 |         1.88 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                        | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             30 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                  |                4 |             31 |         7.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                                      |               23 |             31 |         1.35 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/isu/_T_20[31]_i_1_n_0                                                                                                                                                                    |               10 |             31 |         3.10 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               13 |             32 |         2.46 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[11].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               11 |             32 |         2.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[14].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[12].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               12 |             32 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[10].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               11 |             32 |         2.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[15].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                                                  | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                      |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[13].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               23 |             32 |         1.39 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[15].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               27 |             32 |         1.19 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               19 |             32 |         1.68 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[10].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               23 |             32 |         1.39 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[11].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               23 |             32 |         1.39 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[12].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               20 |             32 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[13].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               22 |             32 |         1.45 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[14].S_AXI_RDATA_II_reg0                                                                                                                 | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               24 |             32 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               22 |             32 |         1.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg                                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                                      |                9 |             32 |         3.56 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               18 |             32 |         1.78 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[4].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               21 |             32 |         1.52 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[5].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               21 |             32 |         1.52 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[6].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               20 |             32 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[7].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               23 |             32 |         1.39 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[8].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               20 |             32 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[9].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               23 |             32 |         1.39 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[4].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               11 |             32 |         2.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                         |               12 |             32 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                         |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                |                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                              |                5 |             32 |         6.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                        |               14 |             32 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                               |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                    |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                              |                4 |             32 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/E[0]                                                                                                                                                                                                    | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/_T_2_reg                                                                                                                                                              |               17 |             32 |         1.88 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_2[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_13_req_user_reg[1]_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1                                                                                                                                                                      |                8 |             32 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_10_req_addr_reg[0][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_10_req_addr_reg[0]_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_15                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_13_req_addr_reg[21]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/enable_0_0[31]_i_7_0[0]                                                                                                                                                                                                              | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               15 |             32 |         2.13 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[9].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               11 |             32 |         2.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[8].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               11 |             32 |         2.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[7].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |               12 |             32 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[6].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                8 |             32 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[5].S_AXI_RDATA_II_reg0                                                                                                                  | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                            |                8 |             32 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_6                                                                                                                                                                      |                8 |             32 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_ddr4_fi_xor_we[0]                                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_ri_xor/wrdata_en_dly_reg_n_0_[1]                                                                                                                                           |               14 |             32 |         2.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_ddr4_fi_xor_we[1]                                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_ri_xor/wrdata_en_dly_reg_n_0_[1]                                                                                                                                           |               12 |             32 |         2.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0                                                                                                                                                                                                                     | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_16                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_timer0                                                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                          |                4 |             32 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_14                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                                      |                7 |             32 |         4.57 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/atomRegReg                                                                                                                                                                                                         | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/state_reg[1]_1                                                                                                                                                        |               13 |             32 |         2.46 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_inv                                                                                                                 |                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0                                                                                                                                                                                                        | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_5                                                                                                                                                                      |               10 |             32 |         3.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                                               | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                      |               11 |             32 |         2.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                                              | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                      |                9 |             32 |         3.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                             | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                            |                5 |             33 |         6.60 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                        | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |               15 |             33 |         2.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               23 |             33 |         1.43 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               16 |             34 |         2.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                             |                5 |             34 |         6.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                         |                3 |             35 |        11.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               19 |             35 |         1.84 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                 |               12 |             35 |         2.92 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                         |                3 |             35 |        11.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                         |                3 |             35 |        11.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__4_n_0                                                                                                                                             |               20 |             35 |         1.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                     |               13 |             36 |         2.77 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_10                                                                                                                                                                                |                8 |             36 |         4.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                               | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                                          |               16 |             36 |         2.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |               18 |             36 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_365                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               18 |             37 |         2.06 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               19 |             37 |         1.95 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               20 |             37 |         1.85 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               22 |             37 |         1.68 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_364                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               16 |             37 |         2.31 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_2                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_386                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               20 |             37 |         1.85 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               18 |             37 |         2.06 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               21 |             37 |         1.76 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_363                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               20 |             37 |         1.85 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                            |               11 |             37 |         3.36 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_327                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               15 |             38 |         2.53 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_325                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_326                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_328                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               17 |             38 |         2.24 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s2/_T_39[63]_i_1__0_n_0                                                                                                                                                                          |                6 |             39 |         6.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/_T_7_reg_2[0]                                                                                                                                                                                                              | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               10 |             39 |         3.90 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/Cache/s2/_T_39[63]_i_1__1_n_0                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s2/_T_39[63]_i_1_n_0                                                                                                                                                                               |                6 |             39 |         6.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/_T_227[63]_i_1__0_n_0                                                                                                                                                              |                5 |             39 |         7.80 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ifu/bp1/btb/array/array_ext/_T_22_0_reg[3]                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |               18 |             39 |         2.17 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/specialNPCR                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               20 |             39 |         1.95 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_6                                                                                                                                                                                 |               14 |             39 |         2.79 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_7                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               11 |             39 |         3.55 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_227[63]_i_1_n_0                                                                                                                                                                   |                5 |             39 |         7.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               12 |             40 |         3.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                                        |                                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__2_n_0                                                                                                                                             |               24 |             42 |         1.75 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |               15 |             42 |         2.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               12 |             42 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |               13 |             43 |         3.31 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |               15 |             43 |         2.87 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_inv                                                                                                               |                                                                                                                                                                                                                                                         |                7 |             43 |         6.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_inv                                                                                                                 |                                                                                                                                                                                                                                                         |                7 |             43 |         6.14 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                8 |             44 |         5.50 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                        | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                8 |             44 |         5.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                      |               16 |             45 |         2.81 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ras__T_169_en                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/burst_count_reg[8]                                                                                                                                  |                                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               13 |             49 |         3.77 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |               18 |             49 |         2.72 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                                                    | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |               12 |             49 |         4.08 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                                                    | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |               13 |             49 |         3.77 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                                               | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               18 |             49 |         2.72 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                                  |                7 |             50 |         7.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                        |               12 |             50 |         4.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |               26 |             50 |         1.92 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_6                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               16 |             50 |         3.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |               25 |             52 |         2.08 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                                  |               10 |             52 |         5.20 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_9                                                                                                                                  |               13 |             52 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                              |               26 |             52 |         2.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               18 |             53 |         2.94 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                                                                              | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |               16 |             53 |         3.31 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                                                                              | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                              |               13 |             53 |         4.08 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                         |               23 |             53 |         2.30 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               17 |             53 |         3.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                         |               23 |             53 |         2.30 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                         |               21 |             53 |         2.52 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                         |               19 |             53 |         2.79 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                                  |               11 |             54 |         4.91 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mstatus[63]_i_1_n_0                                                                                                                                                                                                | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               41 |             55 |         1.34 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/specialInstR                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               22 |             55 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               10 |             57 |         5.70 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                          |               21 |             57 |         2.71 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                       | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                          |               18 |             60 |         3.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               23 |             61 |         2.65 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               24 |             61 |         2.54 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                          |               20 |             62 |         3.10 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                                        |               17 |             62 |         3.65 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               21 |             63 |         3.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               16 |             63 |         3.94 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                    |               18 |             63 |         3.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |               16 |             63 |         3.94 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/atomMemReg                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |               39 |             64 |         1.64 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mtval[63]_i_2_n_0                                                                                                                                                                                                  | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mtval[63]_i_1_n_0                                                                                                                                                                |               32 |             64 |         2.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mie[63]_i_1_n_0                                                                                                                                                                                                    | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               42 |             64 |         1.52 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                               | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                      |               10 |             64 |         6.40 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mepc[63]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mcause[63]_i_1_n_0                                                                                                                                                                                                 | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               37 |             64 |         1.73 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/sepc[63]_i_1_n_0                                                                                                                                                                                                   | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               25 |             64 |         2.56 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/scause[63]_i_1_n_0                                                                                                                                                                                                 | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               47 |             64 |         1.36 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/stval[63]_i_2_n_0                                                                                                                                                                                                  | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/stval[63]_i_1_n_0                                                                                                                                                                |               26 |             64 |         2.46 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/_T_5_ctrl_fuOpType_reg[0]_rep[0]                                                                                                                                                                        | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                9 |             64 |         7.11 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_7                                                                                                                                  |               16 |             64 |         4.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/clint/mtime[63]_i_1_n_0                                                                                                                                                                                                                            | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |                8 |             64 |         8.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_5                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/_T_171                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               47 |             64 |         1.36 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/_T_171                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               52 |             64 |         1.23 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                  | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                      |               13 |             64 |         4.92 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_13_req_user_reg[3]_1[0]                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               38 |             64 |         1.68 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/_T_13_req_user_reg[3]_0[0]                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               38 |             64 |         1.68 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_483                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               57 |             64 |         1.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_417                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               45 |             64 |         1.42 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_399                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               49 |             64 |         1.31 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_387                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               51 |             64 |         1.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_381                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               57 |             64 |         1.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_375                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               52 |             64 |         1.23 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/_T_171                                                                                                                                                                                                                                    | system_top_i/rv_system/NutShell_0/inst/Cache/s3/inRdataRegDemand[63]_i_1__1_n_0                                                                                                                                                                         |               34 |             64 |         1.88 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_369                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               49 |             64 |         1.31 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_465                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               37 |             64 |         1.73 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_477                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               54 |             64 |         1.19 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                         |               24 |             64 |         2.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_495                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               42 |             64 |         1.52 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_543                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               57 |             64 |         1.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_555                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               57 |             64 |         1.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_567                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               58 |             64 |         1.10 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_573                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               54 |             64 |         1.19 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_579                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               44 |             64 |         1.45 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/perfCnts_2[63]_i_1_n_0                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               29 |             64 |         2.21 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_597                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               51 |             64 |         1.25 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/_T_603                                                                                                                                                                                                             | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               48 |             64 |         1.33 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/memRespStore                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               36 |             65 |         1.81 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_3                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               22 |             65 |         2.95 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/missMaskStore[17]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |               42 |             65 |         1.55 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                 |               14 |             68 |         4.86 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/isForwardData                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               46 |             68 |         1.48 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/isForwardData                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               15 |             68 |         4.53 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/isForwardData                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               26 |             68 |         2.62 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/FlushableQueue/maybe_full_reg_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |               16 |             69 |         4.31 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |               25 |             70 |         2.80 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               23 |             71 |         3.09 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               15 |             71 |         4.73 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                 |               24 |             71 |         2.96 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/reset_2[0]                                                                                                                                                                               |               26 |             73 |         2.81 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               31 |             73 |         2.35 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                         |                                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/metaArray/_T_1                                                                                                                                                                                                                               | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               35 |             76 |         2.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               24 |             77 |         3.21 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_9                                                                                                                                                                                 |               13 |             77 |         5.92 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                            |               76 |             78 |         1.03 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/metaArray/_T_1                                                                                                                                                                                                                       | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/metaArray_reset                                                                                                                                                                          |               32 |             80 |         2.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                                  |               18 |             82 |         4.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                            |               34 |             83 |         2.44 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/metaArray/_T_1                                                                                                                                                                                                                     | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               43 |             84 |         1.95 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               25 |             87 |         3.48 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                                  |               17 |             88 |         5.18 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_9                                                                                                                                                                                 |               14 |             88 |         6.29 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/D[0]                                                                                                                                                            |               26 |             90 |         3.46 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_11                                                                                                                                                                                |               16 |             90 |         5.62 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_6                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               23 |             90 |         3.91 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_8                                                                                                                                                                                 |               17 |             94 |         5.53 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/cohMg/_T_20                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |               58 |             95 |         1.64 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/_T_2_reg_1[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               30 |             95 |         3.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_8                                                                                                                                                                                 |               18 |             96 |         5.33 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               11 |             97 |         8.82 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                         |               61 |             99 |         1.62 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/_T_3                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               39 |             99 |         2.54 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/_T_5_reg_1[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               44 |            102 |         2.32 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_5                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               31 |            103 |         3.32 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               20 |            103 |         5.15 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_5                                                                                                                                                                                 |               16 |            105 |         6.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[45]_0[0]                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_5                                                                                                                                                                                 |               23 |            107 |         4.65 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |               47 |            107 |         2.28 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/_T_24                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |               64 |            107 |         1.67 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_6                                                                                                                                  |               21 |            108 |         5.14 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[1].axi_ctrl_reg/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg[0]                                                                                                                                                     | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               38 |            109 |         2.87 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[1].axi_ctrl_reg/E[0]                                                                                                                                                                                                 | system_top_i/rst_ddr4_0_333M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               71 |            109 |         1.54 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                         |               37 |            109 |         2.95 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_2                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               30 |            111 |         3.70 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1_repN_4                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               26 |            113 |         4.35 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/ibf/_T_4                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               45 |            113 |         2.51 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                               |               73 |            114 |         1.56 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                          | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET_repN_11                                                                                                                                                                                |               19 |            114 |         6.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_0_out_0                                                                                                                                                                                                              | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                             |               70 |            118 |         1.69 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_1_out                                                                                                                                                                                                                | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                             |               69 |            118 |         1.71 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_3_out                                                                                                                                                                                                                | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                             |               68 |            118 |         1.74 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_2_out                                                                                                                                                                                                                | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                             |               68 |            118 |         1.74 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               40 |            120 |         3.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                               |               41 |            126 |         3.07 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/shiftReg                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               35 |            128 |         3.66 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/newReq                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |               23 |            130 |         5.65 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               23 |            133 |         5.78 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                         |               24 |            133 |         5.54 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wrDataVal_reg_rep__3                                                                                           |               72 |            135 |         1.88 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly[1][7]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               21 |            137 |         6.52 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in3_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in2_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in1_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in4_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                             |               29 |            159 |         5.48 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/isu/io_wb_rfWen                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_cpy_r                                                                                                                                                                               |                                                                                                                                                                                                                                                         |               31 |            162 |         5.23 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/_T_8_reg[1]_1[0]                                                                                                                                                                                                                  | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               83 |            163 |         1.96 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/_T_8_reg[0][0]                                                                                                                                                                                                                    | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               85 |            163 |         1.92 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/E[0]                                                                                                                                                                                                                              | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               81 |            163 |         2.01 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/_T_8_reg[1]_0[0]                                                                                                                                                                                                                  | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               87 |            163 |         1.87 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                         |               49 |            178 |         3.63 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                               | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                          |               58 |            188 |         3.24 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/frontend/FlushableQueue/do_enq__0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |               13 |            194 |        14.92 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               62 |            229 |         3.69 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                         |               80 |            243 |         3.04 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/_T_126                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |              100 |            256 |         2.56 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/dataArray/_T_1                                                                                                                                                                                                                               | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |              111 |            256 |         2.31 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/dataArray/_T_6                                                                                                                                                                                                                     | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |              122 |            256 |         2.10 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/_T_126                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |              124 |            256 |         2.06 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/dataArray/_T_1                                                                                                                                                                                                                     | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |              121 |            256 |         2.12 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/dataArray/_T_6                                                                                                                                                                                                                               | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |              113 |            256 |         2.27 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/_T_126                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |              118 |            256 |         2.17 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/dataArray/_T_6                                                                                                                                                                                                                       | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               99 |            256 |         2.59 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/dataArray/_T_1                                                                                                                                                                                                                       | system_top_i/rv_system/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                              |               99 |            256 |         2.59 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |              133 |            288 |         2.17 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Backend_inorder/isu/_T_3                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |              153 |            302 |         1.97 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               51 |            351 |         6.88 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |              141 |            356 |         2.52 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                         |               94 |            375 |         3.99 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/Cache/s3/_T_2_reg_2[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |              232 |            498 |         2.15 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache/s3/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |              201 |            508 |         2.53 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                         |               80 |            512 |         6.40 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                         |               69 |            512 |         7.42 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | system_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               67 |            514 |         7.67 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                         |              156 |            515 |         3.30 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_2[0]                                                                                                                 |                                                                                                                                                                                                                                                         |              149 |            515 |         3.46 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_2[0]                                                                                                                 |                                                                                                                                                                                                                                                         |              140 |            515 |         3.68 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                         |              172 |            515 |         2.99 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                         |              141 |            515 |         3.65 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_2[0]                                                                                                                 |                                                                                                                                                                                                                                                         |              163 |            515 |         3.16 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               70 |            516 |         7.37 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |               87 |            516 |         5.93 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                         |              189 |            517 |         2.74 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                         |              145 |            517 |         3.57 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                         |              147 |            517 |         3.52 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                         |              237 |            517 |         2.18 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                         |              148 |            517 |         3.49 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                         |              221 |            517 |         2.34 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                         |              212 |            517 |         2.44 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                         |              157 |            517 |         3.29 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                         |              147 |            517 |         3.52 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                         |              148 |            517 |         3.49 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/Cache_1/s3/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |              239 |            518 |         2.17 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                |              121 |            534 |         4.41 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           | system_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                       |              191 |            548 |         2.87 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                         |              167 |            554 |         3.32 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |              135 |            574 |         4.25 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                         |              103 |            577 |         5.60 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                         |              105 |            577 |         5.50 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                         |               37 |            592 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                         |               37 |            592 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/rv_system/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |               83 |            598 |         7.20 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                         |               38 |            608 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |              113 |            640 |         5.66 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   | system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                         |               42 |            672 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rmw_rd_done_dly                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               43 |            688 |        16.00 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 | system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               48 |            768 |        16.00 |
|  system_top_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |              814 |           4059 |         4.99 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |              880 |           4381 |         4.98 |
|  system_top_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |             1890 |           9170 |         4.85 |
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


