Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Thu Oct 25 13:49:56 2018
| Host         : c4d7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: design_1_i/f_div5_0/U0/clkout_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.564        0.000                      0                    4        0.280        0.000                      0                    4        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.564        0.000                      0                    4        0.280        0.000                      0                    4        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.755     5.207    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  design_1_i/f_div5_0/U0/q_reg[2]/Q
                         net (fo=4, routed)           0.699     6.384    design_1_i/f_div5_0/U0/p_0_in
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.301     6.685 r  design_1_i/f_div5_0/U0/clkout_i_1/O
                         net (fo=1, routed)           0.000     6.685    design_1_i/f_div5_0/U0/n_0_clkout_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clkin
                         net (fo=0)                   0.000     8.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.578    12.773    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/clkout_reg/C
                         clock pessimism              0.434    13.207    
                         clock uncertainty           -0.035    13.172    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.077    13.249    design_1_i/f_div5_0/U0/clkout_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.779ns (53.082%)  route 0.689ns (46.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.755     5.207    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  design_1_i/f_div5_0/U0/q_reg[2]/Q
                         net (fo=4, routed)           0.689     6.374    design_1_i/f_div5_0/U0/p_0_in
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.301     6.675 r  design_1_i/f_div5_0/U0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.675    design_1_i/f_div5_0/U0/n_0_q[1]_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clkin
                         net (fo=0)                   0.000     8.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.578    12.773    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[1]/C
                         clock pessimism              0.434    13.207    
                         clock uncertainty           -0.035    13.172    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.081    13.253    design_1_i/f_div5_0/U0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.755     5.207    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  design_1_i/f_div5_0/U0/q_reg[2]/Q
                         net (fo=4, routed)           0.699     6.384    design_1_i/f_div5_0/U0/p_0_in
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.327     6.711 r  design_1_i/f_div5_0/U0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.711    design_1_i/f_div5_0/U0/n_0_q[0]_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clkin
                         net (fo=0)                   0.000     8.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.578    12.773    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[0]/C
                         clock pessimism              0.434    13.207    
                         clock uncertainty           -0.035    13.172    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    13.290    design_1_i/f_div5_0/U0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.755     5.207    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  design_1_i/f_div5_0/U0/q_reg[2]/Q
                         net (fo=4, routed)           0.689     6.374    design_1_i/f_div5_0/U0/p_0_in
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.329     6.703 r  design_1_i/f_div5_0/U0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.703    design_1_i/f_div5_0/U0/n_0_q[2]_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clkin
                         net (fo=0)                   0.000     8.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.578    12.773    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[2]/C
                         clock pessimism              0.434    13.207    
                         clock uncertainty           -0.035    13.172    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    13.290    design_1_i/f_div5_0/U0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  6.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.435    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148     1.583 f  design_1_i/f_div5_0/U0/q_reg[0]/Q
                         net (fo=3, routed)           0.162     1.745    design_1_i/f_div5_0/U0/n_0_q_reg[0]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.101     1.846 r  design_1_i/f_div5_0/U0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    design_1_i/f_div5_0/U0/n_0_q[0]_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.939    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[0]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.131     1.566    design_1_i/f_div5_0/U0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.435    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  design_1_i/f_div5_0/U0/q_reg[0]/Q
                         net (fo=3, routed)           0.166     1.749    design_1_i/f_div5_0/U0/n_0_q_reg[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.101     1.850 r  design_1_i/f_div5_0/U0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    design_1_i/f_div5_0/U0/n_0_q[2]_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.939    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[2]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.131     1.566    design_1_i/f_div5_0/U0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.435    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  design_1_i/f_div5_0/U0/q_reg[0]/Q
                         net (fo=3, routed)           0.166     1.749    design_1_i/f_div5_0/U0/n_0_q_reg[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.098     1.847 r  design_1_i/f_div5_0/U0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    design_1_i/f_div5_0/U0/n_0_q[1]_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.939    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[1]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121     1.556    design_1_i/f_div5_0/U0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/f_div5_0/U0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/f_div5_0/U0/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.435    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  design_1_i/f_div5_0/U0/q_reg[1]/Q
                         net (fo=3, routed)           0.234     1.833    design_1_i/f_div5_0/U0/n_0_q_reg[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  design_1_i/f_div5_0/U0/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/f_div5_0/U0/n_0_clkout_i_1
    SLICE_X38Y43         FDRE                                         r  design_1_i/f_div5_0/U0/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clkin
                         net (fo=0)                   0.000     0.000    clkin
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     1.939    design_1_i/f_div5_0/U0/clkin
    SLICE_X38Y43                                                      r  design_1_i/f_div5_0/U0/clkout_reg/C
                         clock pessimism             -0.504     1.435    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.120     1.555    design_1_i/f_div5_0/U0/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     8.000   5.845  BUFGCTRL_X0Y16  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X38Y43    design_1_i/f_div5_0/U0/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/clkout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/clkout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X38Y43    design_1_i/f_div5_0/U0/q_reg[2]/C



