{"Source Block": ["oh/elink/hdl/erx_core.v@90:100@HdlIdDef", "   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n   wire [103:0] edma_packet;\t\t// From edma of edma.v, ...\n   \n\n   /**************************************************************/\n   /*ELINK PROTOCOL LOGIC                                        */\n"], "Clone Blocks": [["oh/elink/hdl/erx_core.v@88:98", "    wire [8:0] \tgpio_datain;\t\t// To erx_cfg of erx_cfg.v\n   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n   wire [103:0] edma_packet;\t\t// From edma of edma.v, ...\n   \n\n"], ["oh/elink/hdl/erx_core.v@85:95", "\n     \n   //regs\n    wire [8:0] \tgpio_datain;\t\t// To erx_cfg of erx_cfg.v\n   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n"], ["oh/elink/hdl/erx_core.v@84:94", "   // End of automatics\n\n     \n   //regs\n    wire [8:0] \tgpio_datain;\t\t// To erx_cfg of erx_cfg.v\n   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n"], ["oh/elink/hdl/erx_core.v@89:99", "   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n   wire [103:0] edma_packet;\t\t// From edma of edma.v, ...\n   \n\n   /**************************************************************/\n"], ["oh/elink/hdl/erx_core.v@86:96", "     \n   //regs\n    wire [8:0] \tgpio_datain;\t\t// To erx_cfg of erx_cfg.v\n   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n   wire [103:0] edma_packet;\t\t// From edma of edma.v, ...\n"], ["oh/elink/hdl/erx_core.v@83:93", "   wire\t\t\ttest_mode;\t\t// From erx_cfg of erx_cfg.v\n   // End of automatics\n\n     \n   //regs\n    wire [8:0] \tgpio_datain;\t\t// To erx_cfg of erx_cfg.v\n   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n"], ["oh/elink/hdl/erx_core.v@91:101", "   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n   wire [103:0] edma_packet;\t\t// From edma of edma.v, ...\n   \n\n   /**************************************************************/\n   /*ELINK PROTOCOL LOGIC                                        */\n   /**************************************************************/\n"], ["oh/elink/hdl/erx_core.v@87:97", "   //regs\n    wire [8:0] \tgpio_datain;\t\t// To erx_cfg of erx_cfg.v\n   wire [15:0] \trx_status;\n   wire \trxwr_full;\n   wire \trxrr_full;\n   wire \trxrd_full;\n   wire \trxrd_empty;\n   wire \trxwr_empty;\n   wire \trxrr_empty;\n   wire [103:0] edma_packet;\t\t// From edma of edma.v, ...\n   \n"]], "Diff Content": {"Delete": [[95, "   wire \trxrr_empty;\n"]], "Add": []}}