
*** Running vivado
    with args -log rvfpgabasys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpgabasys3.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rvfpgabasys3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.633 ; gain = 0.023 ; free physical = 5135 ; free virtual = 10955
Command: synth_design -top rvfpgabasys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6540
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:217]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:221]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:222]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:223]
WARNING: [Synth 8-11065] parameter 'STATESIZE' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:83]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:86]
WARNING: [Synth 8-11065] parameter 'AWACK' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:87]
WARNING: [Synth 8-11065] parameter 'WBWACK' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:88]
WARNING: [Synth 8-11065] parameter 'WBRACK1' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:89]
WARNING: [Synth 8-11065] parameter 'WBR2' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:90]
WARNING: [Synth 8-11065] parameter 'WBRACK2' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:91]
WARNING: [Synth 8-11065] parameter 'BAXI' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:92]
WARNING: [Synth 8-11065] parameter 'RRAXI' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:93]
WARNING: [Synth 8-11065] parameter 'VALID_ADDR_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:87]
WARNING: [Synth 8-11065] parameter 'WORD_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:88]
WARNING: [Synth 8-11065] parameter 'WORD_SIZE' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:89]
WARNING: [Synth 8-11065] parameter 'slave_sel_bits' becomes localparam in 'wb_mux' with formal parameter declaration list [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.723 ; gain = 372.770 ; free physical = 4291 ; free virtual = 10137
Synthesis current peak Physical Memory [PSS] (MB): peak = 1391.814; parent = 1186.302; children = 205.513
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2970.645; parent = 1967.539; children = 1003.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvfpgabasys3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/rvfpgabasys3.sv:25]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_basys3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/clk_gen_basys3.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108995]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 128 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108995]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_basys3' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/clk_gen_basys3.v:24]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:33]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:193]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/rvfpgabasys3.sv:142]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'veerwolf_core' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:25]
	Parameter bootrom_file bound to: boot_main.mem - type: string 
	Parameter clk_freq_hz bound to: 12500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000011 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000110 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000000010 
	Parameter ATOPs bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000001010 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000110 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:4]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v:6]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:45]
	Parameter num_slaves bound to: 6 - type: integer 
	Parameter MATCH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000100000000000000000000000000000001000001000000000000000000000000010010000000000000000000000000000101000000000000000000000000000010000000000000 
	Parameter MATCH_MASK bound to: 192'b111111111111111111110000000000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter IW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:25]
INFO: [Synth 8-6157] synthesizing module 'wb_mem_wrapper' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/wb_mem_wrapper.v:25]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter INIT_FILE bound to: boot_main.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'dpram64' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/dpram64.v:24]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter memfile bound to: boot_main.mem - type: string 
INFO: [Synth 8-251] Preloading  from boot_main.mem [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/dpram64.v:60]
INFO: [Synth 8-3876] $readmem data file 'boot_main.mem' is read successfully [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/dpram64.v:61]
INFO: [Synth 8-6155] done synthesizing module 'dpram64' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/dpram64.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wb_mem_wrapper' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/BootROM/wb_mem_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'veerwolf_syscon' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:24]
	Parameter clk_freq_hz bound to: 12500000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:227]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:299]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:364]
INFO: [Synth 8-226] default block is never used [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:367]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:364]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010010 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010010 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:392]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter N_IN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:392]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:299]
INFO: [Synth 8-6155] done synthesizing module 'veerwolf_syscon' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:24]
INFO: [Synth 8-6157] synthesizing module 'simple_spi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/spi/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'fifo4' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/spi/fifo4.v:54]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/spi/fifo4.v:54]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/spi/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:778]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:778]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_top.v:115]
WARNING: [Synth 8-7071] port 'aux_i' of module 'gpio_top' is unconnected for instance 'gpio_module' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:390]
WARNING: [Synth 8-7071] port 'clk_pad_i' of module 'gpio_top' is unconnected for instance 'gpio_module' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:390]
WARNING: [Synth 8-7023] instance 'gpio_module' of module 'gpio_top' has 17 connections declared, but only 15 given [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:390]
INFO: [Synth 8-6157] synthesizing module 'ptc_top' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.v:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.v:317]
INFO: [Synth 8-6155] done synthesizing module 'ptc_top' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_wb.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_wb.v:139]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_regs.v:227]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_transmitter.v:150]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_tfifo.v:140]
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_sync_flops.v:67]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_sync_flops.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_receiver.v:194]
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_rfifo.v:146]
	Parameter fifo_width bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_receiver.v:194]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_regs.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Peripherals/uart/uart_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:24]
INFO: [Synth 8-6157] synthesizing module 'el2_veer' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvoclkhdr' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:795]
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:795]
INFO: [Synth 8-6157] synthesizing module 'el2_dbg' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv:24]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:417]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:417]
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:167]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:167]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized4' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized4' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:167]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized5' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized5' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'el2_dbg' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'el2_ifu' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:22]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'el2_ifu_ifc_ctl' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv:23]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'rvrangecheck' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:598]
	Parameter CCM_SADR bound to: 36'b000011101110000000000000000000000000 
	Parameter CCM_SIZE bound to: 14'b00001000000000 
INFO: [Synth 8-6155] done synthesizing module 'rvrangecheck' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:598]
INFO: [Synth 8-6157] synthesizing module 'rvdffie' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:338]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized6' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized6' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:338]
INFO: [Synth 8-6157] synthesizing module 'rvdffpcie' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:207]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized7' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized7' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'rvdffpcie' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'el2_ifu_ifc_ctl' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'el2_ifu_aln_ctl' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv:21]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized0' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:338]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized8' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized8' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized0' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:338]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:20]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized9' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:338]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'el2_ifu_compress_ctl' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'el2_ifu_aln_ctl' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv:21]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritygen' (0#1) [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:623]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 71 - type: integer 
	Parameter WIDTH bound to: 71 - type: integer 
	Parameter WIDTH bound to: 71 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv:486]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 7'b0000010 
	Parameter WIDTH bound to: 7'b0000010 
	Parameter WIDTH bound to: 7'b0000010 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter LEFT bound to: 18 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv:993]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter LEFT bound to: 9 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter LEFT bound to: 15 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter CCM_SADR bound to: 36'b000011110000000001000000000000000000 
	Parameter CCM_SIZE bound to: 14'b00000100000000 
	Parameter CCM_SADR bound to: 36'b000011110000000011000000000000000000 
	Parameter CCM_SIZE bound to: 13'b0000000100000 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 29 - type: integer 
	Parameter WIDTH bound to: 29 - type: integer 
	Parameter WIDTH bound to: 29 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 10'b0000100000 
	Parameter WIDTH bound to: 10'b0000100000 
	Parameter WIDTH bound to: 10'b0000100000 
	Parameter WIDTH bound to: 9'b000010010 
	Parameter WIDTH bound to: 9'b000010010 
	Parameter WIDTH bound to: 9'b000010010 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0000100 
	Parameter WIDTH bound to: 7'b0000100 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 9'b000000100 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8'b00000001 
	Parameter WIDTH bound to: 8'b00000001 
	Parameter WIDTH bound to: 9'b000000001 
	Parameter WIDTH bound to: 9'b000000001 
	Parameter WIDTH bound to: 6'b000010 
	Parameter WIDTH bound to: 6'b000010 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8'b00000001 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'trace_rv_i_valid_ip' does not match port width (1) of module 'el2_veer' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:514]
WARNING: [Synth 8-689] width (2) of port connection 'trace_rv_i_exception_ip' does not match port width (1) of module 'el2_veer' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:514]
WARNING: [Synth 8-689] width (2) of port connection 'trace_rv_i_interrupt_ip' does not match port width (1) of module 'el2_veer' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:514]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00001001 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000100000000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00001000 
	Parameter pt[BHT_SIZE] bound to: 16'b0000001000000000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00000 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00000 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000001001 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000100000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000000101 
	Parameter pt[BTB_ENABLE] bound to: 5'b00000 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00000 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000001001 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000010001 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000001010 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000011001 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000010010 
	Parameter pt[BTB_SIZE] bound to: 14'b00001000000000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000010010 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001110 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000100000000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00001 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000001000000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00000 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001100 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000010000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000010000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001101 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000010011 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00000 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001111 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00001 
	Parameter pt[ICCM_REGION] bound to: 8'b00001110 
	Parameter pt[ICCM_SADR] bound to: 36'b000011101110000000000000000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00001000000000 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000010010 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000011111 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000100000 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 9'b000000011 
	Parameter WIDTH bound to: 9'b000000011 
WARNING: [Synth 8-689] width (64) of port connection 'trace_rv_i_address_ip' does not match port width (32) of module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:560]
WARNING: [Synth 8-689] width (3) of port connection 'trace_rv_i_valid_ip' does not match port width (2) of module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:561]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_awid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:571]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_bid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:591]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_arid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:595]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_rid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/veerwolf_core.v:608]
WARNING: [Synth 8-6014] Unused sequential element s_axi_rid_pipe_reg_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:355]
WARNING: [Synth 8-6014] Unused sequential element s_axi_rdata_pipe_reg_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:356]
WARNING: [Synth 8-6014] Unused sequential element s_axi_rlast_pipe_reg_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:357]
WARNING: [Synth 8-6014] Unused sequential element s_axi_rvalid_pipe_reg_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/OtherSources/axi_ram.v:354]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:130]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:131]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:132]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:171]
WARNING: [Synth 8-3848] Net ifu_i0_fa_index in module/entity el2_ifu_aln_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv:87]
WARNING: [Synth 8-3848] Net bus_ic_wr_en in module/entity el2_ifu_mem_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv:203]
WARNING: [Synth 8-3848] Net ifu_ic_rw_int_addr_ff in module/entity el2_ifu_mem_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv:282]
WARNING: [Synth 8-3848] Net ifu_bp_fghr_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:249]
WARNING: [Synth 8-3848] Net ifu_bp_btb_target_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:241]
WARNING: [Synth 8-3848] Net ifu_bp_poffset_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:245]
WARNING: [Synth 8-3848] Net ifu_bp_fa_index_f[1] in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:250]
WARNING: [Synth 8-3848] Net ifu_bp_fa_index_f[0] in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:250]
WARNING: [Synth 8-3848] Net ifu_bp_hist0_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:244]
WARNING: [Synth 8-3848] Net ifu_bp_hist1_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:243]
WARNING: [Synth 8-3848] Net ifu_bp_pc4_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:247]
WARNING: [Synth 8-3848] Net ifu_bp_way_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:239]
WARNING: [Synth 8-3848] Net ifu_bp_valid_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:248]
WARNING: [Synth 8-3848] Net ifu_bp_ret_f in module/entity el2_ifu does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv:246]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[3].cam_reg[3][tag]' and it is trimmed from '3' to '2' bits. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:689]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[2].cam_reg[2][tag]' and it is trimmed from '3' to '2' bits. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:689]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[1].cam_reg[1][tag]' and it is trimmed from '3' to '2' bits. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:689]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[0].cam_reg[0][tag]' and it is trimmed from '3' to '2' bits. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:689]
WARNING: [Synth 8-3848] Net dec_fa_error_index in module/entity el2_dec_decode_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:203]
WARNING: [Synth 8-3848] Net dccm_rdata_hi_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:78]
WARNING: [Synth 8-3848] Net dccm_rdata_lo_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:79]
WARNING: [Synth 8-3848] Net dccm_data_ecc_hi_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:80]
WARNING: [Synth 8-3848] Net dccm_data_ecc_lo_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:81]
WARNING: [Synth 8-3848] Net lsu_ld_data_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'lsu_imprecise_error_store_tag_reg' and it is trimmed from '3' to '2' bits. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv:881]
WARNING: [Synth 8-3848] Net mask in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:134]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[0].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[1].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[2].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[3].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[4].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[5].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[6].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[7].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net haddr in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:404]
WARNING: [Synth 8-3848] Net hburst in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:405]
WARNING: [Synth 8-3848] Net hmastlock in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:406]
WARNING: [Synth 8-3848] Net hprot in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:407]
WARNING: [Synth 8-3848] Net hsize in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:408]
WARNING: [Synth 8-3848] Net htrans in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:409]
WARNING: [Synth 8-3848] Net hwrite in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:410]
WARNING: [Synth 8-3848] Net lsu_haddr in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:417]
WARNING: [Synth 8-3848] Net lsu_hburst in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:418]
WARNING: [Synth 8-3848] Net lsu_hmastlock in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:419]
WARNING: [Synth 8-3848] Net lsu_hprot in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:420]
WARNING: [Synth 8-3848] Net lsu_hsize in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:421]
WARNING: [Synth 8-3848] Net lsu_htrans in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:422]
WARNING: [Synth 8-3848] Net lsu_hwrite in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:423]
WARNING: [Synth 8-3848] Net lsu_hwdata in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:424]
WARNING: [Synth 8-3848] Net sb_haddr in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:431]
WARNING: [Synth 8-3848] Net sb_hburst in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:432]
WARNING: [Synth 8-3848] Net sb_hmastlock in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:433]
WARNING: [Synth 8-3848] Net sb_hprot in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:434]
WARNING: [Synth 8-3848] Net sb_hsize in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:435]
WARNING: [Synth 8-3848] Net sb_htrans in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:436]
WARNING: [Synth 8-3848] Net sb_hwrite in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:437]
WARNING: [Synth 8-3848] Net sb_hwdata in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:438]
WARNING: [Synth 8-3848] Net dma_hrdata in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:456]
WARNING: [Synth 8-3848] Net dma_hreadyout in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:457]
WARNING: [Synth 8-3848] Net dma_hresp in module/entity el2_veer does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:458]
WARNING: [Synth 8-3848] Net ic_debug_rd_data in module/entity el2_mem does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv:76]
WARNING: [Synth 8-3848] Net ic_eccerr in module/entity el2_mem does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv:87]
WARNING: [Synth 8-3848] Net ic_parerr in module/entity el2_mem does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv:88]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:359]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port en in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST1 in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RME in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[3] in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[2] in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[1] in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[0] in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LS in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DS in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST_RNM in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC1 in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC2 in module ram_32768x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port iccm_wr_size[2] in module el2_ifu_iccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module el2_ifu_iccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST1 in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RME in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[3] in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[2] in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[1] in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[0] in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LS in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DS in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST_RNM in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC1 in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC2 in module ram_16384x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr_lo[1] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr_lo[0] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr_hi[1] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_wr_addr_hi[0] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[1] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_lo[0] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[1] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port dccm_rd_addr_hi[0] in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module el2_lsu_dccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[70] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[69] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[68] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[67] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[66] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[65] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[64] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[63] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[62] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[61] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[60] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[59] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[58] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[57] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[56] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[55] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[54] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[53] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[52] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[51] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[50] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[49] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[48] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[47] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[46] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[45] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[44] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[43] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[42] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[41] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[40] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[39] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[38] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[37] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[36] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[35] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[34] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[33] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[32] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[31] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[30] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[29] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[28] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[27] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[26] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[25] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[24] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[23] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[22] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[21] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[20] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[19] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[18] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[17] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[16] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[15] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[14] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[13] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[12] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[11] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[10] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[9] in module el2_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_rd_data[8] in module el2_mem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2283.020 ; gain = 712.066 ; free physical = 4158 ; free virtual = 10014
Synthesis current peak Physical Memory [PSS] (MB): peak = 1550.256; parent = 1344.743; children = 205.513
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3286.129; parent = 2283.023; children = 1003.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2283.020 ; gain = 712.066 ; free physical = 4156 ; free virtual = 10011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1550.256; parent = 1344.743; children = 205.513
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3286.129; parent = 2283.023; children = 1003.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2283.020 ; gain = 712.066 ; free physical = 4156 ; free virtual = 10011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1550.256; parent = 1344.743; children = 205.513
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3286.129; parent = 2283.023; children = 1003.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2288.957 ; gain = 0.000 ; free physical = 4111 ; free virtual = 9967
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/rvfpgabasys3.xdc]
Finished Parsing XDC File [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/rvfpgabasys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/src/rvfpgabasys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpgabasys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpgabasys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.754 ; gain = 0.000 ; free physical = 3965 ; free virtual = 9835
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2415.754 ; gain = 0.000 ; free physical = 3965 ; free virtual = 9835
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2415.754 ; gain = 844.801 ; free physical = 4185 ; free virtual = 10056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1550.256; parent = 1344.743; children = 205.513
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3418.863; parent = 2415.758; children = 1003.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WRITE_STATE_IDLE |                               00 |                               00
       WRITE_STATE_BURST |                               01 |                               01
        WRITE_STATE_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg_reg' using encoding 'sequential' in module 'axi_ram'
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 2419.672 ; gain = 848.719 ; free physical = 1297 ; free virtual = 7174
Synthesis current peak Physical Memory [PSS] (MB): peak = 4463.457; parent = 1344.743; children = 3272.278
Synthesis current peak Virtual Memory [VSS] (MB): peak = 10078.117; parent = 2419.676; children = 7662.359
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff' (rvdff_fpga) to 'veerwolf/rvtop/veer/ifu/mem_ctl/rgn_acc_ff'
INFO: [Synth 8-223] decloning instance 'veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga) to 'veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   38 Bit       Adders := 12    
	   3 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   31 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 96    
	   6 Input    4 Bit       Adders := 1     
	   7 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 13    
	   4 Input    3 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 23    
	   2 Input    2 Bit       Adders := 23    
	   2 Input    1 Bit       Adders := 9     
+---XORs : 
	   2 Input     39 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 3     
	   2 Input     27 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 3     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 82    
	   4 Input      1 Bit         XORs := 8     
	  16 Input      1 Bit         XORs := 12    
	  19 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 4     
	  18 Input      1 Bit         XORs := 4     
+---XORs : 
	               32 Bit    Wide XORs := 8     
	               16 Bit    Wide XORs := 8     
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 5     
	                6 Bit    Wide XORs := 5     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 11    
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 10    
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 171   
	               31 Bit    Registers := 19    
	               29 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 7     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 9     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 28    
	                5 Bit    Registers := 106   
	                4 Bit    Registers := 179   
	                3 Bit    Registers := 116   
	                2 Bit    Registers := 269   
	                1 Bit    Registers := 511   
+---RAMs : 
	            1248K Bit	(32768 X 39 bit)          RAMs := 4     
	             624K Bit	(16384 X 39 bit)          RAMs := 4     
	             512K Bit	(8192 X 64 bit)          RAMs := 1     
	              32K Bit	(512 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 61    
	   3 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 18    
	   4 Input   39 Bit        Muxes := 4     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 246   
	   4 Input   32 Bit        Muxes := 9     
	   8 Input   32 Bit        Muxes := 4     
	  10 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 29    
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 21    
	   4 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 9     
	   2 Input   14 Bit        Muxes := 17    
	   8 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 23    
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 234   
	   4 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 4     
	  11 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 31    
	   2 Input    5 Bit        Muxes := 314   
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 257   
	   4 Input    4 Bit        Muxes := 11    
	  11 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 198   
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 5     
	  11 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 249   
	   4 Input    2 Bit        Muxes := 9     
	   8 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 96    
	   2 Input    1 Bit        Muxes := 1266  
	   8 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 33    
	   6 Input    1 Bit        Muxes := 204   
	  11 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 24    
	  10 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6841] Block RAM (ram/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lsu/lsu_lsc_ctl/\exc_mscause_mff/dout_reg[3] )
INFO: [Synth 8-3886] merging instance 'lsu/bus_intf/lsu_byten_rff/dout_reg[2]' (FDC) to 'lsu/bus_intf/lsu_byten_rff/dout_reg[3]'
WARNING: [Synth 8-3917] design el2_dec has port trace_rv_trace_pkt[trace_rv_i_address_ip][0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP prod_x0, operation Mode is: A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: Generating DSP prod_x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: Generating DSP prod_x0, operation Mode is: A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: Generating DSP prod_x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_hist_r[1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_hist_r[0] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_error_r driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_start_error_r driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[9] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[8] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[7] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[6] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[5] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[3] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_index_r[2] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_valid_r driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_mp_r driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_middle_r driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[7] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[6] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[5] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[3] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[2] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_fghr_r[0] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_i0_br_way_r driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[misp] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[ataken] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[boffset] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[pc4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[hist][1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[hist][0] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][11] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][10] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][9] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][8] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][7] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][6] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][5] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][3] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][2] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[toffset][0] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[valid] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[br_error] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[br_start_error] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[pcall] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[pja] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[way] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[pret] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][31] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][30] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][29] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][28] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][27] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][26] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][25] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][24] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][23] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][22] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][21] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][20] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][19] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][18] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][17] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][16] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][15] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][14] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][13] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][12] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][11] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][10] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][9] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][8] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][7] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][6] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][5] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][3] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][2] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_pkt[prett][1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[7] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[6] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[5] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[3] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[2] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_eghr[0] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[7] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[6] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[5] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[4] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[3] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[2] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[1] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_fghr[0] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_index[9] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_index[8] driven by constant 0
WARNING: [Synth 8-3917] design el2_exu has port exu_mp_index[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "SevSegDec/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gpio_module/sync_clk_reg' (FDC) to 'gpio_module/wb_err_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'uart16550_0/regs/delayed_modem_signals_reg[0]' (FDC) to 'uart16550_0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart16550_0/regs/delayed_modem_signals_reg[1]' (FDC) to 'uart16550_0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart16550_0/regs/delayed_modem_signals_reg[2]' (FDC) to 'uart16550_0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi/\spcr_reg[4] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][lock]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][4]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][5]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][6]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][4]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][5]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][6]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][7]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][8]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][9]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][10]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][11]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][13]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][14]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][16]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][17]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][18]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][19]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][20]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][21]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][23]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][24]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][25]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][26]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][27]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][28]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][29]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][30]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][0] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_select][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/wb_err_o_reg)
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.gen_int_rr.rr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.gen_int_rr.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][2]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3886] merging instance 'gpio_module/wb_err_o_reg' (FDC) to 'gpio_module/clk_s_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_s_reg)
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][3]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][2]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][qos][0]' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_select][0]'
INFO: [Synth 8-3886] merging instance 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_full_q_reg' (FDCE) to 'axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_select][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_id_counter/gen_counters[4].mst_select_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_id_counter/gen_counters[4].mst_select_q_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].mst_select_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].mst_select_q_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.lock_aw_valid_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].mst_select_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:04:45 . Memory (MB): peak = 2419.676 ; gain = 848.723 ; free physical = 490 ; free virtual = 5763
Synthesis current peak Physical Memory [PSS] (MB): peak = 6150.332; parent = 1344.743; children = 4968.772
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12369.492; parent = 2419.676; children = 9953.734
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 502, Available = 100. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 500, Available = 100. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|rvfpgabasys3         | ram/mem_reg                                                  | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+---------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------+----------------------------------------+-----------+----------------------+------------------+
|Module Name         | RTL Object                             | Inference | Size (Depth x Width) | Primitives       | 
+--------------------+----------------------------------------+-----------+----------------------+------------------+
|veerwolfi_3/bootrom | ram/mem_reg                            | Implied   | 512 x 64             | RAM256X1S x 128  | 
|spi                 | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2       | 
|spi                 | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2       | 
|uart16550_0         | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2       | 
|uart16550_0         | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2       | 
+--------------------+----------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|el2_exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:13 ; elapsed = 00:04:55 . Memory (MB): peak = 2419.676 ; gain = 848.723 ; free physical = 315 ; free virtual = 5634
Synthesis current peak Physical Memory [PSS] (MB): peak = 6150.332; parent = 1344.743; children = 4968.772
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12369.492; parent = 2419.676; children = 9953.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:13 ; elapsed = 00:05:57 . Memory (MB): peak = 2421.754 ; gain = 850.801 ; free physical = 155 ; free virtual = 5461
Synthesis current peak Physical Memory [PSS] (MB): peak = 6177.353; parent = 1530.025; children = 4968.772
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12375.492; parent = 2421.758; children = 9953.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg | 16 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 1      | 19     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|\veerwolf/rvtop/mem  | iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg            | 32 K x 39(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 39     | 
|rvfpgabasys3         | ram/mem_reg                                                  | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+---------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------+----------------------------------------+-----------+----------------------+------------------+
|Module Name         | RTL Object                             | Inference | Size (Depth x Width) | Primitives       | 
+--------------------+----------------------------------------+-----------+----------------------+------------------+
|veerwolfi_3/bootrom | ram/mem_reg                            | Implied   | 512 x 64             | RAM256X1S x 128  | 
|spi                 | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2       | 
|spi                 | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2       | 
|uart16550_0         | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2       | 
|uart16550_0         | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2       | 
+--------------------+----------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:32 ; elapsed = 00:06:25 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 382 ; free virtual = 4999
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:42 ; elapsed = 00:06:36 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 444 ; free virtual = 5108
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:43 ; elapsed = 00:06:36 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 444 ; free virtual = 5108
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:50 ; elapsed = 00:06:44 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 455 ; free virtual = 5119
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:51 ; elapsed = 00:06:45 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 455 ; free virtual = 5119
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:53 ; elapsed = 00:06:47 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 455 ; free virtual = 5119
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:53 ; elapsed = 00:06:47 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 455 ; free virtual = 5119
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|el2_exu_mul_ctl | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | PCIN>>17+A*B | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | PCIN>>17+A*B | 0      | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     3|
|2     |BUFG       |     6|
|3     |CARRY4     |   720|
|4     |DSP48E1    |     4|
|5     |LUT1       |   344|
|6     |LUT2       |  1825|
|7     |LUT3       |  2703|
|8     |LUT4       |  3499|
|9     |LUT5       |  6765|
|10    |LUT6       | 10601|
|11    |MUXF7      |   135|
|12    |MUXF8      |     5|
|13    |PLLE2_BASE |     1|
|14    |RAM256X1S  |   128|
|15    |RAM32M     |     4|
|16    |RAM32X1D   |     8|
|17    |RAMB18E1   |     4|
|18    |RAMB36E1   |   248|
|21    |STARTUPE2  |     1|
|22    |FDCE       |  8190|
|23    |FDPE       |    45|
|24    |FDRE       |   765|
|25    |FDSE       |    29|
|26    |IBUF       |     3|
|27    |IOBUF      |    16|
|28    |OBUF       |    30|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:53 ; elapsed = 00:06:48 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 455 ; free virtual = 5119
Synthesis current peak Physical Memory [PSS] (MB): peak = 6614.464; parent = 1530.025; children = 5105.260
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12592.535; parent = 2445.781; children = 10146.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 483 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:46 ; elapsed = 00:06:43 . Memory (MB): peak = 2449.688 ; gain = 746.000 ; free physical = 5359 ; free virtual = 10027
Synthesis Optimization Complete : Time (s): cpu = 00:04:58 ; elapsed = 00:06:53 . Memory (MB): peak = 2449.688 ; gain = 878.734 ; free physical = 5363 ; free virtual = 10023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2449.688 ; gain = 0.000 ; free physical = 5327 ; free virtual = 9986
INFO: [Netlist 29-17] Analyzing 1274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2459.715 ; gain = 0.000 ; free physical = 5243 ; free virtual = 9903
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 157 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete, checksum: 331a8d45
INFO: [Common 17-83] Releasing license: Synthesis
579 Infos, 350 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:13 ; elapsed = 00:07:09 . Memory (MB): peak = 2459.715 ; gain = 1135.082 ; free physical = 5490 ; free virtual = 10150
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/jaime/Desktop/Tese/Repository/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/Minimal_RVFPGA/Minimal_RVFPGA.runs/synth_1/rvfpgabasys3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2531.750 ; gain = 72.035 ; free physical = 5438 ; free virtual = 10156
INFO: [runtcl-4] Executing : report_utilization -file rvfpgabasys3_utilization_synth.rpt -pb rvfpgabasys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 16:08:05 2024...
