from bgrubb dante.nmsu.edu grubb subject re id vs scsi dxb psuvm.psu.edu write scsi i rang from mb s scsi ii rang from mb s id rang from mb s esdi alwai mb s although some non standard version abov doe tell proper stori scsi scsi i bit asynchron mb s av synchron mb s max transfer base scsi faster requir scsi control chip provid scsi bit bit speed scsi control scsi mb s mb s burst bit mb s mb s burst bit mb s mb s burst bit wide fast bit scsi can wide fast depend how port design quadra support fast scsi wide when os scsi manag rewritten sinc quarda us scsi non wide port articl pc mag talk about scsi scsi us ten devic nativ mode outsid it nativ mode behav lot like scsi devic slower through put from your own figur scsi inde twice esdi articl point out faster id seem bit scsi us scsi contol chip mac quadra us scsi control chip it scsi get mb s through put asynchron bit scsi far excess normal synchron scsi output which near burst scsi machin scsi control chip pc world seem have scsi scsi mix up fact scsi control chip allow near scsi speed through scsi devic shown mac quadra which skew some data scsi vs id esdi test i agre articl could have state faster id came off scsi devic scsi chip mayb editor kill becaus articl deal scsi scsi he did understand effect scsi devic scsi control chip scsi chip limit mb max scsi devic scsi chip becom common produc up mb s bit mode mb s bit mode fast version scsi port cannot us wide scsi courc prime piec wierd scsi devic have scsi chip more accur machin doe allow best both world high scsi speed cheeper scsi cost full scsi hardwar port electron control etc veri expens also creat logist nightmar how fast scsi goe when on know fact behind number on realiz articl know what talk about even doe tell how figur came about while dxb psuvm.psu.edu throw out rang don't tell squat sinc he ignor scsi devic scsi chip hi rang tell even less intend 