{
	"ChipName": "washakie",
	"RomStartAddress": 0,
	"RomSize": 16384,
	"RomEndAddress": 16383,
	"PeripheralMemoryStartAddress": 16384,
	"PeripheralMemorySize": 8192,
	"PeripheralMemorySlotCount": 32,
	"RegisterMemorySlotsPerPeripheralMemorySlot": 64,
	"PeripheralMemorySlotSize": 256,
	"PeripheralMemoryEndAddress": 24575,
	"RamStartAddress": 32768,
	"RamSize": 215040,
	"RamMemorySlotSize": 16384,
	"LastRamMemorySlotSize": 2048,
	"RamMemorySlotsAvailable": [
		2,
		3,
		4,
		5,
		6,
		7,
		8,
		9,
		10,
		11,
		12,
		13,
		14,
		15
	],
	"RamMemorySlotsUsed": [
		2,
		3,
		4,
		5,
		6,
		7,
		8,
		9,
		10,
		11,
		12,
		13,
		14,
		15
	],
	"RamEndAddress": 247807,
	"SpiFlashProgramAddress": 0,
	"NativeSpiFlashMemoryReadAccess": true,
	"NativeSpiFlashMemoryWriteAccess": false,
	"VectorsStartAddress": 32768,
	"VectorsSize": 128,
	"VectorsCount": 32,
	"VectorsEndAddress": 32895,
	"RamProgramStartAddress": 32896,
	"ProgramCounterInit": 0,
	"StackPointerInit": 180224,
	"BootloaderUsesSpiFlashCommands": true,
	"PadOUTPosLogic": true,
	"PadDIRPosLogic": false,
	"PadRENPosLogic": false,
	"ENABLE_IRQ_FAST_CONTEXT_SWITCHING": true,
	"ENABLE_REGS_DUALPORT": true,
	"TWO_STAGE_SHIFT": true,
	"BARREL_SHIFTER": true,
	"COMPRESSED_ISA": false,
	"ENABLE_MUL": true,
	"ENABLE_FAST_MUL": true,
	"ENABLE_DIV": true,
	"ENABLE_IRQ_QREGS": false,
	"MASKED_IRQ": 0,
	"PROGADDR_IRQ": 32912,
	"Peripherals": [
		{
			"PeripheralName": "SYSTEM",
			"PeripheralTemplateName": "SYSTEM",
			"BaseAddress": 16384,
			"PeripheralMemorySlot": 0,
			"isGPIO": false,
			"InterruptPriority": 0,
			"Description": "Controls the entire system, including the clocking and power state. Also has a CRC calculator using the CRC16_CDMA2000 polynomial.",
			"Registers": [
				{
					"RegisterName": "SYSCLKCR",
					"Address": 16384,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 16,
					"ResetValue": 0,
					"Description": "System clock control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 12,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DCO1OFF",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the digitally controlled oscillator 1 (DCO1) clock. Cannot be disabled if it is being used as a source to the CPU clock or SMCLK, even if this bit is set to disable mode.",
							"ValueDescriptions": [
								[
									0,
									"Enabled and Powered On",
									""
								],
								[
									1,
									"Disabled and Powered Down",
									""
								]
							]
						},
						{
							"BitFieldName": "DCO0OFF",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the digitally controlled oscillator 0 (DCO0) clock. Cannot be disabled if it is being used as a source to the CPU clock or SMCLK, even if this bit is set to disable mode.",
							"ValueDescriptions": [
								[
									0,
									"Enabled and Powered On",
									""
								],
								[
									1,
									"Disabled and Powered Down",
									""
								]
							]
						},
						{
							"BitFieldName": "HFXTOFF",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the high frequency crystal clock. Cannot be disabled if it is being used as a source to the CPU clock or SMCLK, even if this bit is set to disable mode.",
							"ValueDescriptions": [
								[
									0,
									"Enabled",
									""
								],
								[
									1,
									"Disabled",
									""
								]
							]
						},
						{
							"BitFieldName": "LFXTOFF",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the low frequency crystal clock. Cannot be disabled if it is being used as a source to SMCLK, even if this bit is set to disable mode.",
							"ValueDescriptions": [
								[
									0,
									"Enabled",
									""
								],
								[
									1,
									"Disabled",
									""
								]
							]
						},
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SMCLKOFF",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the submain clock. This is the main vehicle for putting the peripherals to sleep. The MCU is not aware of which peripherals are currently using SMCLK, and in consequence, setting this bit to disable mode will globally and absolutely shut down SMCLK.",
							"ValueDescriptions": [
								[
									0,
									"Enabled",
									""
								],
								[
									1,
									"Disabled",
									""
								]
							]
						},
						{
							"BitFieldName": "Unused",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SMCLKSEL",
							"MSB": 4,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Submain clock source select",
							"ValueDescriptions": [
								[
									0,
									"High Frequency Crystal Clock",
									"SMCLKSEL_HFXT"
								],
								[
									1,
									"Low Frequency Crystal Clock",
									"SMCLKSEL_LFXT"
								],
								[
									2,
									"Digitally Controlled Oscillator 0",
									"SMCLKSEL_DCO0"
								],
								[
									3,
									"Digitally Controlled Oscillator 1",
									"SMCLKSEL_DCO1"
								]
							]
						},
						{
							"BitFieldName": "Unused",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "MCLKSEL",
							"MSB": 1,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Main clock source select (also CPU clock source select)",
							"ValueDescriptions": [
								[
									0,
									"High Frequency Crystal Clock",
									"MCLKSEL_HFXT"
								],
								[
									1,
									"Submain Clock",
									"MCLKSEL_SMCLK"
								],
								[
									2,
									"Digitally Controlled Oscillator 0",
									"MCLKSEL_DCO0"
								],
								[
									3,
									"Digitally Controlled Oscillator 1",
									"MCLKSEL_DCO1"
								]
							]
						}
					]
				},
				{
					"RegisterName": "CLKDIVCR",
					"Address": 16388,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "MCLK and SMCLK clock divider control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SMCLKDIV",
							"MSB": 5,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SMCLK clock division selection",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"SMCLKDIV_1"
								],
								[
									1,
									"/2",
									"SMCLKDIV_2"
								],
								[
									2,
									"/4",
									"SMCLKDIV_4"
								],
								[
									3,
									"/8",
									"SMCLKDIV_8"
								],
								[
									4,
									"/16",
									"SMCLKDIV_16"
								],
								[
									5,
									"/32",
									"SMCLKDIV_32"
								],
								[
									6,
									"/64",
									"SMCLKDIV_64"
								],
								[
									7,
									"/128",
									"SMCLKDIV_128"
								]
							]
						},
						{
							"BitFieldName": "MCLKDIV",
							"MSB": 2,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "MCLK clock division selection",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"MCLKDIV_1"
								],
								[
									1,
									"/2",
									"MCLKDIV_2"
								],
								[
									2,
									"/4",
									"MCLKDIV_4"
								],
								[
									3,
									"/8",
									"MCLKDIV_8"
								],
								[
									4,
									"/16",
									"MCLKDIV_16"
								],
								[
									5,
									"/32",
									"MCLKDIV_32"
								],
								[
									6,
									"/64",
									"MCLKDIV_64"
								],
								[
									7,
									"/128",
									"MCLKDIV_128"
								]
							]
						}
					]
				},
				{
					"RegisterName": "MEMPWRCR",
					"Address": 16392,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Memory power control register",
					"BitFields": [
						{
							"BitFieldName": "SRAM15OFF",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM15. When off, all memory in SRAM15 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM14OFF",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM14. When off, all memory in SRAM14 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM13OFF",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM13. When off, all memory in SRAM13 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM12OFF",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM12. When off, all memory in SRAM12 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM11OFF",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM11. When off, all memory in SRAM11 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM10OFF",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM10. When off, all memory in SRAM10 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM09OFF",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM09. When off, all memory in SRAM09 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM08OFF",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM08. When off, all memory in SRAM08 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM07OFF",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM07. When off, all memory in SRAM07 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM06OFF",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM06. When off, all memory in SRAM06 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM05OFF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM05. When off, all memory in SRAM05 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM04OFF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM04. When off, all memory in SRAM04 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM03OFF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM03. When off, all memory in SRAM03 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "SRAM02OFF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of SRAM02. When off, all memory in SRAM02 becomes undefined, it no longer responds to read or write access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						},
						{
							"BitFieldName": "Unused",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ROMOFF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Controls the power state of the boot ROM. When off, it no longer responds to read access, and leakage power consumption decreases.",
							"ValueDescriptions": [
								[
									0,
									"Power on",
									""
								],
								[
									1,
									"Power off",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "CRCDATA",
					"Address": 16396,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CRC input data register. Write the next byte of the data array to this register to continue calculating the CRC value of the data array.",
					"BitFields": [
						{
							"BitFieldName": "CRCDATA",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "CRCSTATE",
					"Address": 16400,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CRC state register. Read this register to get the output of the CRC calculation. Write to this register to set the initial value of the CRC. Note that the value of this register is undefined during the time between when it is written to until when CRCDATA is written to.",
					"BitFields": [
						{
							"BitFieldName": "CRCSTATE",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "IRQEN",
					"Address": 16404,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "IRQ enable register. Each bit enables the associated IRQ when 1, and disables it when 0. The bit number corresponds to the IRQ vector number.",
					"BitFields": [
						{
							"BitFieldName": "IRQEN",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "IRQPRI",
					"Address": 16408,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 32,
					"ResetValue": 0,
					"Description": "IRQ priority register. Each bit sets the associated IRQ to the higer priority tier when 0, and sets it to the lower priority tier when 0. The bit number corresponds to the IRQ vector number. IRQ priority is determined first by the value of IRQPRI and then by the IRQ vector order. An IRQ with an associated IRQPRI bit of 0 will always have higher priority than one with an IRQPRI bit of 1. If two IRQs have the same value of IRQPRI bits, then the one with the smaller IRQ vector number has greater priority.",
					"BitFields": [
						{
							"BitFieldName": "IRQPRI",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "WDTPASS",
					"Address": 16412,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Watchdog timer password register. To unlock the WDTCR register for writing, first write 0x3FB0AD1C to WDTPASS. After that, the WDTCR register will be unlocked for 64 MCLK cycles during which it can be written to. Outside this time, any attempts to write to WDTCR will have no effect. To reset the watchdog timer counter, write 0xD6F402BC to WDTPASS. If the watchdog timer is enabled and reaches its maximum value determined by WDTCDIV, it will reset the system. Reading this register always yields 0.",
					"BitFields": [
						{
							"BitFieldName": "WDTPASS",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "w",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "WDTCR",
					"Address": 16416,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Watchdog timer control register. This register is normally read-only, and must first be unlocked to write to it. To unlock the register, write 0x3FB0AD1C to the WDTPASS register. After that, the WDTCR register will be unlocked for write access for 64 MCLK cycles, and then return to being read-only.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "HWRST",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "w",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Hardware reset. Write a 1 to this bit to perform a hardware reset of the system.",
							"ValueDescriptions": [
								[
									0,
									"Does nothing",
									""
								],
								[
									1,
									"Systemwide hardware reset",
									""
								]
							]
						},
						{
							"BitFieldName": "WDTCDIV",
							"MSB": 5,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Watchdog timer clock divider. Determines the number of MCLK cycles before the watchdog timer resets the system when enabled as 2^(WDTCDIV + 16)",
							"ValueDescriptions": [
								[
									0,
									"/65,536",
									"WDTCDIV_65536"
								],
								[
									1,
									"/131,072",
									"WDTCDIV_131072"
								],
								[
									2,
									"/262,144",
									"WDTCDIV_262144"
								],
								[
									3,
									"/524,288",
									"WDTCDIV_524288"
								],
								[
									4,
									"/1,048,576",
									"WDTCDIV_1048576"
								],
								[
									5,
									"/2,097,152",
									"WDTCDIV_2097152"
								],
								[
									6,
									"/4,194,304",
									"WDTCDIV_4194304"
								],
								[
									7,
									"/8,388,608",
									"WDTCDIV_8388608"
								],
								[
									8,
									"/16,777,216",
									"WDTCDIV_16777216"
								],
								[
									9,
									"/33,554,432",
									"WDTCDIV_33554432"
								],
								[
									10,
									"/67,108,864",
									"WDTCDIV_67108864"
								],
								[
									11,
									"/134,217,728",
									"WDTCDIV_134217728"
								],
								[
									12,
									"/268,435,456",
									"WDTCDIV_268435456"
								],
								[
									13,
									"/536,870,912",
									"WDTCDIV_536870912"
								],
								[
									14,
									"/1,073,741,824",
									"WDTCDIV_1073741824"
								],
								[
									15,
									"/2,147,483,648",
									"WDTCDIV_2147483648"
								]
							]
						},
						{
							"BitFieldName": "WDTIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Watchdog timer interrupt enable. The watchdog timer begins counting up from 0 immediately after being enabled, which is achieved by either setting WDTREN or WDTIE. When the watchdog timer interrupt is enabled, if the watchdog timer reaches its maximum value determined by WDTCDIV, then the SYSTEM interrupt will execute. Upon its return, the MCU will be reset if WDTREN is enabled. The SYSTEM IRQ must also be enabled in IRQEN.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "WDTREN",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Watchdog timer reset enable. The watchdog timer begins counting up from 0 immediately after being enabled, which is achieved by either setting WDTREN or WDTIE. If the watchdog timer is enabled and reaches its maximum value determined by WDTCDIV, it will reset the system. Disabling the watchdog timer also resets its internal counter.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "WDTSR",
					"Address": 16420,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Watchdog timer status register.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 2,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "WDTIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Watchdog timer interrupt flag. Indicates that the watchdog timer has reached its maximum value, but the system has not yet been reset. To clear the bit, write a 1 to it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "WDTRF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Watchdog timer reset flag. Indicates that the previous systemwide reset was generated by the watchdog timer. To clear the bit, write a 1 to it.",
							"ValueDescriptions": [
								[
									0,
									"Previous reset was not generated by the watchdog timer",
									""
								],
								[
									1,
									"Previous reset was generated by the watchdog timer",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "WDTVAL",
					"Address": 16424,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Watchdog timer value register. Contains the current value of the watchdog timer counter value. Reads as 0 if the watchdog timer is disabled.",
					"BitFields": [
						{
							"BitFieldName": "WDTVAL",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "DCO0FREQ",
					"Address": 16428,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 16,
					"ResetValue": 0,
					"Description": "DCO0 non-stabilized frequency register (manual frequency adjustment)",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 12,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DCO0MFREQ",
							"MSB": 11,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "12-bit manual frequency adjustment",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "DCO1FREQ",
					"Address": 16432,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "DCO1 non-stabilized frequency register (manual frequency adjustment)",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 12,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DCO1MFREQ",
							"MSB": 11,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "12-bit manual frequency adjustment",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TPMR",
					"Address": 16436,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Analog and digital test port multiplexer register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 4,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "TPMR",
							"MSB": 3,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Selects which analog front-end (AFE) to output on the ATP and DTP pins",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "BIASCR",
					"Address": 16440,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Global bias and bandgap generator control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 11,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBG",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the internal bandgap generator at 1.196 V",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UseExtBias",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables external bias voltages. Note that this bit does not enable or disable the internal bias generator or DACs. Those must be toggled separately.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UseBiasDac",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Switches between using the bias generator voltages or bias DACs for the global bias voltages.",
							"ValueDescriptions": [
								[
									0,
									"Uses bias generator",
									""
								],
								[
									1,
									"Uses DACs",
									""
								]
							]
						},
						{
							"BitFieldName": "EnBiasBuf",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables buffers on the internal global bias voltages.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "EnBiasGen",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables/disables the internal bias generator.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "BiasAdj",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Internal bias generator adjustment vector. Higher vector codes produce smaller currents. The nominal vector from simulation is decimal 37.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "BIASDBP",
					"Address": 16444,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Global bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BIASDBP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC value",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "BIASDBPC",
					"Address": 16448,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Global bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BIASDBPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC value",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "BIASDBNC",
					"Address": 16452,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Global bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BIASDBNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC value",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "BIASDBN",
					"Address": 16456,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Global bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BIASDBN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC value",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO1",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 16640,
			"PeripheralMemorySlot": 1,
			"isGPIO": true,
			"InterruptPriority": 3,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P1IN",
					"Address": 16640,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P1IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1OUT",
					"Address": 16644,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P1OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1OUTS",
					"Address": 16648,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P1OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1OUTC",
					"Address": 16652,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P1OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1OUTT",
					"Address": 16656,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P1OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1DIR",
					"Address": 16660,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P1DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1IFG",
					"Address": 16664,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P1IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1IES",
					"Address": 16668,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P1IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1IE",
					"Address": 16672,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P1IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1SEL",
					"Address": 16676,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P1SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P1REN",
					"Address": 16680,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P1REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "SPI0",
			"PeripheralTemplateName": "SPIx",
			"BaseAddress": 16896,
			"PeripheralMemorySlot": 2,
			"isGPIO": false,
			"InterruptPriority": 4,
			"Description": "Serial Peripheral Interface. Supports both master and slave modes. Note that SPI0 only supports master mode.",
			"Registers": [
				{
					"RegisterName": "SPI0CR",
					"Address": 16896,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIFEN",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI Flash enable. Allows native read-only memory access to the SPI flash memory attached to SPI0. (Only available on SPI0)",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPISM",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI slave mode (Note that SPI0 is master-only, and this bit is unavailable)",
							"ValueDescriptions": [
								[
									0,
									"Master mode",
									""
								],
								[
									1,
									"Slave mode",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITXSB",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI TX swap bytes. Swaps the byte order in 16- and 32-bit transmissions. In 32-bit transmissions, bytes 3 and 0 are swapped and bytes 2 and 1 are swapped. In 16-bit transmissoins, bytes 1 and 0 are swapped. Does not affect 8-bit transmissions.",
							"ValueDescriptions": [
								[
									0,
									"Bytes not reversed",
									""
								],
								[
									1,
									"Bytes reversed",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIRXSB",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI RX swap bytes. Swaps the byte order in 16- and 32-bit receptions. In 32-bit receptions, bytes 3 and 0 are swapped and bytes 2 and 1 are swapped. In 16-bit receptions, bytes 1 and 0 are swapped. Does not affect 8-bit receptions.",
							"ValueDescriptions": [
								[
									0,
									"Bytes not reversed",
									""
								],
								[
									1,
									"Bytes reversed",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIBR",
							"MSB": 15,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) baud control for master mode. Baud rate = SMCLK / (2 * (1 + SPIBR))",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIEN",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIMSB",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Endianness select",
							"ValueDescriptions": [
								[
									0,
									"LSB-first",
									""
								],
								[
									1,
									"MSB-first",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITCIE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITEIE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIDL",
							"MSB": 3,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmission data length select",
							"ValueDescriptions": [
								[
									0,
									"8-bit transfers",
									"SPIDL_8"
								],
								[
									1,
									"16-bit transfers",
									"SPIDL_16"
								],
								[
									2,
									"32-bit transfers",
									"SPIDL_32"
								]
							]
						},
						{
							"BitFieldName": "SPICPOL",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) polarity",
							"ValueDescriptions": [
								[
									0,
									"SCK idles low, leading edge is a rising edge (for SPIMODE0 or SPIMODE1)",
									""
								],
								[
									1,
									"SCK idles high, leading edge is a falling edge (for SPIMODE2 or SPIMODE3)",
									""
								]
							]
						},
						{
							"BitFieldName": "SPICPHA",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) phase. Note that in slave mode, only SPICPHA = 1 is supported, and this bit becomes a don't care.",
							"ValueDescriptions": [
								[
									0,
									"Data is sampled on leading edge of SCK, data is updated on trailing edge of SCK (for SPIMODE0 or SPIMODE2)",
									""
								],
								[
									1,
									"Data is updated on leading edge of SCK, data is sampled on trailing edge of SCK (for SPIMODE1 or SPIMODE3)",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "SPI0SR",
					"Address": 16900,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "SPI status register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 3,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIBUSY",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates if a SPI transfer is occurring or not. When in slave mode, this bit is set whenever the chip select pin is asserted (driven low).",
							"ValueDescriptions": [
								[
									0,
									"A SPI transfer is not presently occurring",
									""
								],
								[
									1,
									"A SPI transfer is presently occurring",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITCIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transfer complete interrupt flag. This bit is set when a SPI transfer has completed, and must be cleared in software before it can be set again. To clear the bit, write a 1 to it or read the SPIxRX register.",
							"ValueDescriptions": [
								[
									0,
									"A SPI transfer has not been completed",
									""
								],
								[
									1,
									"A SPI transfer has been completed (must be cleared before it can be set again)",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITEIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit register empty interrupt flag. This bit is set when the SPI transmit register SPIxTX is empty, and indicates SPIxTX is ready to accept new data for the next transfer (though the new data will not be transmitted until a current transfer is complete). Must be cleared in software before it can be set again. To clear the bit, write a 1 to it.",
							"ValueDescriptions": [
								[
									0,
									"SPIxTX is not empty",
									""
								],
								[
									1,
									"SPIxTX is empty and ready for new data (must be cleared before it can be set again)",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "SPI0TX",
					"Address": 16904,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI transmit buffer register. In master mode, write to this register to begin a SPI transfer. In slave mode, write to this register to queue the data to transmit during the next transfer, which will be initiated by the master.",
					"BitFields": [
						{
							"BitFieldName": "SPI0TX",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "SPI0RX",
					"Address": 16908,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI receive buffer register. The received SPI data will appear in this register after each SPI transfer is complete.",
					"BitFields": [
						{
							"BitFieldName": "SPI0RX",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "SPI0FOS",
					"Address": 16912,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI Flash memory address offset. This value is added to the 24-bit SPI Flash address, wrapping around back to 0 after 0x00FFFFFF. This can be used to create a virtual address for a file in the SPI Flash to make it appear at that address. (Only available in SPI0).",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 24,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPI0FOS",
							"MSB": 23,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "SPI1",
			"PeripheralTemplateName": "SPIx",
			"BaseAddress": 17152,
			"PeripheralMemorySlot": 3,
			"isGPIO": false,
			"InterruptPriority": 5,
			"Description": "Serial Peripheral Interface. Supports both master and slave modes. Note that SPI0 only supports master mode.",
			"Registers": [
				{
					"RegisterName": "SPI1CR",
					"Address": 17152,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIFEN",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI Flash enable. Allows native read-only memory access to the SPI flash memory attached to SPI0. (Only available on SPI0)",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPISM",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI slave mode (Note that SPI0 is master-only, and this bit is unavailable)",
							"ValueDescriptions": [
								[
									0,
									"Master mode",
									""
								],
								[
									1,
									"Slave mode",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITXSB",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI TX swap bytes. Swaps the byte order in 16- and 32-bit transmissions. In 32-bit transmissions, bytes 3 and 0 are swapped and bytes 2 and 1 are swapped. In 16-bit transmissoins, bytes 1 and 0 are swapped. Does not affect 8-bit transmissions.",
							"ValueDescriptions": [
								[
									0,
									"Bytes not reversed",
									""
								],
								[
									1,
									"Bytes reversed",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIRXSB",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI RX swap bytes. Swaps the byte order in 16- and 32-bit receptions. In 32-bit receptions, bytes 3 and 0 are swapped and bytes 2 and 1 are swapped. In 16-bit receptions, bytes 1 and 0 are swapped. Does not affect 8-bit receptions.",
							"ValueDescriptions": [
								[
									0,
									"Bytes not reversed",
									""
								],
								[
									1,
									"Bytes reversed",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIBR",
							"MSB": 15,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) baud control for master mode. Baud rate = SMCLK / (2 * (1 + SPIBR))",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIEN",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIMSB",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Endianness select",
							"ValueDescriptions": [
								[
									0,
									"LSB-first",
									""
								],
								[
									1,
									"MSB-first",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITCIE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITEIE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIDL",
							"MSB": 3,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmission data length select",
							"ValueDescriptions": [
								[
									0,
									"8-bit transfers",
									"SPIDL_8"
								],
								[
									1,
									"16-bit transfers",
									"SPIDL_16"
								],
								[
									2,
									"32-bit transfers",
									"SPIDL_32"
								]
							]
						},
						{
							"BitFieldName": "SPICPOL",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) polarity",
							"ValueDescriptions": [
								[
									0,
									"SCK idles low, leading edge is a rising edge (for SPIMODE0 or SPIMODE1)",
									""
								],
								[
									1,
									"SCK idles high, leading edge is a falling edge (for SPIMODE2 or SPIMODE3)",
									""
								]
							]
						},
						{
							"BitFieldName": "SPICPHA",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) phase. Note that in slave mode, only SPICPHA = 1 is supported, and this bit becomes a don't care.",
							"ValueDescriptions": [
								[
									0,
									"Data is sampled on leading edge of SCK, data is updated on trailing edge of SCK (for SPIMODE0 or SPIMODE2)",
									""
								],
								[
									1,
									"Data is updated on leading edge of SCK, data is sampled on trailing edge of SCK (for SPIMODE1 or SPIMODE3)",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "SPI1SR",
					"Address": 17156,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "SPI status register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 3,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIBUSY",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates if a SPI transfer is occurring or not. When in slave mode, this bit is set whenever the chip select pin is asserted (driven low).",
							"ValueDescriptions": [
								[
									0,
									"A SPI transfer is not presently occurring",
									""
								],
								[
									1,
									"A SPI transfer is presently occurring",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITCIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transfer complete interrupt flag. This bit is set when a SPI transfer has completed, and must be cleared in software before it can be set again. To clear the bit, write a 1 to it or read the SPIxRX register.",
							"ValueDescriptions": [
								[
									0,
									"A SPI transfer has not been completed",
									""
								],
								[
									1,
									"A SPI transfer has been completed (must be cleared before it can be set again)",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITEIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit register empty interrupt flag. This bit is set when the SPI transmit register SPIxTX is empty, and indicates SPIxTX is ready to accept new data for the next transfer (though the new data will not be transmitted until a current transfer is complete). Must be cleared in software before it can be set again. To clear the bit, write a 1 to it.",
							"ValueDescriptions": [
								[
									0,
									"SPIxTX is not empty",
									""
								],
								[
									1,
									"SPIxTX is empty and ready for new data (must be cleared before it can be set again)",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "SPI1TX",
					"Address": 17160,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI transmit buffer register. In master mode, write to this register to begin a SPI transfer. In slave mode, write to this register to queue the data to transmit during the next transfer, which will be initiated by the master.",
					"BitFields": [
						{
							"BitFieldName": "SPI1TX",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "SPI1RX",
					"Address": 17164,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI receive buffer register. The received SPI data will appear in this register after each SPI transfer is complete.",
					"BitFields": [
						{
							"BitFieldName": "SPI1RX",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "SPI1FOS",
					"Address": 17168,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI Flash memory address offset. This value is added to the 24-bit SPI Flash address, wrapping around back to 0 after 0x00FFFFFF. This can be used to create a virtual address for a file in the SPI Flash to make it appear at that address. (Only available in SPI0).",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 24,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPI1FOS",
							"MSB": 23,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "UART0",
			"PeripheralTemplateName": "UARTx",
			"BaseAddress": 17408,
			"PeripheralMemorySlot": 4,
			"isGPIO": false,
			"InterruptPriority": 6,
			"Description": "Full-duplex Universal Asynchronous Receiver/Transmitter serial port",
			"Registers": [
				{
					"RegisterName": "UART0CR",
					"Address": 17408,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "UEN",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UPEN",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UPODD",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity select",
							"ValueDescriptions": [
								[
									0,
									"Even parity",
									""
								],
								[
									1,
									"Odd parity",
									""
								]
							]
						},
						{
							"BitFieldName": "URCIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UTEIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UTCIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "UART0SR",
					"Address": 17412,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART status register",
					"BitFields": [
						{
							"BitFieldName": "URBF",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receiver busy flag",
							"ValueDescriptions": [
								[
									0,
									"Receiver idle and ready for new reception",
									""
								],
								[
									1,
									"Receiver busy with ongoing reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UTBF",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmitter busy flag",
							"ValueDescriptions": [
								[
									0,
									"Transmitter idle and ready for new transmission",
									""
								],
								[
									1,
									"Transmitter busy with ongoing transmission",
									""
								]
							]
						},
						{
							"BitFieldName": "UFEF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART framing error flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No framing error",
									""
								],
								[
									1,
									"Framing error on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UPEF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity error flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No parity error",
									""
								],
								[
									1,
									"Parity error on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UOVF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive data overflow flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No receive data overrun",
									""
								],
								[
									1,
									"Receive data overflow on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "URCIF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive complete interrupt flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No new receive complete interrupt pending",
									""
								],
								[
									1,
									"New receive complete interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "UTEIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit register empty interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No new transmit register empty interrupt pending",
									""
								],
								[
									1,
									"New transmit register empty interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "UTCIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit complete interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No new transmit complete interrupt pending",
									""
								],
								[
									1,
									"New transmit complete interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "UART0BR",
					"Address": 17416,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "UART baud rate register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 12,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "UBR",
							"MSB": 11,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART baud rate = SMCLK / (16 * (UBR + 1))",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "UART0RX",
					"Address": 17420,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART receive buffer register",
					"BitFields": [
						{
							"BitFieldName": "UART0RX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "UART0TX",
					"Address": 17424,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART transmit buffer register",
					"BitFields": [
						{
							"BitFieldName": "UART0TX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "TIMER0",
			"PeripheralTemplateName": "TIMERx",
			"BaseAddress": 17664,
			"PeripheralMemorySlot": 5,
			"isGPIO": false,
			"InterruptPriority": 7,
			"Description": "32-bit Timer/Counter with input capture, compare, and pulse-width modulation functionality",
			"Registers": [
				{
					"RegisterName": "TIM0CR",
					"Address": 17664,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "TIMDIV",
							"MSB": 19,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock divider. Divides the clock source selected by TIMSSEL to produce each increment to TIMxVAL",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"TIMDIV_1"
								],
								[
									1,
									"/2",
									"TIMDIV_2"
								],
								[
									2,
									"/4",
									"TIMDIV_4"
								],
								[
									3,
									"/8",
									"TIMDIV_8"
								],
								[
									4,
									"/16",
									"TIMDIV_16"
								],
								[
									5,
									"/32",
									"TIMDIV_32"
								],
								[
									6,
									"/64",
									"TIMDIV_64"
								],
								[
									7,
									"/128",
									"TIMDIV_128"
								],
								[
									8,
									"/256",
									"TIMDIV_256"
								],
								[
									9,
									"/512",
									"TIMDIV_512"
								],
								[
									10,
									"/1,024",
									"TIMDIV_1024"
								],
								[
									11,
									"/2,048",
									"TIMDIV_2048"
								],
								[
									12,
									"/4,096",
									"TIMDIV_4096"
								],
								[
									13,
									"/8,192",
									"TIMDIV_8192"
								],
								[
									14,
									"/16,384",
									"TIMDIV_16384"
								],
								[
									15,
									"/32,768",
									"TIMDIV_32768"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IH",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 TxCMP1 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IH",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 TxCMP0 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1FE",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0FE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1EN",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0EN",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMSSEL",
							"MSB": 9,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock source select",
							"ValueDescriptions": [
								[
									0,
									"SMCLK",
									"TIMSSEL_SMCLK"
								],
								[
									1,
									"MCLK",
									"TIMSSEL_MCLK"
								],
								[
									2,
									"Low frequency crystal clock",
									"TIMSSEL_LFXT"
								],
								[
									3,
									"High frequency crystal clock",
									"TIMSSEL_HFXT"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2RST",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enable Timer/Counter reset on Compare 2 event",
							"ValueDescriptions": [
								[
									0,
									"Does not reset Timer/Counter on Compare 2 event",
									""
								],
								[
									1,
									"Resets Timer/Counter on Compare 2 event",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMEN",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIE",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM0SR",
					"Address": 17668,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Timer/Counter status register.",
					"BitFields": [
						{
							"BitFieldName": "TCMP1",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 1 pin TxCMP1",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TCMP0",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 0 pin TxCMP0",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM0VAL",
					"Address": 17672,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter value register. Read to get the number of cycles of the divided down source clock since the timer was reset or enabled. Write to set an arbitrary starting point for the Timer/Counter.",
					"BitFields": [
						{
							"BitFieldName": "TIM0VAL",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM0CMP0",
					"Address": 17676,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 0 comparison register. When Compare 0 is enabled, a Compare 0 event will be triggered when TIMxVAL equals TIMxCMP0.",
					"BitFields": [
						{
							"BitFieldName": "TIM0CMP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM0CMP1",
					"Address": 17680,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 1 comparison register. When Compare 1 is enabled, a Compare 1 event will be triggered when TIMxVAL equals TIMxCMP1.",
					"BitFields": [
						{
							"BitFieldName": "TIM0CMP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM0CMP2",
					"Address": 17684,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 2 comparison register. When Compare 2 is enabled, a Compare 2 event will be triggered when TIMxVAL equals TIMxCMP2.",
					"BitFields": [
						{
							"BitFieldName": "TIM0CMP2",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM0CAP0",
					"Address": 17688,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 0 value register. When Capture 0 is enabled and a Capture 0 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM0CAP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM0CAP1",
					"Address": 17692,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 1 value register. When Capture 1 is enabled and a Capture 1 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM0CAP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "TIMER1",
			"PeripheralTemplateName": "TIMERx",
			"BaseAddress": 17920,
			"PeripheralMemorySlot": 6,
			"isGPIO": false,
			"InterruptPriority": 8,
			"Description": "32-bit Timer/Counter with input capture, compare, and pulse-width modulation functionality",
			"Registers": [
				{
					"RegisterName": "TIM1CR",
					"Address": 17920,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "TIMDIV",
							"MSB": 19,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock divider. Divides the clock source selected by TIMSSEL to produce each increment to TIMxVAL",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"TIMDIV_1"
								],
								[
									1,
									"/2",
									"TIMDIV_2"
								],
								[
									2,
									"/4",
									"TIMDIV_4"
								],
								[
									3,
									"/8",
									"TIMDIV_8"
								],
								[
									4,
									"/16",
									"TIMDIV_16"
								],
								[
									5,
									"/32",
									"TIMDIV_32"
								],
								[
									6,
									"/64",
									"TIMDIV_64"
								],
								[
									7,
									"/128",
									"TIMDIV_128"
								],
								[
									8,
									"/256",
									"TIMDIV_256"
								],
								[
									9,
									"/512",
									"TIMDIV_512"
								],
								[
									10,
									"/1,024",
									"TIMDIV_1024"
								],
								[
									11,
									"/2,048",
									"TIMDIV_2048"
								],
								[
									12,
									"/4,096",
									"TIMDIV_4096"
								],
								[
									13,
									"/8,192",
									"TIMDIV_8192"
								],
								[
									14,
									"/16,384",
									"TIMDIV_16384"
								],
								[
									15,
									"/32,768",
									"TIMDIV_32768"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IH",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 TxCMP1 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IH",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 TxCMP0 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1FE",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0FE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1EN",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0EN",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMSSEL",
							"MSB": 9,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock source select",
							"ValueDescriptions": [
								[
									0,
									"SMCLK",
									"TIMSSEL_SMCLK"
								],
								[
									1,
									"MCLK",
									"TIMSSEL_MCLK"
								],
								[
									2,
									"Low frequency crystal clock",
									"TIMSSEL_LFXT"
								],
								[
									3,
									"High frequency crystal clock",
									"TIMSSEL_HFXT"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2RST",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enable Timer/Counter reset on Compare 2 event",
							"ValueDescriptions": [
								[
									0,
									"Does not reset Timer/Counter on Compare 2 event",
									""
								],
								[
									1,
									"Resets Timer/Counter on Compare 2 event",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMEN",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIE",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM1SR",
					"Address": 17924,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Timer/Counter status register.",
					"BitFields": [
						{
							"BitFieldName": "TCMP1",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 1 pin TxCMP1",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TCMP0",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 0 pin TxCMP0",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM1VAL",
					"Address": 17928,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter value register. Read to get the number of cycles of the divided down source clock since the timer was reset or enabled. Write to set an arbitrary starting point for the Timer/Counter.",
					"BitFields": [
						{
							"BitFieldName": "TIM1VAL",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM1CMP0",
					"Address": 17932,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 0 comparison register. When Compare 0 is enabled, a Compare 0 event will be triggered when TIMxVAL equals TIMxCMP0.",
					"BitFields": [
						{
							"BitFieldName": "TIM1CMP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM1CMP1",
					"Address": 17936,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 1 comparison register. When Compare 1 is enabled, a Compare 1 event will be triggered when TIMxVAL equals TIMxCMP1.",
					"BitFields": [
						{
							"BitFieldName": "TIM1CMP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM1CMP2",
					"Address": 17940,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 2 comparison register. When Compare 2 is enabled, a Compare 2 event will be triggered when TIMxVAL equals TIMxCMP2.",
					"BitFields": [
						{
							"BitFieldName": "TIM1CMP2",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM1CAP0",
					"Address": 17944,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 0 value register. When Capture 0 is enabled and a Capture 0 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM1CAP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM1CAP1",
					"Address": 17948,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 1 value register. When Capture 1 is enabled and a Capture 1 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM1CAP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO2",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 18176,
			"PeripheralMemorySlot": 7,
			"isGPIO": true,
			"InterruptPriority": 9,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P2IN",
					"Address": 18176,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P2IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2OUT",
					"Address": 18180,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P2OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2OUTS",
					"Address": 18184,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P2OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2OUTC",
					"Address": 18188,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P2OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2OUTT",
					"Address": 18192,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P2OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2DIR",
					"Address": 18196,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P2DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2IFG",
					"Address": 18200,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P2IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2IES",
					"Address": 18204,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P2IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2IE",
					"Address": 18208,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P2IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2SEL",
					"Address": 18212,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P2SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P2REN",
					"Address": 18216,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P2REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO3",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 18432,
			"PeripheralMemorySlot": 8,
			"isGPIO": true,
			"InterruptPriority": 10,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P3IN",
					"Address": 18432,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P3IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3OUT",
					"Address": 18436,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P3OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3OUTS",
					"Address": 18440,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P3OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3OUTC",
					"Address": 18444,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P3OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3OUTT",
					"Address": 18448,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P3OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3DIR",
					"Address": 18452,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P3DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3IFG",
					"Address": 18456,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P3IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3IES",
					"Address": 18460,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P3IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3IE",
					"Address": 18464,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P3IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3SEL",
					"Address": 18468,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P3SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P3REN",
					"Address": 18472,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P3REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO4",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 18688,
			"PeripheralMemorySlot": 9,
			"isGPIO": true,
			"InterruptPriority": 11,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P4IN",
					"Address": 18688,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P4IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4OUT",
					"Address": 18692,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P4OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4OUTS",
					"Address": 18696,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P4OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4OUTC",
					"Address": 18700,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P4OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4OUTT",
					"Address": 18704,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P4OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4DIR",
					"Address": 18708,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P4DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4IFG",
					"Address": 18712,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P4IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4IES",
					"Address": 18716,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P4IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4IE",
					"Address": 18720,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P4IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4SEL",
					"Address": 18724,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P4SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P4REN",
					"Address": 18728,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P4REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO5",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 18944,
			"PeripheralMemorySlot": 10,
			"isGPIO": true,
			"InterruptPriority": 12,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P5IN",
					"Address": 18944,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P5IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5OUT",
					"Address": 18948,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P5OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5OUTS",
					"Address": 18952,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P5OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5OUTC",
					"Address": 18956,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P5OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5OUTT",
					"Address": 18960,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P5OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5DIR",
					"Address": 18964,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P5DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5IFG",
					"Address": 18968,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P5IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5IES",
					"Address": 18972,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P5IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5IE",
					"Address": 18976,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P5IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5SEL",
					"Address": 18980,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P5SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P5REN",
					"Address": 18984,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P5REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "I2C0",
			"PeripheralTemplateName": "I2Cx",
			"BaseAddress": 19200,
			"PeripheralMemorySlot": 11,
			"isGPIO": false,
			"InterruptPriority": 13,
			"Description": "I2C serial port interface. The master and slave I2C interfaces are split between two sets of registers.\n\nTo use master transmitter mode, first configure the I2C peripheral by setting I2CMEN, clearing I2CSEN, and configuring I2CMDIV with the appropriate clock division factor, noting that the I2C clock source is SMCLK. To send a start condition, set I2CMST, wait for the I2CMSTS flag to be set (if the bus is busy, the I2C peripheral will wait for it to become idle and then send a start condition), and then clear the status register. I2CMCB will now indicate that the I2C peripheral now has control of the bus as its master. Next, write to I2CxMTX the desired slave address in the most significant 7 bits followed by the desired read/write bit (0 for write/master transmitter) in the least significant bit. Then, wait for I2CMXC or I2CMARB to be set. If I2CMARB is set, then the I2C peripheral has lost the bus arbitration contest and has released control of the bus. If I2CMNR is set, then the desired slave has not acknowledged itself. Clear the status register. Next, send the slave a byte of data by writing the desired data to I2CxMTX. When the I2C peripheral is ready for another byte of data to be queued for transmission, the I2CMTXE flag will be set. Again, wait for I2CMXC or I2CMARB, then check I2CMARB and I2CMNR, and finally clear the status register. Once finished sending all of the desired bytes, either send a stop condition to release control of the bus by setting I2CMSP, or send a repeated start condition to retain control of the bus with a new transmission (and possibly a new slave and read/write mode) by setting I2CMST. Once a stop condition is sent, wait for I2CMSTS to be set, indicating that a stop condition has been sent. Clear the status register.\n\nTo use master receiver mode, first configure the I2C peripheral by setting I2CMEN, clearing I2CSEN, and configuring I2CMDIV with the appropriate clock division factor, noting that the I2C clock source is SMCLK. To send a start condition, set I2CMST, wait for the I2CMSTS flag to be set (if the bus is busy, the I2C peripheral will wait for it to become idle and then send a start condition), and then clear the status register. I2CMCB will now indicate that the I2C peripheral now has control of the bus as its master. Next, write to I2CxMTX the desired slave address in the most significant 7 bits followed by the desired read/write bit (1 for read/master receiver) in the least significant bit. Then, wait for I2CMXC or I2CMARB to be set. If I2CMARB is set, then the I2C peripheral has lost the bus arbitration contest and has released control of the bus. If I2CMNR is set, then the desired slave has not acknowledged itself. Clear the status register. Next, begin to receive a byte of data from the slave by setting I2CMRB. Wait for I2CMXC to be set. Clear the status register. Read I2CxMRX to get the byte of data received from the slave. To send the slave an ACK and begin to read another byte from the slave, set I2CMRB. Or, to send the slave a NACK and send a stop condition, set I2CMSP. Or, to send the slave a NACK and send a repeated start condition, set I2CMST. Wait for the appropriate flag, then clear the status register.\n\nTo use slave receiver mode, first configure the I2C peripheral by setting I2CSEN, clearing I2CSEN, clearing I2CSN, and configuring I2CSCS and I2CGCE to the desired values. Note that if clock stretching is enabled with I2CSCS, the I2C peripheral will seize control of the bus by driving SCL low during every ACK/NACK bit transfer (if the I2C peripheral was addressed) until I2CSC is set, which requires user intervention to prevent indefinite hold-ups of the I2C bus. But, if clock stretching is not enabled, the master will be allowed full control of the rate data is sent over the bus, which opens the possibility that the software running on this MCU does not notice that a byte has been transferred in time before the next is transferred. Note that if I2CGCE is set, the I2C peripheral will be addressed if either its address is received or if the general call is received. Wait for the I2C peripheral to be addressed when I2CSA is set. Check I2CSTM to see if the master has requested slave receiver or slave transmitter mode (0 indicates slave receiver). Clear the status register. If clock stretching is enabled, send an ACK or NACK by clearing or setting I2CSN, and then set I2CSC to release SDA and continue with the transfer. If clock stretching is not enabled, the I2C peripheral will automatically ACK or NACK depending on the value of I2CSN. Next, wait for the slave to receive a data byte from the master when I2CSXC is set. If I2CSOVF is set, then the MCU has failed to read one of the bytes sent by the master in the past. Clear the status register, and then read I2CSRX to get the data byte sent from the master. If clock stretching is enabled, send an ACK or NACK by clearing or setting I2CSN, and then set I2CSC to release SDA and continue with the transfer. If clock stretching is not enabled, the I2C peripheral will automatically ACK or NACK depending on the value of I2CSN. Next, wait for I2CSXC, I2CSPR, or I2CSTR to be set, indicating the I2C peripheral has received a new byte of data, a stop condition, or a repeated start condition. If a stop or start condition has been received, clear the status register.\n\nTo use slave transmitter mode, first configure the I2C peripheral by setting I2CSEN, clearing I2CSEN, clearing I2CSN, and configuring I2CSCS and I2CGCE to the desired values. Note that if clock stretching is enabled with I2CSCS, the I2C peripheral will seize control of the bus by driving SCL low during every ACK/NACK bit transfer (if the I2C peripheral was addressed) until I2CSC is set, which requires user intervention to prevent indefinite hold-ups of the I2C bus. But, if clock stretching is not enabled, the master will be allowed full control of the rate data is sent over the bus, which opens the possibility that the software running on this MCU does not notice that a byte has been transferred in time before the next is transferred. Check I2CSTM to see if the master has requested slave receiver or slave transmitter mode (1 indicates slave transmitter). Clear the status register. Queue the byte of data to transmit to the master by writing the byte to I2CSTX. If clock stretching is enabled, set I2CSC to release SDA and continue with the transfer. If clock stretching is not enabled, the I2C peripheral will automatically ACK or NACK depending on the value of I2CSN. Wait for I2CSTXE to be set, indicating that the I2C peripheral is ready to queue the next byte to send to the master. Clear the status register, and write the next byte to send to the master to I2CxSTX. If clock stretching is enabled, wait for I2CSXC to be set, clear the status register, and set I2CSC. Wait for I2CSTXE, I2CSPR, or I2CSTR to be set, then clear the status register.",
			"Registers": [
				{
					"RegisterName": "I2C0CR",
					"Address": 19200,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "I2C control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 22,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2CMEN",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master enable. When enabled, this device awaits a command to send a start condition with I2CMST, and then begins acting as a master until commanded to send a stop condition with I2CMSP. If master mode is also enabled on this device, then this device will act as a slave until commanded to send a start condition with I2CMST, whereupon it will begin acting as a master. Once the master transfer is complete, it will resume acting as a slave.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSEN",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave enable. When enabled, this device behaves as an I2C slave and begins listening for its address. If master mode is also enabled on this device, then this device will act as a slave until commanded to send a start condition with I2CMST, whereupon it will begin acting as a master. Once the master transfer is complete, it will resume acting as a slave.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSN",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave NACK next byte received. When enabled, this slave will reply with a NACK whenever it receives its address or whenever it receives a byte from a master. When disabled, it will send an ACK in those situations. If clock stretching is enabled, this bit can be changed in accordance with the desired ACK/NACK reply before allowing a rising edge of SCL.",
							"ValueDescriptions": [
								[
									0,
									"ACK",
									""
								],
								[
									1,
									"NACK",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSCS",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave clock stretching enable. When enabled, this slave will hold the SCL line low during the ACK phase of the transmission to allow this slave more time. Note that the master will be left waiting for the ACK/NACK as long as this bit is set to 1.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CGCE",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave general call enable. When enabled, this slave will be addressed if a global call is issued on the bus.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMDIV",
							"MSB": 16,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode clock divider. The master mode finite state machine clock source is SMCLK, which is divided by a factor of 4 * 2**I2CMDIV.",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"I2CMDIV_1"
								],
								[
									1,
									"/2",
									"I2CMDIV_2"
								],
								[
									2,
									"/4",
									"I2CMDIV_4"
								],
								[
									3,
									"/8",
									"I2CMDIV_8"
								],
								[
									4,
									"/16",
									"I2CMDIV_16"
								],
								[
									5,
									"/32",
									"I2CMDIV_32"
								],
								[
									6,
									"/64",
									"I2CMDIV_64"
								],
								[
									7,
									"/128",
									"I2CMDIV_128"
								],
								[
									8,
									"/256",
									"I2CMDIV_256"
								],
								[
									9,
									"/512",
									"I2CMDIV_512"
								],
								[
									10,
									"/1,024",
									"I2CMDIV_1024"
								],
								[
									11,
									"/2,048",
									"I2CMDIV_2048"
								],
								[
									12,
									"/4,096",
									"I2CMDIV_4096"
								],
								[
									13,
									"/8,192",
									"I2CMDIV_8192"
								],
								[
									14,
									"/16,384",
									"I2CMDIV_16384"
								],
								[
									15,
									"/32,768",
									"I2CMDIV_32768"
								]
							]
						},
						{
							"BitFieldName": "I2CSAIE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode addressed interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTXEIE",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSOVFIE",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave receive register overflow interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSNRIE",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode NACK received from master interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSXCIE",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode transfer complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSTSIE",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode start condition sent interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSPSIE",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode stop condition sent interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMARBIE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode arbitration error interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMTXEIE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMNRIE",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode NACK received interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMXCIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transfer complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTRIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C start received interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSPRIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C stop received interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "I2C0FCR",
					"Address": 19204,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C flow control register. Writing a 1 to a bit in this register initiates or queues the associated command. Writing a 0 to a bit does nothing. Reading this register always returns the value 0.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 4,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2CSC",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave continue command. When clock stretching is enabled in slave mode, set this bit to tell the slave to continue with the ACK/NACK phase of the current byte by releasing SCL. This may only be set if clock stretching is enabled, slave mode is enabled, and the slave transfer complete flag has just been set.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Send a start condition",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMST",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master send start condition command. Set this bit to 1 to send a start condition or a repeated start condition. Once this bit is set, this master is required to send at least one address frame before initiating this command again. If another master has control of the bus when this bit is set, this master will wait until the bus is idle before seizing control of it and sending the start condition. If this master is busy with a transaction when this bit is set, then it will send a restart condition immediately after it finishes the transaction.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Send a start condition",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSP",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master send stop condition command. Set this bit to 1 while this master is in control of the bus to send a stop condition. This master is required to have already sent a start condition and at least one address frame before initiating this command. If this master is busy with a transaction when this bit is set, then it will send the stop condition immediately after it finishes the transaction.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Send a stop condition",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMRB",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master read byte command. Set this bit to 1 while in master receiver mode to read one byte from the slave. This master is required to have already sent the slave address and received an ACK from the slave before initiating this command.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Read next byte",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "I2C0SR",
					"Address": 19208,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "I2C status register",
					"BitFields": [
						{
							"BitFieldName": "I2CBS",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C bus state indicator. This bit cannot be cleared by writing to the status register.",
							"ValueDescriptions": [
								[
									0,
									"The I2C bus is idle",
									""
								],
								[
									1,
									"The I2C bus is active",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMCB",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master controls bus indicator. This bit cannot be cleared by writing to the status register.",
							"ValueDescriptions": [
								[
									0,
									"This master does not control the bus",
									""
								],
								[
									1,
									"This master controls the bus",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTM",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave transmitter mode indicator. Indicates for which mode this slave has been addressed. Only valid if I2CSA is 1. This bit cannot be cleared by writing to the status register.",
							"ValueDescriptions": [
								[
									0,
									"Slave receiver mode",
									""
								],
								[
									1,
									"Slave transmitter mode",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSA",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode addressed interrupt flag. Indicates that this slave has been addressed by another master. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTXE",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave transmit register empty interrupt flag. This bit is set when this slave latches the data stored in the masslaveter transmit register to indicate that the slave transmit register is ready to accept another byte and queue it for transmission. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSOVF",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave receive register overflow interrupt flag. Indicates that this slave has failed to read one or more bytes from the I2CxSRX register before they were overwritten by another transmission. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSNR",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode NACK received from master interrupt flag. This bit is set in slave transmitter mode if the master responds with a NACK after this slave sends it a byte of data. This bit is not set if the master responds with an ACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSXC",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode transfer complete interrupt flag. This bit is set after this slave receives a byte of data from a master, but before this slave sends an ACK/NACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSTS",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode start condition sent interrupt flag. This flag is set after this master sends a start condition or repeated start condition. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSPS",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode stop condition sent interrupt flag. This flag is set after this master sends a stop condition. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMARB",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode arbitration loss interrupt flag. This bit is set when this master detects that the value it tried to write to SDA is being overridden by another master. After it detects the arbitration loss, this master releases control of the bus. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMTXE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transmit register empty interrupt flag. This bit is set when this master latches the data stored in the master transmit register to indicate that the master transmit register is ready to accept another byte and queue it for transmission. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMNR",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode NACK received interrupt flag. This flag is set in master transmitter mode after ACK/NACK bit is sent if the slave sends a NACK. It is not set if the slave sends an ACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMXC",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transfer complete interrupt flag. In master transmitter mode, this flag is set after this master has sent the data byte and the slave has sent an ACK/NACK. In master receiver mode, this flag is set after the slave has sent the data byte and before this master sends an ACK/NACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTR",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C start condition received interrupt flag. This flag is set whenever a start condition or repeated start condition is detected on the bus, regardless of if this master or another sent it. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSPR",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C stop condition received interrupt flag. This flag is set whenever a stop condition condition is detected on the bus, regardless of which device sent it. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "I2C0MTX",
					"Address": 19212,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C master transmit register. Write the desired slave address and read/write bit to this register after sending a start condition to begin a transmission with a slave. Note that the desired slave address must occupy the upper seven bits and the read/write bit must occupy the least significant bit. If the read bit is 0, the master enters master transmitter mode. If the read bit is 1, the master enters master receiver mode. Write a byte of data to this register after sending the address frame or a data frame to send that byte of data to the slave. If this master is busy with a transmission when this register is written, it will send the byte after it finishes the transmission.",
					"BitFields": [
						{
							"BitFieldName": "I2C0MTX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C0MRX",
					"Address": 19216,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C master receive register. When in master receiver mode, read this register after the master transfer complete interrupt flag (I2CMXC) is set to get the received data byte.",
					"BitFields": [
						{
							"BitFieldName": "I2C0MRX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C0STX",
					"Address": 19220,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C slave transmit register. When in slave transmitter mode, write to this register after the slave addressed flag (I2CSA) or the slave transaction complete flag (I2CSXC) has been set to queue the next byte to send to the master.",
					"BitFields": [
						{
							"BitFieldName": "I2C0STX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C0SRX",
					"Address": 19224,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C slave receive register. When in slave receiver mode, read this register after the slave transaction complete flag (I2CSXC) has been set to get the data byte sent from the master. Note that if this slave fails to clear the status register before another byte is received, the slave receive overflow flag (I2CSOVF) will be set.",
					"BitFields": [
						{
							"BitFieldName": "I2C0SRX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C0AR",
					"Address": 19228,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C this slave address register. When in slave mode, any master that sends an address frame containing this address will activate this slave.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2C0AR",
							"MSB": 6,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C0AMR",
					"Address": 19232,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C this slave address mask register. Any bit set to 1 in this register indicates that the corresponding bit in the slave address register is a wildcard. Only the slave address register bits that correspond to 0s in this register will be compared to the received slave address.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2C0AMR",
							"MSB": 6,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "SPI2",
			"PeripheralTemplateName": "SPIx",
			"BaseAddress": 19456,
			"PeripheralMemorySlot": 12,
			"isGPIO": false,
			"InterruptPriority": 14,
			"Description": "Serial Peripheral Interface. Supports both master and slave modes. Note that SPI0 only supports master mode.",
			"Registers": [
				{
					"RegisterName": "SPI2CR",
					"Address": 19456,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIFEN",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI Flash enable. Allows native read-only memory access to the SPI flash memory attached to SPI0. (Only available on SPI0)",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPISM",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI slave mode (Note that SPI0 is master-only, and this bit is unavailable)",
							"ValueDescriptions": [
								[
									0,
									"Master mode",
									""
								],
								[
									1,
									"Slave mode",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITXSB",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI TX swap bytes. Swaps the byte order in 16- and 32-bit transmissions. In 32-bit transmissions, bytes 3 and 0 are swapped and bytes 2 and 1 are swapped. In 16-bit transmissoins, bytes 1 and 0 are swapped. Does not affect 8-bit transmissions.",
							"ValueDescriptions": [
								[
									0,
									"Bytes not reversed",
									""
								],
								[
									1,
									"Bytes reversed",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIRXSB",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI RX swap bytes. Swaps the byte order in 16- and 32-bit receptions. In 32-bit receptions, bytes 3 and 0 are swapped and bytes 2 and 1 are swapped. In 16-bit receptions, bytes 1 and 0 are swapped. Does not affect 8-bit receptions.",
							"ValueDescriptions": [
								[
									0,
									"Bytes not reversed",
									""
								],
								[
									1,
									"Bytes reversed",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIBR",
							"MSB": 15,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) baud control for master mode. Baud rate = SMCLK / (2 * (1 + SPIBR))",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIEN",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIMSB",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Endianness select",
							"ValueDescriptions": [
								[
									0,
									"LSB-first",
									""
								],
								[
									1,
									"MSB-first",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITCIE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITEIE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "SPIDL",
							"MSB": 3,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmission data length select",
							"ValueDescriptions": [
								[
									0,
									"8-bit transfers",
									"SPIDL_8"
								],
								[
									1,
									"16-bit transfers",
									"SPIDL_16"
								],
								[
									2,
									"32-bit transfers",
									"SPIDL_32"
								]
							]
						},
						{
							"BitFieldName": "SPICPOL",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) polarity",
							"ValueDescriptions": [
								[
									0,
									"SCK idles low, leading edge is a rising edge (for SPIMODE0 or SPIMODE1)",
									""
								],
								[
									1,
									"SCK idles high, leading edge is a falling edge (for SPIMODE2 or SPIMODE3)",
									""
								]
							]
						},
						{
							"BitFieldName": "SPICPHA",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI clock (SCK) phase. Note that in slave mode, only SPICPHA = 1 is supported, and this bit becomes a don't care.",
							"ValueDescriptions": [
								[
									0,
									"Data is sampled on leading edge of SCK, data is updated on trailing edge of SCK (for SPIMODE0 or SPIMODE2)",
									""
								],
								[
									1,
									"Data is updated on leading edge of SCK, data is sampled on trailing edge of SCK (for SPIMODE1 or SPIMODE3)",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "SPI2SR",
					"Address": 19460,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "SPI status register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 3,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPIBUSY",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates if a SPI transfer is occurring or not. When in slave mode, this bit is set whenever the chip select pin is asserted (driven low).",
							"ValueDescriptions": [
								[
									0,
									"A SPI transfer is not presently occurring",
									""
								],
								[
									1,
									"A SPI transfer is presently occurring",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITCIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transfer complete interrupt flag. This bit is set when a SPI transfer has completed, and must be cleared in software before it can be set again. To clear the bit, write a 1 to it or read the SPIxRX register.",
							"ValueDescriptions": [
								[
									0,
									"A SPI transfer has not been completed",
									""
								],
								[
									1,
									"A SPI transfer has been completed (must be cleared before it can be set again)",
									""
								]
							]
						},
						{
							"BitFieldName": "SPITEIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "SPI transmit register empty interrupt flag. This bit is set when the SPI transmit register SPIxTX is empty, and indicates SPIxTX is ready to accept new data for the next transfer (though the new data will not be transmitted until a current transfer is complete). Must be cleared in software before it can be set again. To clear the bit, write a 1 to it.",
							"ValueDescriptions": [
								[
									0,
									"SPIxTX is not empty",
									""
								],
								[
									1,
									"SPIxTX is empty and ready for new data (must be cleared before it can be set again)",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "SPI2TX",
					"Address": 19464,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI transmit buffer register. In master mode, write to this register to begin a SPI transfer. In slave mode, write to this register to queue the data to transmit during the next transfer, which will be initiated by the master.",
					"BitFields": [
						{
							"BitFieldName": "SPI2TX",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "SPI2RX",
					"Address": 19468,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI receive buffer register. The received SPI data will appear in this register after each SPI transfer is complete.",
					"BitFields": [
						{
							"BitFieldName": "SPI2RX",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "SPI2FOS",
					"Address": 19472,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "SPI Flash memory address offset. This value is added to the 24-bit SPI Flash address, wrapping around back to 0 after 0x00FFFFFF. This can be used to create a virtual address for a file in the SPI Flash to make it appear at that address. (Only available in SPI0).",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 24,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SPI2FOS",
							"MSB": 23,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "UART1",
			"PeripheralTemplateName": "UARTx",
			"BaseAddress": 19712,
			"PeripheralMemorySlot": 13,
			"isGPIO": false,
			"InterruptPriority": 15,
			"Description": "Full-duplex Universal Asynchronous Receiver/Transmitter serial port",
			"Registers": [
				{
					"RegisterName": "UART1CR",
					"Address": 19712,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "UEN",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UPEN",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UPODD",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity select",
							"ValueDescriptions": [
								[
									0,
									"Even parity",
									""
								],
								[
									1,
									"Odd parity",
									""
								]
							]
						},
						{
							"BitFieldName": "URCIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UTEIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UTCIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "UART1SR",
					"Address": 19716,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART status register",
					"BitFields": [
						{
							"BitFieldName": "URBF",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receiver busy flag",
							"ValueDescriptions": [
								[
									0,
									"Receiver idle and ready for new reception",
									""
								],
								[
									1,
									"Receiver busy with ongoing reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UTBF",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmitter busy flag",
							"ValueDescriptions": [
								[
									0,
									"Transmitter idle and ready for new transmission",
									""
								],
								[
									1,
									"Transmitter busy with ongoing transmission",
									""
								]
							]
						},
						{
							"BitFieldName": "UFEF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART framing error flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No framing error",
									""
								],
								[
									1,
									"Framing error on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UPEF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity error flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No parity error",
									""
								],
								[
									1,
									"Parity error on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UOVF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive data overflow flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No receive data overrun",
									""
								],
								[
									1,
									"Receive data overflow on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "URCIF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive complete interrupt flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No new receive complete interrupt pending",
									""
								],
								[
									1,
									"New receive complete interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "UTEIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit register empty interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No new transmit register empty interrupt pending",
									""
								],
								[
									1,
									"New transmit register empty interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "UTCIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit complete interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No new transmit complete interrupt pending",
									""
								],
								[
									1,
									"New transmit complete interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "UART1BR",
					"Address": 19720,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "UART baud rate register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 12,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "UBR",
							"MSB": 11,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART baud rate = SMCLK / (16 * (UBR + 1))",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "UART1RX",
					"Address": 19724,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART receive buffer register",
					"BitFields": [
						{
							"BitFieldName": "UART1RX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "UART1TX",
					"Address": 19728,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART transmit buffer register",
					"BitFields": [
						{
							"BitFieldName": "UART1TX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "TIMER2",
			"PeripheralTemplateName": "TIMERx",
			"BaseAddress": 19968,
			"PeripheralMemorySlot": 14,
			"isGPIO": false,
			"InterruptPriority": 16,
			"Description": "32-bit Timer/Counter with input capture, compare, and pulse-width modulation functionality",
			"Registers": [
				{
					"RegisterName": "TIM2CR",
					"Address": 19968,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "TIMDIV",
							"MSB": 19,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock divider. Divides the clock source selected by TIMSSEL to produce each increment to TIMxVAL",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"TIMDIV_1"
								],
								[
									1,
									"/2",
									"TIMDIV_2"
								],
								[
									2,
									"/4",
									"TIMDIV_4"
								],
								[
									3,
									"/8",
									"TIMDIV_8"
								],
								[
									4,
									"/16",
									"TIMDIV_16"
								],
								[
									5,
									"/32",
									"TIMDIV_32"
								],
								[
									6,
									"/64",
									"TIMDIV_64"
								],
								[
									7,
									"/128",
									"TIMDIV_128"
								],
								[
									8,
									"/256",
									"TIMDIV_256"
								],
								[
									9,
									"/512",
									"TIMDIV_512"
								],
								[
									10,
									"/1,024",
									"TIMDIV_1024"
								],
								[
									11,
									"/2,048",
									"TIMDIV_2048"
								],
								[
									12,
									"/4,096",
									"TIMDIV_4096"
								],
								[
									13,
									"/8,192",
									"TIMDIV_8192"
								],
								[
									14,
									"/16,384",
									"TIMDIV_16384"
								],
								[
									15,
									"/32,768",
									"TIMDIV_32768"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IH",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 TxCMP1 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IH",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 TxCMP0 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1FE",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0FE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1EN",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0EN",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMSSEL",
							"MSB": 9,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock source select",
							"ValueDescriptions": [
								[
									0,
									"SMCLK",
									"TIMSSEL_SMCLK"
								],
								[
									1,
									"MCLK",
									"TIMSSEL_MCLK"
								],
								[
									2,
									"Low frequency crystal clock",
									"TIMSSEL_LFXT"
								],
								[
									3,
									"High frequency crystal clock",
									"TIMSSEL_HFXT"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2RST",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enable Timer/Counter reset on Compare 2 event",
							"ValueDescriptions": [
								[
									0,
									"Does not reset Timer/Counter on Compare 2 event",
									""
								],
								[
									1,
									"Resets Timer/Counter on Compare 2 event",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMEN",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIE",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM2SR",
					"Address": 19972,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Timer/Counter status register.",
					"BitFields": [
						{
							"BitFieldName": "TCMP1",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 1 pin TxCMP1",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TCMP0",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 0 pin TxCMP0",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM2VAL",
					"Address": 19976,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter value register. Read to get the number of cycles of the divided down source clock since the timer was reset or enabled. Write to set an arbitrary starting point for the Timer/Counter.",
					"BitFields": [
						{
							"BitFieldName": "TIM2VAL",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM2CMP0",
					"Address": 19980,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 0 comparison register. When Compare 0 is enabled, a Compare 0 event will be triggered when TIMxVAL equals TIMxCMP0.",
					"BitFields": [
						{
							"BitFieldName": "TIM2CMP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM2CMP1",
					"Address": 19984,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 1 comparison register. When Compare 1 is enabled, a Compare 1 event will be triggered when TIMxVAL equals TIMxCMP1.",
					"BitFields": [
						{
							"BitFieldName": "TIM2CMP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM2CMP2",
					"Address": 19988,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 2 comparison register. When Compare 2 is enabled, a Compare 2 event will be triggered when TIMxVAL equals TIMxCMP2.",
					"BitFields": [
						{
							"BitFieldName": "TIM2CMP2",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM2CAP0",
					"Address": 19992,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 0 value register. When Capture 0 is enabled and a Capture 0 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM2CAP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM2CAP1",
					"Address": 19996,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 1 value register. When Capture 1 is enabled and a Capture 1 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM2CAP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "TIMER3",
			"PeripheralTemplateName": "TIMERx",
			"BaseAddress": 20224,
			"PeripheralMemorySlot": 15,
			"isGPIO": false,
			"InterruptPriority": 17,
			"Description": "32-bit Timer/Counter with input capture, compare, and pulse-width modulation functionality",
			"Registers": [
				{
					"RegisterName": "TIM3CR",
					"Address": 20224,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 20,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "TIMDIV",
							"MSB": 19,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock divider. Divides the clock source selected by TIMSSEL to produce each increment to TIMxVAL",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"TIMDIV_1"
								],
								[
									1,
									"/2",
									"TIMDIV_2"
								],
								[
									2,
									"/4",
									"TIMDIV_4"
								],
								[
									3,
									"/8",
									"TIMDIV_8"
								],
								[
									4,
									"/16",
									"TIMDIV_16"
								],
								[
									5,
									"/32",
									"TIMDIV_32"
								],
								[
									6,
									"/64",
									"TIMDIV_64"
								],
								[
									7,
									"/128",
									"TIMDIV_128"
								],
								[
									8,
									"/256",
									"TIMDIV_256"
								],
								[
									9,
									"/512",
									"TIMDIV_512"
								],
								[
									10,
									"/1,024",
									"TIMDIV_1024"
								],
								[
									11,
									"/2,048",
									"TIMDIV_2048"
								],
								[
									12,
									"/4,096",
									"TIMDIV_4096"
								],
								[
									13,
									"/8,192",
									"TIMDIV_8192"
								],
								[
									14,
									"/16,384",
									"TIMDIV_16384"
								],
								[
									15,
									"/32,768",
									"TIMDIV_32768"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IH",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 TxCMP1 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IH",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 TxCMP0 initial PWM logic state",
							"ValueDescriptions": [
								[
									0,
									"Initial PWM logic state LOW",
									""
								],
								[
									1,
									"Initial PWM logic state HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1FE",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0FE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1EN",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0EN",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMSSEL",
							"MSB": 9,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter clock source select",
							"ValueDescriptions": [
								[
									0,
									"SMCLK",
									"TIMSSEL_SMCLK"
								],
								[
									1,
									"MCLK",
									"TIMSSEL_MCLK"
								],
								[
									2,
									"Low frequency crystal clock",
									"TIMSSEL_LFXT"
								],
								[
									3,
									"High frequency crystal clock",
									"TIMSSEL_HFXT"
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2RST",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enable Timer/Counter reset on Compare 2 event",
							"ValueDescriptions": [
								[
									0,
									"Does not reset Timer/Counter on Compare 2 event",
									""
								],
								[
									1,
									"Resets Timer/Counter on Compare 2 event",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMEN",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIE",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM3SR",
					"Address": 20228,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Timer/Counter status register.",
					"BitFields": [
						{
							"BitFieldName": "TCMP1",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 1 pin TxCMP1",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TCMP0",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Current value of the Compare 0 pin TxCMP0",
							"ValueDescriptions": [
								[
									0,
									"LOW",
									""
								],
								[
									1,
									"HIGH",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP1IF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCAP0IF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Capture 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMOVIF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Timer/Counter overflow interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP2IF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 2 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP1IF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 1 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "TIMCMP0IF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Compare 0 interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "TIM3VAL",
					"Address": 20232,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter value register. Read to get the number of cycles of the divided down source clock since the timer was reset or enabled. Write to set an arbitrary starting point for the Timer/Counter.",
					"BitFields": [
						{
							"BitFieldName": "TIM3VAL",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM3CMP0",
					"Address": 20236,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 0 comparison register. When Compare 0 is enabled, a Compare 0 event will be triggered when TIMxVAL equals TIMxCMP0.",
					"BitFields": [
						{
							"BitFieldName": "TIM3CMP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM3CMP1",
					"Address": 20240,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 1 comparison register. When Compare 1 is enabled, a Compare 1 event will be triggered when TIMxVAL equals TIMxCMP1.",
					"BitFields": [
						{
							"BitFieldName": "TIM3CMP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM3CMP2",
					"Address": 20244,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Compare 2 comparison register. When Compare 2 is enabled, a Compare 2 event will be triggered when TIMxVAL equals TIMxCMP2.",
					"BitFields": [
						{
							"BitFieldName": "TIM3CMP2",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM3CAP0",
					"Address": 20248,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 0 value register. When Capture 0 is enabled and a Capture 0 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM3CAP0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "TIM3CAP1",
					"Address": 20252,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Timer/Counter Capture 1 value register. When Capture 1 is enabled and a Capture 1 event occurs, this register will latch the value of TIMxVAL.",
					"BitFields": [
						{
							"BitFieldName": "TIM3CAP1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "NN0",
			"PeripheralTemplateName": "NNx",
			"BaseAddress": 20480,
			"PeripheralMemorySlot": 16,
			"isGPIO": false,
			"InterruptPriority": 18,
			"Description": "Fixed point artificial neural network hardware accelerator. The peripheral calculates a single layer of a multilayer perceptron neural network. The input is a vector of signed Q0.15 integers (signed int16), and the output is a vector of signed Q0.15 integers (signed int16), and the weights are 24-bit signed Q8.15 numbers (signed int24). It can be configured to use a linear activation function or a logistic sigmoid approximation activation function. The input vector, output vector, and weights must all fit inside a single 16 KiB multiplexed SRAM.",
			"Registers": [
				{
					"RegisterName": "NN0CR",
					"Address": 20480,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Neural network control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 23,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "NNCIE",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Neural network layer complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "NNCIF",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw0",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Neural network layer complete interrupt flag. Write a 0 to clear the flag.",
							"ValueDescriptions": [
								[
									0,
									"No interrupt pending",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "NNLSIS",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Logistic sigmoid input select. Used for testing the hardware logistic sigmoid approximation activation function.",
							"ValueDescriptions": [
								[
									0,
									"Internal input (required for neural network usage)",
									""
								],
								[
									1,
									"Input is NNxLSI (used for testing)",
									""
								]
							]
						},
						{
							"BitFieldName": "NNCS",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Neural network clock select",
							"ValueDescriptions": [
								[
									0,
									"SMCLK",
									""
								],
								[
									1,
									"MCLK",
									""
								]
							]
						},
						{
							"BitFieldName": "NNBIAS",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Neural network layer bias enable, used to insert a bias from the synaptic weights into the input of the activation function",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "NNAFS",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Activation function select",
							"ValueDescriptions": [
								[
									0,
									"Logistic sigmoid approximation",
									""
								],
								[
									1,
									"Linear",
									""
								]
							]
						},
						{
							"BitFieldName": "NNRUN",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Neural network run. Set to start the neural network accelerator process. Read to determine if the neural network accelerator is running or not.",
							"ValueDescriptions": [
								[
									0,
									"Not running",
									""
								],
								[
									1,
									"Running (write 1 to start)",
									""
								]
							]
						},
						{
							"BitFieldName": "NNO",
							"MSB": 15,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Number of neural network outputs in output vector minus 1. The actual number of outputs is NNO + 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "NNI",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Number of neural network inputs in input vector minus 1. The actual number of inputs is NNI + 1.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "NN0IVA",
					"Address": 20484,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Input vector start address. Must be contained within the appropriate multiplexed SRAM, and must be on a 4-byte boundary. Each input in the input vector is a signed int16 (signed Q0.15) number. Inputs in the input vector must be stored as follows. The input at index 0 must be stored with its LSbyte at NNxIVA + 0 (in bytes) and its MSbyte at NNxIVA + 1 (in bytes). The input at index 1 must be stored with its LSbyte at NNxIVA + 2 (in bytes) and its MSbyte at NNxIVA + 3 (in bytes). The rest of the inputs follow the same sequence.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "NNIVA",
							"MSB": 13,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Input vector start address (divided by 4)",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "Unused",
							"MSB": 1,
							"LSB": 0,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "NN0OVA",
					"Address": 20488,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Output vector start address. Must be contained within the appropriate multiplexed SRAM, and must be on a 4-byte boundary. Each output in the output vector is a signed int16 (signed Q0.15) number. Outputs in the output vector are stored as follows. The output at index 0 is stored with its LSbyte at NNxOVA + 0 (in bytes) and its MSbyte at NNxOVA + 1 (in bytes). The output at index 1 is stored with its LSbyte at NNxOVA + 2 (in bytes) and its MSbyte at NNxOVA + 3 (in bytes). The rest of the outputs follow the same sequence.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "NNOVA",
							"MSB": 13,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Output vector start address (divided by 4)",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "Unused",
							"MSB": 1,
							"LSB": 0,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "NN0WMA",
					"Address": 20492,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Synaptic weights matrix start address. Must be contained within the appropriate multiplexed SRAM, and must be on a 4-byte boundary. Each synaptic weight in the synaptic weights matrix is a signed int24 (signed Q8.15) number. Note that bit 23 of each weight is the sign bit. Weights in the weights matrix are stored as follows. The weight at index 0 is stored with its LSbyte at NNxWMA + 0 (in bytes), its center byte at NNxWMA + 1 (in bytes), and its MSbyte at NNxWMA + 2 (in bytes). The weight at index 1 is stored with its LSbyte at NNxWMA + 3 (in bytes), its center byte at NNxWMA + 4 (in bytes), and its MSbyte at NNxWMA + 5 (in bytes). The weight at index 2 is stored with its LSbyte at NNxWMA + 6 (in bytes), its center byte at NNxWMA + 7 (in bytes), and its MSbyte at NNxWMA + 8 (in bytes). The weight at index 3 is stored with its LSbyte at NNxWMA + 9 (in bytes), its center byte at NNxWMA + 10 (in bytes), and its MSbyte at NNxWMA + 11 (in bytes). The rest of the weights follow the same sequence.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "NNWMA",
							"MSB": 13,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Synaptic weights matrix start address (divided by 4)",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "Unused",
							"MSB": 1,
							"LSB": 0,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "NN0LSI",
					"Address": 20496,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Logistic sigmoid input, which is a signed int32 (signed Q8.15) number. Used for testing the hardware logistic sigmoid approximation activation function. When NNLSIS is set, NNxLSO will contain the output of the hardware logistic sigmoid approximation with NNxLSI as its input.",
					"BitFields": [
						{
							"BitFieldName": "NN0LSI",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "NN0LSO",
					"Address": 20500,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Logistic sigmoid output, which is a signed int16 (signed Q0.15) number. Used for testing the hardware logistic sigmoid approximation activation function. When NNLSIS is set, NNxLSO will contain the output of the hardware logistic sigmoid approximation with NNxLSI as its input.",
					"BitFields": [
						{
							"BitFieldName": "NN0LSO",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "AFE0",
			"PeripheralTemplateName": "AFEx",
			"BaseAddress": 20736,
			"PeripheralMemorySlot": 17,
			"isGPIO": false,
			"InterruptPriority": 19,
			"Description": "Analog front-end interface. Capable of pulse height analysis (PHA) and pulse shape discrimination (PSD). Features a DMA to place PHA and PSD data directly into RAM without CPU intervention.",
			"Registers": [
				{
					"RegisterName": "AFE0CR0",
					"Address": 20736,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 0",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcExtIn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMidSel",
							"MSB": 28,
							"LSB": 28,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMuxTest",
							"MSB": 27,
							"LSB": 27,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BufCMMid",
							"MSB": 26,
							"LSB": 26,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaBiasSel",
							"MSB": 25,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceRst",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceUnRst",
							"MSB": 23,
							"LSB": 23,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaRstMode",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAfe",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCM",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCsa",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAdc",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnThresh",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnDma",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPURej",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPsd",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBLLT",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ForceThresh",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OpenInput",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdOrder",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PUPara",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RamOff",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RejectMode",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SHPwrMode",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ThreshSel",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneWait",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDoneIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFullIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CR1",
					"Address": 20740,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 1",
					"BitFields": [
						{
							"BitFieldName": "AdcClkDivN",
							"MSB": 31,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcClkDivM",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcCp",
							"MSB": 24,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcSampT",
							"MSB": 17,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ClkSel",
							"MSB": 14,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CMSHClkDiv",
							"MSB": 12,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaCmAdj",
							"MSB": 8,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ISink",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CFB",
					"Address": 20744,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 255,
					"Description": "CSA feedback capacitance register. Increment is 250 fF. A value of 0 gives 0 fF (Cfb disconnected).",
					"BitFields": [
						{
							"BitFieldName": "AFE0CFB",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 255,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0RFB",
					"Address": 20748,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA feedback resistance DAC register. Increasing values yield smaller resistances.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0RFB",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0THR",
					"Address": 20752,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Threshold DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0THR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0TPR",
					"Address": 20756,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE test port register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1BufEn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1Sel",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0BufEn",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0Sel",
							"MSB": 23,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp3Sel",
							"MSB": 19,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp2Sel",
							"MSB": 14,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp1Sel",
							"MSB": 9,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp0Sel",
							"MSB": 4,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0SPT",
					"Address": 20760,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Smallest pulse time register",
					"BitFields": [
						{
							"BitFieldName": "AFE0SPT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0PIT",
					"Address": 20764,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PHA integration time register. When this timer elapses, the PHA peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer starts immediately after a valid new pulse is detected. If AfeEnPsd is 1 and AfePsdOrder is 0, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 1, it starts after the late PSD integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE0PIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0EIT",
					"Address": 20768,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD early integration time register. When this timer elapses, the early PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If 1, the timer starts immediately after a valid new pulse is detected.",
					"BitFields": [
						{
							"BitFieldName": "AFE0EIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0LIT",
					"Address": 20772,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD late integration time register. When this timer elapses, the late PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If AfeEnPsd is 1 and AfePsdOrder is 1, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 0, it starts after the PHA integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE0LIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0RJT",
					"Address": 20776,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Reject time register.",
					"BitFields": [
						{
							"BitFieldName": "AFE0RJT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0RST",
					"Address": 20780,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CSA reset time register. Determines the amount of time the CSA is held in reset after the reject timer has elapsed.",
					"BitFields": [
						{
							"BitFieldName": "AFE0RST",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0AOFST",
					"Address": 20784,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC offset DAC register. Centers the CSA swing on the common mode voltage of the ADC by setting the ADC reference voltage Vref. The ADC buffer converts the differential inputs VInP and VInM to a single-ended signal referenced to VSS with the equation Vbuf = (VInP - VInM) + Vofst",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0AOFST",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0BLLT",
					"Address": 20788,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Baseline lower threshold DAC register. The baseline lower threshold is used to reset the CSA if its output dips below the threshold, acting as a form of baseline restoration.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0BLLT",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CSAREF",
					"Address": 20792,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CSAREF",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CSABP",
					"Address": 20796,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CSABP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CSABPC",
					"Address": 20800,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CSABPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CSABNC",
					"Address": 20804,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CSABNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CSABN",
					"Address": 20808,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CSABN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CMSHR",
					"Address": 20812,
					"Offset": 76,
					"RegisterMemorySlot": 19,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Current mirror sample and hold reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CMSHR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0CLPF",
					"Address": 20816,
					"Offset": 80,
					"RegisterMemorySlot": 20,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Current mirror low pass filter capacitance adjust register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0CLPF",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0SR",
					"Address": 20820,
					"Offset": 84,
					"RegisterMemorySlot": 21,
					"Size": 8,
					"ResetValue": 0,
					"Description": "AFE status register",
					"BitFields": [
						{
							"BitFieldName": "DTP1VAL",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DTP0VAL",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 0",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcActive",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates that the ADC is currently active either sampling or converting",
							"ValueDescriptions": [
								[
									0,
									"ADC inactive",
									""
								],
								[
									1,
									"ADC active",
									""
								]
							]
						},
						{
							"BitFieldName": "AdcDataReady",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DmaEnabled",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDone",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDone",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFull",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "PSD memory full interrupt flag. Write a 1 to this bit to clear the flag and allow the AFE finite state machine to overwrite the memory with new PSD data.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0ADCVAL",
					"Address": 20824,
					"Offset": 88,
					"RegisterMemorySlot": 22,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC value register. Shows the value of the most recent ADC conversion.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 10,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE0ADCVAL",
							"MSB": 9,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0VPC",
					"Address": 20828,
					"Offset": 92,
					"RegisterMemorySlot": 23,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Valid pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE0VPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE0TPC",
					"Address": 20832,
					"Offset": 96,
					"RegisterMemorySlot": 24,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Total pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE0TPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "AFE1",
			"PeripheralTemplateName": "AFEx",
			"BaseAddress": 20992,
			"PeripheralMemorySlot": 18,
			"isGPIO": false,
			"InterruptPriority": 20,
			"Description": "Analog front-end interface. Capable of pulse height analysis (PHA) and pulse shape discrimination (PSD). Features a DMA to place PHA and PSD data directly into RAM without CPU intervention.",
			"Registers": [
				{
					"RegisterName": "AFE1CR0",
					"Address": 20992,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 0",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcExtIn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMidSel",
							"MSB": 28,
							"LSB": 28,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMuxTest",
							"MSB": 27,
							"LSB": 27,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BufCMMid",
							"MSB": 26,
							"LSB": 26,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaBiasSel",
							"MSB": 25,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceRst",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceUnRst",
							"MSB": 23,
							"LSB": 23,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaRstMode",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAfe",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCM",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCsa",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAdc",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnThresh",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnDma",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPURej",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPsd",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBLLT",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ForceThresh",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OpenInput",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdOrder",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PUPara",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RamOff",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RejectMode",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SHPwrMode",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ThreshSel",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneWait",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDoneIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFullIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CR1",
					"Address": 20996,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 1",
					"BitFields": [
						{
							"BitFieldName": "AdcClkDivN",
							"MSB": 31,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcClkDivM",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcCp",
							"MSB": 24,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcSampT",
							"MSB": 17,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ClkSel",
							"MSB": 14,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CMSHClkDiv",
							"MSB": 12,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaCmAdj",
							"MSB": 8,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ISink",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CFB",
					"Address": 21000,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 255,
					"Description": "CSA feedback capacitance register. Increment is 250 fF. A value of 0 gives 0 fF (Cfb disconnected).",
					"BitFields": [
						{
							"BitFieldName": "AFE1CFB",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 255,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1RFB",
					"Address": 21004,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA feedback resistance DAC register. Increasing values yield smaller resistances.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1RFB",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1THR",
					"Address": 21008,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Threshold DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1THR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1TPR",
					"Address": 21012,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE test port register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1BufEn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1Sel",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0BufEn",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0Sel",
							"MSB": 23,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp3Sel",
							"MSB": 19,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp2Sel",
							"MSB": 14,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp1Sel",
							"MSB": 9,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp0Sel",
							"MSB": 4,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1SPT",
					"Address": 21016,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Smallest pulse time register",
					"BitFields": [
						{
							"BitFieldName": "AFE1SPT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1PIT",
					"Address": 21020,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PHA integration time register. When this timer elapses, the PHA peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer starts immediately after a valid new pulse is detected. If AfeEnPsd is 1 and AfePsdOrder is 0, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 1, it starts after the late PSD integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE1PIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1EIT",
					"Address": 21024,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD early integration time register. When this timer elapses, the early PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If 1, the timer starts immediately after a valid new pulse is detected.",
					"BitFields": [
						{
							"BitFieldName": "AFE1EIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1LIT",
					"Address": 21028,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD late integration time register. When this timer elapses, the late PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If AfeEnPsd is 1 and AfePsdOrder is 1, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 0, it starts after the PHA integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE1LIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1RJT",
					"Address": 21032,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Reject time register.",
					"BitFields": [
						{
							"BitFieldName": "AFE1RJT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1RST",
					"Address": 21036,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CSA reset time register. Determines the amount of time the CSA is held in reset after the reject timer has elapsed.",
					"BitFields": [
						{
							"BitFieldName": "AFE1RST",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1AOFST",
					"Address": 21040,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC offset DAC register. Centers the CSA swing on the common mode voltage of the ADC by setting the ADC reference voltage Vref. The ADC buffer converts the differential inputs VInP and VInM to a single-ended signal referenced to VSS with the equation Vbuf = (VInP - VInM) + Vofst",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1AOFST",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1BLLT",
					"Address": 21044,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Baseline lower threshold DAC register. The baseline lower threshold is used to reset the CSA if its output dips below the threshold, acting as a form of baseline restoration.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1BLLT",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CSAREF",
					"Address": 21048,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CSAREF",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CSABP",
					"Address": 21052,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CSABP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CSABPC",
					"Address": 21056,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CSABPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CSABNC",
					"Address": 21060,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CSABNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CSABN",
					"Address": 21064,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CSABN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CMSHR",
					"Address": 21068,
					"Offset": 76,
					"RegisterMemorySlot": 19,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Current mirror sample and hold reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CMSHR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1CLPF",
					"Address": 21072,
					"Offset": 80,
					"RegisterMemorySlot": 20,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Current mirror low pass filter capacitance adjust register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1CLPF",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1SR",
					"Address": 21076,
					"Offset": 84,
					"RegisterMemorySlot": 21,
					"Size": 8,
					"ResetValue": 0,
					"Description": "AFE status register",
					"BitFields": [
						{
							"BitFieldName": "DTP1VAL",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DTP0VAL",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 0",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcActive",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates that the ADC is currently active either sampling or converting",
							"ValueDescriptions": [
								[
									0,
									"ADC inactive",
									""
								],
								[
									1,
									"ADC active",
									""
								]
							]
						},
						{
							"BitFieldName": "AdcDataReady",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DmaEnabled",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDone",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDone",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFull",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "PSD memory full interrupt flag. Write a 1 to this bit to clear the flag and allow the AFE finite state machine to overwrite the memory with new PSD data.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1ADCVAL",
					"Address": 21080,
					"Offset": 88,
					"RegisterMemorySlot": 22,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC value register. Shows the value of the most recent ADC conversion.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 10,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE1ADCVAL",
							"MSB": 9,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1VPC",
					"Address": 21084,
					"Offset": 92,
					"RegisterMemorySlot": 23,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Valid pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE1VPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE1TPC",
					"Address": 21088,
					"Offset": 96,
					"RegisterMemorySlot": 24,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Total pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE1TPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "AFE2",
			"PeripheralTemplateName": "AFEx",
			"BaseAddress": 21248,
			"PeripheralMemorySlot": 19,
			"isGPIO": false,
			"InterruptPriority": 21,
			"Description": "Analog front-end interface. Capable of pulse height analysis (PHA) and pulse shape discrimination (PSD). Features a DMA to place PHA and PSD data directly into RAM without CPU intervention.",
			"Registers": [
				{
					"RegisterName": "AFE2CR0",
					"Address": 21248,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 0",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcExtIn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMidSel",
							"MSB": 28,
							"LSB": 28,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMuxTest",
							"MSB": 27,
							"LSB": 27,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BufCMMid",
							"MSB": 26,
							"LSB": 26,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaBiasSel",
							"MSB": 25,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceRst",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceUnRst",
							"MSB": 23,
							"LSB": 23,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaRstMode",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAfe",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCM",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCsa",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAdc",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnThresh",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnDma",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPURej",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPsd",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBLLT",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ForceThresh",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OpenInput",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdOrder",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PUPara",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RamOff",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RejectMode",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SHPwrMode",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ThreshSel",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneWait",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDoneIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFullIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CR1",
					"Address": 21252,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 1",
					"BitFields": [
						{
							"BitFieldName": "AdcClkDivN",
							"MSB": 31,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcClkDivM",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcCp",
							"MSB": 24,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcSampT",
							"MSB": 17,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ClkSel",
							"MSB": 14,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CMSHClkDiv",
							"MSB": 12,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaCmAdj",
							"MSB": 8,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ISink",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CFB",
					"Address": 21256,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 255,
					"Description": "CSA feedback capacitance register. Increment is 250 fF. A value of 0 gives 0 fF (Cfb disconnected).",
					"BitFields": [
						{
							"BitFieldName": "AFE2CFB",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 255,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2RFB",
					"Address": 21260,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA feedback resistance DAC register. Increasing values yield smaller resistances.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2RFB",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2THR",
					"Address": 21264,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Threshold DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2THR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2TPR",
					"Address": 21268,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE test port register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1BufEn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1Sel",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0BufEn",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0Sel",
							"MSB": 23,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp3Sel",
							"MSB": 19,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp2Sel",
							"MSB": 14,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp1Sel",
							"MSB": 9,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp0Sel",
							"MSB": 4,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2SPT",
					"Address": 21272,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Smallest pulse time register",
					"BitFields": [
						{
							"BitFieldName": "AFE2SPT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2PIT",
					"Address": 21276,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PHA integration time register. When this timer elapses, the PHA peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer starts immediately after a valid new pulse is detected. If AfeEnPsd is 1 and AfePsdOrder is 0, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 1, it starts after the late PSD integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE2PIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2EIT",
					"Address": 21280,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD early integration time register. When this timer elapses, the early PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If 1, the timer starts immediately after a valid new pulse is detected.",
					"BitFields": [
						{
							"BitFieldName": "AFE2EIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2LIT",
					"Address": 21284,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD late integration time register. When this timer elapses, the late PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If AfeEnPsd is 1 and AfePsdOrder is 1, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 0, it starts after the PHA integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE2LIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2RJT",
					"Address": 21288,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Reject time register.",
					"BitFields": [
						{
							"BitFieldName": "AFE2RJT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2RST",
					"Address": 21292,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CSA reset time register. Determines the amount of time the CSA is held in reset after the reject timer has elapsed.",
					"BitFields": [
						{
							"BitFieldName": "AFE2RST",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2AOFST",
					"Address": 21296,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC offset DAC register. Centers the CSA swing on the common mode voltage of the ADC by setting the ADC reference voltage Vref. The ADC buffer converts the differential inputs VInP and VInM to a single-ended signal referenced to VSS with the equation Vbuf = (VInP - VInM) + Vofst",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2AOFST",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2BLLT",
					"Address": 21300,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Baseline lower threshold DAC register. The baseline lower threshold is used to reset the CSA if its output dips below the threshold, acting as a form of baseline restoration.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2BLLT",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CSAREF",
					"Address": 21304,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CSAREF",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CSABP",
					"Address": 21308,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CSABP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CSABPC",
					"Address": 21312,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CSABPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CSABNC",
					"Address": 21316,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CSABNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CSABN",
					"Address": 21320,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CSABN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CMSHR",
					"Address": 21324,
					"Offset": 76,
					"RegisterMemorySlot": 19,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Current mirror sample and hold reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CMSHR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2CLPF",
					"Address": 21328,
					"Offset": 80,
					"RegisterMemorySlot": 20,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Current mirror low pass filter capacitance adjust register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2CLPF",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2SR",
					"Address": 21332,
					"Offset": 84,
					"RegisterMemorySlot": 21,
					"Size": 8,
					"ResetValue": 0,
					"Description": "AFE status register",
					"BitFields": [
						{
							"BitFieldName": "DTP1VAL",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DTP0VAL",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 0",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcActive",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates that the ADC is currently active either sampling or converting",
							"ValueDescriptions": [
								[
									0,
									"ADC inactive",
									""
								],
								[
									1,
									"ADC active",
									""
								]
							]
						},
						{
							"BitFieldName": "AdcDataReady",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DmaEnabled",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDone",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDone",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFull",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "PSD memory full interrupt flag. Write a 1 to this bit to clear the flag and allow the AFE finite state machine to overwrite the memory with new PSD data.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2ADCVAL",
					"Address": 21336,
					"Offset": 88,
					"RegisterMemorySlot": 22,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC value register. Shows the value of the most recent ADC conversion.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 10,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE2ADCVAL",
							"MSB": 9,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2VPC",
					"Address": 21340,
					"Offset": 92,
					"RegisterMemorySlot": 23,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Valid pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE2VPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE2TPC",
					"Address": 21344,
					"Offset": 96,
					"RegisterMemorySlot": 24,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Total pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE2TPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "AFE3",
			"PeripheralTemplateName": "AFEx",
			"BaseAddress": 21504,
			"PeripheralMemorySlot": 20,
			"isGPIO": false,
			"InterruptPriority": 22,
			"Description": "Analog front-end interface. Capable of pulse height analysis (PHA) and pulse shape discrimination (PSD). Features a DMA to place PHA and PSD data directly into RAM without CPU intervention.",
			"Registers": [
				{
					"RegisterName": "AFE3CR0",
					"Address": 21504,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 0",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcExtIn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMidSel",
							"MSB": 28,
							"LSB": 28,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMuxTest",
							"MSB": 27,
							"LSB": 27,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BufCMMid",
							"MSB": 26,
							"LSB": 26,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaBiasSel",
							"MSB": 25,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceRst",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceUnRst",
							"MSB": 23,
							"LSB": 23,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaRstMode",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAfe",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCM",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCsa",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAdc",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnThresh",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnDma",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPURej",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPsd",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBLLT",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ForceThresh",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OpenInput",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdOrder",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PUPara",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RamOff",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RejectMode",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SHPwrMode",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ThreshSel",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneWait",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDoneIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFullIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CR1",
					"Address": 21508,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 1",
					"BitFields": [
						{
							"BitFieldName": "AdcClkDivN",
							"MSB": 31,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcClkDivM",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcCp",
							"MSB": 24,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcSampT",
							"MSB": 17,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ClkSel",
							"MSB": 14,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CMSHClkDiv",
							"MSB": 12,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaCmAdj",
							"MSB": 8,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ISink",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CFB",
					"Address": 21512,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 255,
					"Description": "CSA feedback capacitance register. Increment is 250 fF. A value of 0 gives 0 fF (Cfb disconnected).",
					"BitFields": [
						{
							"BitFieldName": "AFE3CFB",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 255,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3RFB",
					"Address": 21516,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA feedback resistance DAC register. Increasing values yield smaller resistances.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3RFB",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3THR",
					"Address": 21520,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Threshold DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3THR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3TPR",
					"Address": 21524,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE test port register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1BufEn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1Sel",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0BufEn",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0Sel",
							"MSB": 23,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp3Sel",
							"MSB": 19,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp2Sel",
							"MSB": 14,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp1Sel",
							"MSB": 9,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp0Sel",
							"MSB": 4,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3SPT",
					"Address": 21528,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Smallest pulse time register",
					"BitFields": [
						{
							"BitFieldName": "AFE3SPT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3PIT",
					"Address": 21532,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PHA integration time register. When this timer elapses, the PHA peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer starts immediately after a valid new pulse is detected. If AfeEnPsd is 1 and AfePsdOrder is 0, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 1, it starts after the late PSD integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE3PIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3EIT",
					"Address": 21536,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD early integration time register. When this timer elapses, the early PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If 1, the timer starts immediately after a valid new pulse is detected.",
					"BitFields": [
						{
							"BitFieldName": "AFE3EIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3LIT",
					"Address": 21540,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD late integration time register. When this timer elapses, the late PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If AfeEnPsd is 1 and AfePsdOrder is 1, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 0, it starts after the PHA integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE3LIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3RJT",
					"Address": 21544,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Reject time register.",
					"BitFields": [
						{
							"BitFieldName": "AFE3RJT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3RST",
					"Address": 21548,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CSA reset time register. Determines the amount of time the CSA is held in reset after the reject timer has elapsed.",
					"BitFields": [
						{
							"BitFieldName": "AFE3RST",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3AOFST",
					"Address": 21552,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC offset DAC register. Centers the CSA swing on the common mode voltage of the ADC by setting the ADC reference voltage Vref. The ADC buffer converts the differential inputs VInP and VInM to a single-ended signal referenced to VSS with the equation Vbuf = (VInP - VInM) + Vofst",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3AOFST",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3BLLT",
					"Address": 21556,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Baseline lower threshold DAC register. The baseline lower threshold is used to reset the CSA if its output dips below the threshold, acting as a form of baseline restoration.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3BLLT",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CSAREF",
					"Address": 21560,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CSAREF",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CSABP",
					"Address": 21564,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CSABP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CSABPC",
					"Address": 21568,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CSABPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CSABNC",
					"Address": 21572,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CSABNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CSABN",
					"Address": 21576,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CSABN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CMSHR",
					"Address": 21580,
					"Offset": 76,
					"RegisterMemorySlot": 19,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Current mirror sample and hold reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CMSHR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3CLPF",
					"Address": 21584,
					"Offset": 80,
					"RegisterMemorySlot": 20,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Current mirror low pass filter capacitance adjust register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3CLPF",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3SR",
					"Address": 21588,
					"Offset": 84,
					"RegisterMemorySlot": 21,
					"Size": 8,
					"ResetValue": 0,
					"Description": "AFE status register",
					"BitFields": [
						{
							"BitFieldName": "DTP1VAL",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DTP0VAL",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 0",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcActive",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates that the ADC is currently active either sampling or converting",
							"ValueDescriptions": [
								[
									0,
									"ADC inactive",
									""
								],
								[
									1,
									"ADC active",
									""
								]
							]
						},
						{
							"BitFieldName": "AdcDataReady",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DmaEnabled",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDone",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDone",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFull",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "PSD memory full interrupt flag. Write a 1 to this bit to clear the flag and allow the AFE finite state machine to overwrite the memory with new PSD data.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3ADCVAL",
					"Address": 21592,
					"Offset": 88,
					"RegisterMemorySlot": 22,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC value register. Shows the value of the most recent ADC conversion.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 10,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE3ADCVAL",
							"MSB": 9,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3VPC",
					"Address": 21596,
					"Offset": 92,
					"RegisterMemorySlot": 23,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Valid pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE3VPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE3TPC",
					"Address": 21600,
					"Offset": 96,
					"RegisterMemorySlot": 24,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Total pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE3TPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "AFE4",
			"PeripheralTemplateName": "AFEx",
			"BaseAddress": 21760,
			"PeripheralMemorySlot": 21,
			"isGPIO": false,
			"InterruptPriority": 23,
			"Description": "Analog front-end interface. Capable of pulse height analysis (PHA) and pulse shape discrimination (PSD). Features a DMA to place PHA and PSD data directly into RAM without CPU intervention.",
			"Registers": [
				{
					"RegisterName": "AFE4CR0",
					"Address": 21760,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 0",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcExtIn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMidSel",
							"MSB": 28,
							"LSB": 28,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMuxTest",
							"MSB": 27,
							"LSB": 27,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BufCMMid",
							"MSB": 26,
							"LSB": 26,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaBiasSel",
							"MSB": 25,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceRst",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceUnRst",
							"MSB": 23,
							"LSB": 23,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaRstMode",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAfe",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCM",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCsa",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAdc",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnThresh",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnDma",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPURej",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPsd",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBLLT",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ForceThresh",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OpenInput",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdOrder",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PUPara",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RamOff",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RejectMode",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SHPwrMode",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ThreshSel",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneWait",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDoneIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFullIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CR1",
					"Address": 21764,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 1",
					"BitFields": [
						{
							"BitFieldName": "AdcClkDivN",
							"MSB": 31,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcClkDivM",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcCp",
							"MSB": 24,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcSampT",
							"MSB": 17,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ClkSel",
							"MSB": 14,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CMSHClkDiv",
							"MSB": 12,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaCmAdj",
							"MSB": 8,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ISink",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CFB",
					"Address": 21768,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 255,
					"Description": "CSA feedback capacitance register. Increment is 250 fF. A value of 0 gives 0 fF (Cfb disconnected).",
					"BitFields": [
						{
							"BitFieldName": "AFE4CFB",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 255,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4RFB",
					"Address": 21772,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA feedback resistance DAC register. Increasing values yield smaller resistances.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4RFB",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4THR",
					"Address": 21776,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Threshold DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4THR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4TPR",
					"Address": 21780,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE test port register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1BufEn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1Sel",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0BufEn",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0Sel",
							"MSB": 23,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp3Sel",
							"MSB": 19,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp2Sel",
							"MSB": 14,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp1Sel",
							"MSB": 9,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp0Sel",
							"MSB": 4,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4SPT",
					"Address": 21784,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Smallest pulse time register",
					"BitFields": [
						{
							"BitFieldName": "AFE4SPT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4PIT",
					"Address": 21788,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PHA integration time register. When this timer elapses, the PHA peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer starts immediately after a valid new pulse is detected. If AfeEnPsd is 1 and AfePsdOrder is 0, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 1, it starts after the late PSD integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE4PIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4EIT",
					"Address": 21792,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD early integration time register. When this timer elapses, the early PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If 1, the timer starts immediately after a valid new pulse is detected.",
					"BitFields": [
						{
							"BitFieldName": "AFE4EIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4LIT",
					"Address": 21796,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD late integration time register. When this timer elapses, the late PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If AfeEnPsd is 1 and AfePsdOrder is 1, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 0, it starts after the PHA integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE4LIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4RJT",
					"Address": 21800,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Reject time register.",
					"BitFields": [
						{
							"BitFieldName": "AFE4RJT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4RST",
					"Address": 21804,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CSA reset time register. Determines the amount of time the CSA is held in reset after the reject timer has elapsed.",
					"BitFields": [
						{
							"BitFieldName": "AFE4RST",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4AOFST",
					"Address": 21808,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC offset DAC register. Centers the CSA swing on the common mode voltage of the ADC by setting the ADC reference voltage Vref. The ADC buffer converts the differential inputs VInP and VInM to a single-ended signal referenced to VSS with the equation Vbuf = (VInP - VInM) + Vofst",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4AOFST",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4BLLT",
					"Address": 21812,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Baseline lower threshold DAC register. The baseline lower threshold is used to reset the CSA if its output dips below the threshold, acting as a form of baseline restoration.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4BLLT",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CSAREF",
					"Address": 21816,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CSAREF",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CSABP",
					"Address": 21820,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CSABP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CSABPC",
					"Address": 21824,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CSABPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CSABNC",
					"Address": 21828,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CSABNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CSABN",
					"Address": 21832,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CSABN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CMSHR",
					"Address": 21836,
					"Offset": 76,
					"RegisterMemorySlot": 19,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Current mirror sample and hold reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CMSHR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4CLPF",
					"Address": 21840,
					"Offset": 80,
					"RegisterMemorySlot": 20,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Current mirror low pass filter capacitance adjust register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4CLPF",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4SR",
					"Address": 21844,
					"Offset": 84,
					"RegisterMemorySlot": 21,
					"Size": 8,
					"ResetValue": 0,
					"Description": "AFE status register",
					"BitFields": [
						{
							"BitFieldName": "DTP1VAL",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DTP0VAL",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 0",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcActive",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates that the ADC is currently active either sampling or converting",
							"ValueDescriptions": [
								[
									0,
									"ADC inactive",
									""
								],
								[
									1,
									"ADC active",
									""
								]
							]
						},
						{
							"BitFieldName": "AdcDataReady",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DmaEnabled",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDone",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDone",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFull",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "PSD memory full interrupt flag. Write a 1 to this bit to clear the flag and allow the AFE finite state machine to overwrite the memory with new PSD data.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4ADCVAL",
					"Address": 21848,
					"Offset": 88,
					"RegisterMemorySlot": 22,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC value register. Shows the value of the most recent ADC conversion.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 10,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE4ADCVAL",
							"MSB": 9,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4VPC",
					"Address": 21852,
					"Offset": 92,
					"RegisterMemorySlot": 23,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Valid pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE4VPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE4TPC",
					"Address": 21856,
					"Offset": 96,
					"RegisterMemorySlot": 24,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Total pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE4TPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "AFE5",
			"PeripheralTemplateName": "AFEx",
			"BaseAddress": 22016,
			"PeripheralMemorySlot": 22,
			"isGPIO": false,
			"InterruptPriority": 24,
			"Description": "Analog front-end interface. Capable of pulse height analysis (PHA) and pulse shape discrimination (PSD). Features a DMA to place PHA and PSD data directly into RAM without CPU intervention.",
			"Registers": [
				{
					"RegisterName": "AFE5CR0",
					"Address": 22016,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 0",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcExtIn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMidSel",
							"MSB": 28,
							"LSB": 28,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcMuxTest",
							"MSB": 27,
							"LSB": 27,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "BufCMMid",
							"MSB": 26,
							"LSB": 26,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaBiasSel",
							"MSB": 25,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceRst",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaForceUnRst",
							"MSB": 23,
							"LSB": 23,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaRstMode",
							"MSB": 22,
							"LSB": 22,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAfe",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCM",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnCsa",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnAdc",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnThresh",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnDma",
							"MSB": 16,
							"LSB": 16,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPURej",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnPsd",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "EnBLLT",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ForceThresh",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OpenInput",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdOrder",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PUPara",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RamOff",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "RejectMode",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "SHPwrMode",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ThreshSel",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneWait",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDoneIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDoneIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFullIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CR1",
					"Address": 22020,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE control register 1",
					"BitFields": [
						{
							"BitFieldName": "AdcClkDivN",
							"MSB": 31,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcClkDivM",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcCp",
							"MSB": 24,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcSampT",
							"MSB": 17,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ClkSel",
							"MSB": 14,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CMSHClkDiv",
							"MSB": 12,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "CsaCmAdj",
							"MSB": 8,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "ISink",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CFB",
					"Address": 22024,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 255,
					"Description": "CSA feedback capacitance register. Increment is 250 fF. A value of 0 gives 0 fF (Cfb disconnected).",
					"BitFields": [
						{
							"BitFieldName": "AFE5CFB",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 255,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5RFB",
					"Address": 22028,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA feedback resistance DAC register. Increasing values yield smaller resistances.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5RFB",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5THR",
					"Address": 22032,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Threshold DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5THR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5TPR",
					"Address": 22036,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 32,
					"ResetValue": 0,
					"Description": "AFE test port register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 30,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1BufEn",
							"MSB": 29,
							"LSB": 29,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp1Sel",
							"MSB": 28,
							"LSB": 25,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0BufEn",
							"MSB": 24,
							"LSB": 24,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeAtp0Sel",
							"MSB": 23,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp3Sel",
							"MSB": 19,
							"LSB": 15,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp2Sel",
							"MSB": 14,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp1Sel",
							"MSB": 9,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AfeDtp0Sel",
							"MSB": 4,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5SPT",
					"Address": 22040,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Smallest pulse time register",
					"BitFields": [
						{
							"BitFieldName": "AFE5SPT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5PIT",
					"Address": 22044,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PHA integration time register. When this timer elapses, the PHA peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer starts immediately after a valid new pulse is detected. If AfeEnPsd is 1 and AfePsdOrder is 0, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 1, it starts after the late PSD integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE5PIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5EIT",
					"Address": 22048,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD early integration time register. When this timer elapses, the early PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If 1, the timer starts immediately after a valid new pulse is detected.",
					"BitFields": [
						{
							"BitFieldName": "AFE5EIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5LIT",
					"Address": 22052,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 16,
					"ResetValue": 0,
					"Description": "PSD late integration time register. When this timer elapses, the late PSD peak sample and hold latches the output of the CSA and allows the ADC to begin converting it. If AfeEnPsd is 0, the timer is disabled. If AfeEnPsd is 1 and AfePsdOrder is 1, the timer starts after the early PSD integration timer elapses. If AfeEnPsd is 1 and AfePsdOrder is 0, it starts after the PHA integration timer elapses.",
					"BitFields": [
						{
							"BitFieldName": "AFE5LIT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5RJT",
					"Address": 22056,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Reject time register.",
					"BitFields": [
						{
							"BitFieldName": "AFE5RJT",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5RST",
					"Address": 22060,
					"Offset": 44,
					"RegisterMemorySlot": 11,
					"Size": 8,
					"ResetValue": 0,
					"Description": "CSA reset time register. Determines the amount of time the CSA is held in reset after the reject timer has elapsed.",
					"BitFields": [
						{
							"BitFieldName": "AFE5RST",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5AOFST",
					"Address": 22064,
					"Offset": 48,
					"RegisterMemorySlot": 12,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC offset DAC register. Centers the CSA swing on the common mode voltage of the ADC by setting the ADC reference voltage Vref. The ADC buffer converts the differential inputs VInP and VInM to a single-ended signal referenced to VSS with the equation Vbuf = (VInP - VInM) + Vofst",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5AOFST",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5BLLT",
					"Address": 22068,
					"Offset": 52,
					"RegisterMemorySlot": 13,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Baseline lower threshold DAC register. The baseline lower threshold is used to reset the CSA if its output dips below the threshold, acting as a form of baseline restoration.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5BLLT",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CSAREF",
					"Address": 22072,
					"Offset": 56,
					"RegisterMemorySlot": 14,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CSAREF",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CSABP",
					"Address": 22076,
					"Offset": 60,
					"RegisterMemorySlot": 15,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CSABP",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CSABPC",
					"Address": 22080,
					"Offset": 64,
					"RegisterMemorySlot": 16,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias P cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CSABPC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CSABNC",
					"Address": 22084,
					"Offset": 68,
					"RegisterMemorySlot": 17,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N cascode DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CSABNC",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CSABN",
					"Address": 22088,
					"Offset": 72,
					"RegisterMemorySlot": 18,
					"Size": 16,
					"ResetValue": 0,
					"Description": "CSA bias N DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CSABN",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CMSHR",
					"Address": 22092,
					"Offset": 76,
					"RegisterMemorySlot": 19,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Current mirror sample and hold reference DAC register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CMSHR",
							"MSB": 13,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5CLPF",
					"Address": 22096,
					"Offset": 80,
					"RegisterMemorySlot": 20,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Current mirror low pass filter capacitance adjust register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5CLPF",
							"MSB": 5,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5SR",
					"Address": 22100,
					"Offset": 84,
					"RegisterMemorySlot": 21,
					"Size": 8,
					"ResetValue": 0,
					"Description": "AFE status register",
					"BitFields": [
						{
							"BitFieldName": "DTP1VAL",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 1",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DTP0VAL",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "The current value of digital test port 0",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcActive",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Indicates that the ADC is currently active either sampling or converting",
							"ValueDescriptions": [
								[
									0,
									"ADC inactive",
									""
								],
								[
									1,
									"ADC active",
									""
								]
							]
						},
						{
							"BitFieldName": "AdcDataReady",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DmaEnabled",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PulseDone",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AdcConvDone",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "PsdFull",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "PSD memory full interrupt flag. Write a 1 to this bit to clear the flag and allow the AFE finite state machine to overwrite the memory with new PSD data.",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5ADCVAL",
					"Address": 22104,
					"Offset": 88,
					"RegisterMemorySlot": 22,
					"Size": 16,
					"ResetValue": 0,
					"Description": "ADC value register. Shows the value of the most recent ADC conversion.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 10,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "AFE5ADCVAL",
							"MSB": 9,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5VPC",
					"Address": 22108,
					"Offset": 92,
					"RegisterMemorySlot": 23,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Valid pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE5VPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "AFE5TPC",
					"Address": 22112,
					"Offset": 96,
					"RegisterMemorySlot": 24,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Total pulse count register. Write anything to this register to clear both AFExVPC and AFExTPC.",
					"BitFields": [
						{
							"BitFieldName": "AFE5TPC",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "PCT",
			"PeripheralTemplateName": "PCT",
			"BaseAddress": 22272,
			"PeripheralMemorySlot": 23,
			"isGPIO": false,
			"InterruptPriority": null,
			"Description": "Pulse counter. Counts the number of digital pulses generated by a sensor, such as a Domino Neutron detector or a Geiger-Muller tube.",
			"Registers": [
				{
					"RegisterName": "PCTCR",
					"Address": 22272,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Pulse counter control register",
					"BitFields": [
						{
							"BitFieldName": "ESPCT3",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Edge select for pulse counter 3",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "ESPCT2",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Edge select for pulse counter 2",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "ESPCT1",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Edge select for pulse counter 1",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "ESPCT0",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Edge select for pulse counter 0",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									""
								],
								[
									1,
									"Falling edge",
									""
								]
							]
						},
						{
							"BitFieldName": "ENPCT3",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables pulse counter 3",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "ENPCT2",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables pulse counter 2",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "ENPCT1",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables pulse counter 1",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "ENPCT0",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Enables pulse counter 0",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "PCTCNT0",
					"Address": 22276,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Pulse counter 0 count register",
					"BitFields": [
						{
							"BitFieldName": "PCTCNT0",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "PCTCNT1",
					"Address": 22280,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Pulse counter 1 count register",
					"BitFields": [
						{
							"BitFieldName": "PCTCNT1",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "PCTCNT2",
					"Address": 22284,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Pulse counter 2 count register",
					"BitFields": [
						{
							"BitFieldName": "PCTCNT2",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "PCTCNT3",
					"Address": 22288,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "Pulse counter 3 count register",
					"BitFields": [
						{
							"BitFieldName": "PCTCNT3",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO6",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 22528,
			"PeripheralMemorySlot": 24,
			"isGPIO": true,
			"InterruptPriority": 25,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P6IN",
					"Address": 22528,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P6IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6OUT",
					"Address": 22532,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P6OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6OUTS",
					"Address": 22536,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P6OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6OUTC",
					"Address": 22540,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P6OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6OUTT",
					"Address": 22544,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P6OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6DIR",
					"Address": 22548,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P6DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6IFG",
					"Address": 22552,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P6IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6IES",
					"Address": 22556,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P6IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6IE",
					"Address": 22560,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P6IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6SEL",
					"Address": 22564,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P6SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P6REN",
					"Address": 22568,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P6REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO7",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 22784,
			"PeripheralMemorySlot": 25,
			"isGPIO": true,
			"InterruptPriority": 26,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P7IN",
					"Address": 22784,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P7IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7OUT",
					"Address": 22788,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P7OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7OUTS",
					"Address": 22792,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P7OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7OUTC",
					"Address": 22796,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P7OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7OUTT",
					"Address": 22800,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P7OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7DIR",
					"Address": 22804,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P7DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7IFG",
					"Address": 22808,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P7IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7IES",
					"Address": 22812,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P7IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7IE",
					"Address": 22816,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P7IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7SEL",
					"Address": 22820,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P7SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P7REN",
					"Address": 22824,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P7REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "GPIO8",
			"PeripheralTemplateName": "GPIOx",
			"BaseAddress": 23040,
			"PeripheralMemorySlot": 26,
			"isGPIO": true,
			"InterruptPriority": 27,
			"Description": "General Purpose Input Output",
			"Registers": [
				{
					"RegisterName": "P8IN",
					"Address": 23040,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO read pin register. Each bit corresponds to the input logic state of the GPIO pin of the same number at the time of the memory access reading this register (not synchronized to any clock). Reading a 0 in a bit indicates a logic low pin state; reading a 1 indicates a logic high state.",
					"BitFields": [
						{
							"BitFieldName": "P8IN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8OUT",
					"Address": 23044,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is set to GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to make the corresponding pin output a logic low value; write a 1 to output a logic high value.",
					"BitFields": [
						{
							"BitFieldName": "P8OUT",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8OUTS",
					"Address": 23048,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive set register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to set the corresponding pin (make the pin output a logic high value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P8OUTS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8OUTC",
					"Address": 23052,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO output drive clear register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to clear the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register yields the inversion of the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P8OUTC",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8OUTT",
					"Address": 23056,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 32,
					"ResetValue": 0,
					"Description": "GPIO output drive toggle register. Each bit corresponds to the output logic state of the GPIO pin of the same number. Only has an effect if the pin is configured as an output in PxDIR and is in GPIO (primary) mode in PxSEL. Write a 1 to the desired bit to toggle the corresponding pin (make the pin output a logic low value). Writing a 0 has no effect. Reading this register is equivalent to reading the output drive register PxOUT.",
					"BitFields": [
						{
							"BitFieldName": "P8OUTT",
							"MSB": 31,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8DIR",
					"Address": 23060,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO pin direction register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to set the corresponding pin to input mode; write a 1 to set to output mode.",
					"BitFields": [
						{
							"BitFieldName": "P8DIR",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8IFG",
					"Address": 23064,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt flag register. Each bit corresponds to the GPIO pin of the same number. Reading a 0 in a bit indicates there is no pending interrupt for the corresponding pin; reading a 1 indicates there is a new interrupt pending for the corresponding pin. Write a 1 to each bit for which you wish to clear the interrupt flag.",
					"BitFields": [
						{
							"BitFieldName": "P8IFG",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8IES",
					"Address": 23068,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt edge select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin interrupt rising edge triggering; write a 1 to set to falling edge triggering.",
					"BitFields": [
						{
							"BitFieldName": "P8IES",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8IE",
					"Address": 23072,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO interrupt enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin interrupt; write a 1 to enable the pin interrupt.",
					"BitFields": [
						{
							"BitFieldName": "P8IE",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8SEL",
					"Address": 23076,
					"Offset": 36,
					"RegisterMemorySlot": 9,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO peripheral select register. Each bit corresponds to the GPIO pin of the same number. Write a 0 to the desired bit to set the corresponding pin to GPIO (primary) mode; write a 1 to set the pin to secondary function (peripheral) mode. When a pin is in secondary function (peripheral) mode, the governing peripheral takes control of the pin ouput, direction, resistor enable, and open-collector enable states, and the PxOUT, PxDIR, and PxREN have no effect on the pin. Note that pin interrupts are still available when in secondary function (peripheral) mode in addition to any interrupts the secondary function/peripheral may generate. Also note that not all pins necessarily have a secondary function; in this case, if the corresponding bit in PxSEL is set to 1, the pin will be configured as an input with the pullup resistor disabled and the open-collector mode disabled.",
					"BitFields": [
						{
							"BitFieldName": "P8SEL",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "P8REN",
					"Address": 23080,
					"Offset": 40,
					"RegisterMemorySlot": 10,
					"Size": 8,
					"ResetValue": 0,
					"Description": "GPIO resistor enable register. Each bit corresponds to the GPIO pin of the same number. Only has an effect if the pin is configured in GPIO (primary) mode in PxSEL. Write a 0 to the desired bit to disable the pin pullup resistor; write a 1 to enable the pin pullup resistor.",
					"BitFields": [
						{
							"BitFieldName": "P8REN",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "OPA",
			"PeripheralTemplateName": "OPA",
			"BaseAddress": 23296,
			"PeripheralMemorySlot": 27,
			"isGPIO": false,
			"InterruptPriority": 28,
			"Description": "Opamp peripheral with optional comparator outputs. Controls two opamps. Each can be configured as an OTA amplifier or a buffer, or both. ",
			"Registers": [
				{
					"RegisterName": "OPACR",
					"Address": 23296,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 16,
					"ResetValue": 0,
					"Description": "Opamp control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 14,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OPA1CMPIES",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 comparator interrupt edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									"OPA1CMPIES_RISING"
								],
								[
									1,
									"Falling edge",
									"OPA1CMPIES_FALLING"
								]
							]
						},
						{
							"BitFieldName": "OPA1CMPIE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 comparator interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA1CMPEN",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 comparator enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA0CMPIES",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 comparator interrupt edge select",
							"ValueDescriptions": [
								[
									0,
									"Rising edge",
									"OPA0CMPIES_RISING"
								],
								[
									1,
									"Falling edge",
									"OPA0CMPIES_FALLING"
								]
							]
						},
						{
							"BitFieldName": "OPA0CMPIE",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 comparator interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA0CMPEN",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 comparator enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA1PDWD",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 pull down when disabled",
							"ValueDescriptions": [
								[
									0,
									"Opamp output is high impedance (Hi-Z) when disabled",
									"OPA1PDWD_HIZ"
								],
								[
									1,
									"Opamp output is pulled to analog ground when disabled",
									"OPA1PDWD_PD"
								]
							]
						},
						{
							"BitFieldName": "OPA1BS",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 bias select",
							"ValueDescriptions": [
								[
									0,
									"Bias provided by global bias generator",
									"OPA1BS_BIAS_GEN"
								],
								[
									1,
									"Bias provided by DAC0",
									"OPA1BS_DAC1"
								]
							]
						},
						{
							"BitFieldName": "OPA1MODE",
							"MSB": 5,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 mode",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									"OPA1MODE_DISABLED"
								],
								[
									1,
									"Buffer only",
									"OPA1MODE_BUF_ONLY"
								],
								[
									2,
									"OTA unbuffered",
									"OPA1MODE_OTA_UNBUF"
								],
								[
									3,
									"OTA buffered",
									"OPA1MODE_OTA_BUF"
								]
							]
						},
						{
							"BitFieldName": "OPA0PDWD",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 pull down when disabled",
							"ValueDescriptions": [
								[
									0,
									"Opamp output is high impedance (Hi-Z) when disabled",
									"OPA0PDWD_HIZ"
								],
								[
									1,
									"Opamp output is pulled to analog ground when disabled",
									"OPA0PDWD_PD"
								]
							]
						},
						{
							"BitFieldName": "OPA0BS",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 bias select",
							"ValueDescriptions": [
								[
									0,
									"Bias provided by global bias generator",
									"OPA0BS_BIAS_GEN"
								],
								[
									1,
									"Bias provided by DAC0",
									"OPA0BS_DAC0"
								]
							]
						},
						{
							"BitFieldName": "OPA0MODE",
							"MSB": 1,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 mode",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									"OPA0MODE_DISABLED"
								],
								[
									1,
									"Buffer only",
									"OPA0MODE_BUF_ONLY"
								],
								[
									2,
									"OTA unbuffered",
									"OPA0MODE_OTA_UNBUF"
								],
								[
									3,
									"OTA buffered",
									"OPA0MODE_OTA_BUF"
								]
							]
						}
					]
				},
				{
					"RegisterName": "OPASR",
					"Address": 23300,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "Opamp status register. Write anything to this register to clear the interrupt flags OPA0CMPIF and OPA1MPIF",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 4,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "OPA1CMPIF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 comparator interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA0CMPIF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 comparator interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA1CMPVAL",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 1 comparator current value.",
							"ValueDescriptions": [
								[
									0,
									"Negative opamp input greater than positive input",
									""
								],
								[
									1,
									"Positive opamp input greater than negative input",
									""
								]
							]
						},
						{
							"BitFieldName": "OPA0CMPVAL",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "Opamp 0 comparator current value.",
							"ValueDescriptions": [
								[
									0,
									"Negative opamp input greater than positive input",
									""
								],
								[
									1,
									"Positive opamp input greater than negative input",
									""
								]
							]
						}
					]
				}
			]
		},
		{
			"PeripheralName": "DAC",
			"PeripheralTemplateName": "DAC",
			"BaseAddress": 23552,
			"PeripheralMemorySlot": 28,
			"isGPIO": false,
			"InterruptPriority": 29,
			"Description": "Two 14-bit DACs with timer-based DMA. The DMA reads each new value for the two DACs directly from RAM and sets the DAC output code accordingly. The buffer is split into two halves. The first half begins at index 0 of the buffer, and the second half begins at index 256, or halfway through the whole buffer.",
			"Registers": [
				{
					"RegisterName": "DACCR",
					"Address": 23552,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 16,
					"ResetValue": 0,
					"Description": "DAC control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 11,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DACCDIV",
							"MSB": 10,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC clock divider",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"DACCDIV_1"
								],
								[
									1,
									"/2 ",
									"DACCDIV_2"
								],
								[
									2,
									"/4",
									"DACCDIV_4"
								],
								[
									3,
									"/8",
									"DACCDIV_8"
								],
								[
									4,
									"/16",
									"DACCDIV_16"
								],
								[
									5,
									"/32",
									"DACCDIV_32"
								],
								[
									6,
									"/64",
									"DACCDIV_64"
								],
								[
									7,
									"/128",
									"DACCDIV_128"
								]
							]
						},
						{
							"BitFieldName": "DAC1EN",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC1 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "DAC0EN",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC0 enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "DAC1DEN",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC1 DMA enable. Immediately begins reading new data to push to the DACS when either DAC is enabled.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "DAC0DEN",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC0 DMA enable. Immediately begins reading new data to push to the DACS when either DAC is enabled.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "DACCS",
							"MSB": 3,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC clock souce select",
							"ValueDescriptions": [
								[
									0,
									"MCLK",
									"DACCS_MCLK"
								],
								[
									1,
									"SMCLK",
									"DACCS_SMCLK"
								],
								[
									2,
									"HFXT",
									"DACCS_HFXT"
								],
								[
									3,
									"DCO0",
									"DACCS_DCO0"
								]
							]
						},
						{
							"BitFieldName": "DACDAL",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC data alignment",
							"ValueDescriptions": [
								[
									0,
									"Right adjusted (reads bits 13-0)",
									"DACDAL_R"
								],
								[
									1,
									"Left adjusted (reads bits 15-2)",
									"DACDAL_L"
								]
							]
						},
						{
							"BitFieldName": "DACBEIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC buffer half empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "DACSR",
					"Address": 23556,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "DAC status register.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 2,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "DACBH",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC buffer half indicator. Indicates which half of the DAC buffer is currently being read by the DAC DMA.",
							"ValueDescriptions": [
								[
									0,
									"First half is being read, second half is safe to write to",
									"DACBH_FIRST"
								],
								[
									1,
									"Second half is being read, first half is safe to write to",
									"DACBH_SECOND"
								]
							]
						},
						{
							"BitFieldName": "DACBEIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "DAC buffer half empty interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "DAC0VAL",
					"Address": 23560,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "DAC0 value register. Write to this register to immediately update the output code of the DAC. Data alignment depends on the DACDAL bit.",
					"BitFields": [
						{
							"BitFieldName": "DAC0VAL",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "DAC1VAL",
					"Address": 23564,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 16,
					"ResetValue": 0,
					"Description": "DAC1 value register. Write to this register to immediately update the output code of the DAC. Data alignment depends on the DACDAL bit.",
					"BitFields": [
						{
							"BitFieldName": "DAC1VAL",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "DACFS",
					"Address": 23568,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 16,
					"ResetValue": 0,
					"Description": "DAC DMA sampling frequency register. When in DMA mode, the DAC sampling frequency is Fs = DAC clock source frequency / (16 * DACFS * 2^DACCS)",
					"BitFields": [
						{
							"BitFieldName": "DACFS",
							"MSB": 15,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "DACHBS",
					"Address": 23572,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "DAC half buffer size register. Determines the size of half of the DAC buffer, which is stored in the multiplexed RAM. The number of DAC samples in half of the DAC buffer is: Ns = (DACHBS + 1). The number of bytes in half of the ADC buffer is: Nb = 4 * Ns",
					"BitFields": [
						{
							"BitFieldName": "DACHBS",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "I2C1",
			"PeripheralTemplateName": "I2Cx",
			"BaseAddress": 23808,
			"PeripheralMemorySlot": 29,
			"isGPIO": false,
			"InterruptPriority": 30,
			"Description": "I2C serial port interface. The master and slave I2C interfaces are split between two sets of registers.\n\nTo use master transmitter mode, first configure the I2C peripheral by setting I2CMEN, clearing I2CSEN, and configuring I2CMDIV with the appropriate clock division factor, noting that the I2C clock source is SMCLK. To send a start condition, set I2CMST, wait for the I2CMSTS flag to be set (if the bus is busy, the I2C peripheral will wait for it to become idle and then send a start condition), and then clear the status register. I2CMCB will now indicate that the I2C peripheral now has control of the bus as its master. Next, write to I2CxMTX the desired slave address in the most significant 7 bits followed by the desired read/write bit (0 for write/master transmitter) in the least significant bit. Then, wait for I2CMXC or I2CMARB to be set. If I2CMARB is set, then the I2C peripheral has lost the bus arbitration contest and has released control of the bus. If I2CMNR is set, then the desired slave has not acknowledged itself. Clear the status register. Next, send the slave a byte of data by writing the desired data to I2CxMTX. When the I2C peripheral is ready for another byte of data to be queued for transmission, the I2CMTXE flag will be set. Again, wait for I2CMXC or I2CMARB, then check I2CMARB and I2CMNR, and finally clear the status register. Once finished sending all of the desired bytes, either send a stop condition to release control of the bus by setting I2CMSP, or send a repeated start condition to retain control of the bus with a new transmission (and possibly a new slave and read/write mode) by setting I2CMST. Once a stop condition is sent, wait for I2CMSTS to be set, indicating that a stop condition has been sent. Clear the status register.\n\nTo use master receiver mode, first configure the I2C peripheral by setting I2CMEN, clearing I2CSEN, and configuring I2CMDIV with the appropriate clock division factor, noting that the I2C clock source is SMCLK. To send a start condition, set I2CMST, wait for the I2CMSTS flag to be set (if the bus is busy, the I2C peripheral will wait for it to become idle and then send a start condition), and then clear the status register. I2CMCB will now indicate that the I2C peripheral now has control of the bus as its master. Next, write to I2CxMTX the desired slave address in the most significant 7 bits followed by the desired read/write bit (1 for read/master receiver) in the least significant bit. Then, wait for I2CMXC or I2CMARB to be set. If I2CMARB is set, then the I2C peripheral has lost the bus arbitration contest and has released control of the bus. If I2CMNR is set, then the desired slave has not acknowledged itself. Clear the status register. Next, begin to receive a byte of data from the slave by setting I2CMRB. Wait for I2CMXC to be set. Clear the status register. Read I2CxMRX to get the byte of data received from the slave. To send the slave an ACK and begin to read another byte from the slave, set I2CMRB. Or, to send the slave a NACK and send a stop condition, set I2CMSP. Or, to send the slave a NACK and send a repeated start condition, set I2CMST. Wait for the appropriate flag, then clear the status register.\n\nTo use slave receiver mode, first configure the I2C peripheral by setting I2CSEN, clearing I2CSEN, clearing I2CSN, and configuring I2CSCS and I2CGCE to the desired values. Note that if clock stretching is enabled with I2CSCS, the I2C peripheral will seize control of the bus by driving SCL low during every ACK/NACK bit transfer (if the I2C peripheral was addressed) until I2CSC is set, which requires user intervention to prevent indefinite hold-ups of the I2C bus. But, if clock stretching is not enabled, the master will be allowed full control of the rate data is sent over the bus, which opens the possibility that the software running on this MCU does not notice that a byte has been transferred in time before the next is transferred. Note that if I2CGCE is set, the I2C peripheral will be addressed if either its address is received or if the general call is received. Wait for the I2C peripheral to be addressed when I2CSA is set. Check I2CSTM to see if the master has requested slave receiver or slave transmitter mode (0 indicates slave receiver). Clear the status register. If clock stretching is enabled, send an ACK or NACK by clearing or setting I2CSN, and then set I2CSC to release SDA and continue with the transfer. If clock stretching is not enabled, the I2C peripheral will automatically ACK or NACK depending on the value of I2CSN. Next, wait for the slave to receive a data byte from the master when I2CSXC is set. If I2CSOVF is set, then the MCU has failed to read one of the bytes sent by the master in the past. Clear the status register, and then read I2CSRX to get the data byte sent from the master. If clock stretching is enabled, send an ACK or NACK by clearing or setting I2CSN, and then set I2CSC to release SDA and continue with the transfer. If clock stretching is not enabled, the I2C peripheral will automatically ACK or NACK depending on the value of I2CSN. Next, wait for I2CSXC, I2CSPR, or I2CSTR to be set, indicating the I2C peripheral has received a new byte of data, a stop condition, or a repeated start condition. If a stop or start condition has been received, clear the status register.\n\nTo use slave transmitter mode, first configure the I2C peripheral by setting I2CSEN, clearing I2CSEN, clearing I2CSN, and configuring I2CSCS and I2CGCE to the desired values. Note that if clock stretching is enabled with I2CSCS, the I2C peripheral will seize control of the bus by driving SCL low during every ACK/NACK bit transfer (if the I2C peripheral was addressed) until I2CSC is set, which requires user intervention to prevent indefinite hold-ups of the I2C bus. But, if clock stretching is not enabled, the master will be allowed full control of the rate data is sent over the bus, which opens the possibility that the software running on this MCU does not notice that a byte has been transferred in time before the next is transferred. Check I2CSTM to see if the master has requested slave receiver or slave transmitter mode (1 indicates slave transmitter). Clear the status register. Queue the byte of data to transmit to the master by writing the byte to I2CSTX. If clock stretching is enabled, set I2CSC to release SDA and continue with the transfer. If clock stretching is not enabled, the I2C peripheral will automatically ACK or NACK depending on the value of I2CSN. Wait for I2CSTXE to be set, indicating that the I2C peripheral is ready to queue the next byte to send to the master. Clear the status register, and write the next byte to send to the master to I2CxSTX. If clock stretching is enabled, wait for I2CSXC to be set, clear the status register, and set I2CSC. Wait for I2CSTXE, I2CSPR, or I2CSTR to be set, then clear the status register.",
			"Registers": [
				{
					"RegisterName": "I2C1CR",
					"Address": 23808,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 32,
					"ResetValue": 0,
					"Description": "I2C control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 31,
							"LSB": 22,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2CMEN",
							"MSB": 21,
							"LSB": 21,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master enable. When enabled, this device awaits a command to send a start condition with I2CMST, and then begins acting as a master until commanded to send a stop condition with I2CMSP. If master mode is also enabled on this device, then this device will act as a slave until commanded to send a start condition with I2CMST, whereupon it will begin acting as a master. Once the master transfer is complete, it will resume acting as a slave.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSEN",
							"MSB": 20,
							"LSB": 20,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave enable. When enabled, this device behaves as an I2C slave and begins listening for its address. If master mode is also enabled on this device, then this device will act as a slave until commanded to send a start condition with I2CMST, whereupon it will begin acting as a master. Once the master transfer is complete, it will resume acting as a slave.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSN",
							"MSB": 19,
							"LSB": 19,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave NACK next byte received. When enabled, this slave will reply with a NACK whenever it receives its address or whenever it receives a byte from a master. When disabled, it will send an ACK in those situations. If clock stretching is enabled, this bit can be changed in accordance with the desired ACK/NACK reply before allowing a rising edge of SCL.",
							"ValueDescriptions": [
								[
									0,
									"ACK",
									""
								],
								[
									1,
									"NACK",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSCS",
							"MSB": 18,
							"LSB": 18,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave clock stretching enable. When enabled, this slave will hold the SCL line low during the ACK phase of the transmission to allow this slave more time. Note that the master will be left waiting for the ACK/NACK as long as this bit is set to 1.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CGCE",
							"MSB": 17,
							"LSB": 17,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave general call enable. When enabled, this slave will be addressed if a global call is issued on the bus.",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMDIV",
							"MSB": 16,
							"LSB": 13,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode clock divider. The master mode finite state machine clock source is SMCLK, which is divided by a factor of 4 * 2**I2CMDIV.",
							"ValueDescriptions": [
								[
									0,
									"/1 (no division)",
									"I2CMDIV_1"
								],
								[
									1,
									"/2",
									"I2CMDIV_2"
								],
								[
									2,
									"/4",
									"I2CMDIV_4"
								],
								[
									3,
									"/8",
									"I2CMDIV_8"
								],
								[
									4,
									"/16",
									"I2CMDIV_16"
								],
								[
									5,
									"/32",
									"I2CMDIV_32"
								],
								[
									6,
									"/64",
									"I2CMDIV_64"
								],
								[
									7,
									"/128",
									"I2CMDIV_128"
								],
								[
									8,
									"/256",
									"I2CMDIV_256"
								],
								[
									9,
									"/512",
									"I2CMDIV_512"
								],
								[
									10,
									"/1,024",
									"I2CMDIV_1024"
								],
								[
									11,
									"/2,048",
									"I2CMDIV_2048"
								],
								[
									12,
									"/4,096",
									"I2CMDIV_4096"
								],
								[
									13,
									"/8,192",
									"I2CMDIV_8192"
								],
								[
									14,
									"/16,384",
									"I2CMDIV_16384"
								],
								[
									15,
									"/32,768",
									"I2CMDIV_32768"
								]
							]
						},
						{
							"BitFieldName": "I2CSAIE",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode addressed interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTXEIE",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSOVFIE",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave receive register overflow interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSNRIE",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode NACK received from master interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSXCIE",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode transfer complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSTSIE",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode start condition sent interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSPSIE",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode stop condition sent interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMARBIE",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode arbitration error interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMTXEIE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMNRIE",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode NACK received interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMXCIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transfer complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTRIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C start received interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSPRIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C stop received interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "I2C1FCR",
					"Address": 23812,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C flow control register. Writing a 1 to a bit in this register initiates or queues the associated command. Writing a 0 to a bit does nothing. Reading this register always returns the value 0.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 4,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2CSC",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave continue command. When clock stretching is enabled in slave mode, set this bit to tell the slave to continue with the ACK/NACK phase of the current byte by releasing SCL. This may only be set if clock stretching is enabled, slave mode is enabled, and the slave transfer complete flag has just been set.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Send a start condition",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMST",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master send start condition command. Set this bit to 1 to send a start condition or a repeated start condition. Once this bit is set, this master is required to send at least one address frame before initiating this command again. If another master has control of the bus when this bit is set, this master will wait until the bus is idle before seizing control of it and sending the start condition. If this master is busy with a transaction when this bit is set, then it will send a restart condition immediately after it finishes the transaction.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Send a start condition",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSP",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master send stop condition command. Set this bit to 1 while this master is in control of the bus to send a stop condition. This master is required to have already sent a start condition and at least one address frame before initiating this command. If this master is busy with a transaction when this bit is set, then it will send the stop condition immediately after it finishes the transaction.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Send a stop condition",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMRB",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "w1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master read byte command. Set this bit to 1 while in master receiver mode to read one byte from the slave. This master is required to have already sent the slave address and received an ACK from the slave before initiating this command.",
							"ValueDescriptions": [
								[
									0,
									"No effect",
									""
								],
								[
									1,
									"Read next byte",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "I2C1SR",
					"Address": 23816,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "I2C status register",
					"BitFields": [
						{
							"BitFieldName": "I2CBS",
							"MSB": 15,
							"LSB": 15,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C bus state indicator. This bit cannot be cleared by writing to the status register.",
							"ValueDescriptions": [
								[
									0,
									"The I2C bus is idle",
									""
								],
								[
									1,
									"The I2C bus is active",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMCB",
							"MSB": 14,
							"LSB": 14,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master controls bus indicator. This bit cannot be cleared by writing to the status register.",
							"ValueDescriptions": [
								[
									0,
									"This master does not control the bus",
									""
								],
								[
									1,
									"This master controls the bus",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTM",
							"MSB": 13,
							"LSB": 13,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave transmitter mode indicator. Indicates for which mode this slave has been addressed. Only valid if I2CSA is 1. This bit cannot be cleared by writing to the status register.",
							"ValueDescriptions": [
								[
									0,
									"Slave receiver mode",
									""
								],
								[
									1,
									"Slave transmitter mode",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSA",
							"MSB": 12,
							"LSB": 12,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode addressed interrupt flag. Indicates that this slave has been addressed by another master. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTXE",
							"MSB": 11,
							"LSB": 11,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave transmit register empty interrupt flag. This bit is set when this slave latches the data stored in the masslaveter transmit register to indicate that the slave transmit register is ready to accept another byte and queue it for transmission. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSOVF",
							"MSB": 10,
							"LSB": 10,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave receive register overflow interrupt flag. Indicates that this slave has failed to read one or more bytes from the I2CxSRX register before they were overwritten by another transmission. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSNR",
							"MSB": 9,
							"LSB": 9,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode NACK received from master interrupt flag. This bit is set in slave transmitter mode if the master responds with a NACK after this slave sends it a byte of data. This bit is not set if the master responds with an ACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSXC",
							"MSB": 8,
							"LSB": 8,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C slave mode transfer complete interrupt flag. This bit is set after this slave receives a byte of data from a master, but before this slave sends an ACK/NACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSTS",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode start condition sent interrupt flag. This flag is set after this master sends a start condition or repeated start condition. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMSPS",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode stop condition sent interrupt flag. This flag is set after this master sends a stop condition. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMARB",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode arbitration loss interrupt flag. This bit is set when this master detects that the value it tried to write to SDA is being overridden by another master. After it detects the arbitration loss, this master releases control of the bus. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMTXE",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transmit register empty interrupt flag. This bit is set when this master latches the data stored in the master transmit register to indicate that the master transmit register is ready to accept another byte and queue it for transmission. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMNR",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master mode NACK received interrupt flag. This flag is set in master transmitter mode after ACK/NACK bit is sent if the slave sends a NACK. It is not set if the slave sends an ACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CMXC",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C master transfer complete interrupt flag. In master transmitter mode, this flag is set after this master has sent the data byte and the slave has sent an ACK/NACK. In master receiver mode, this flag is set after the slave has sent the data byte and before this master sends an ACK/NACK. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSTR",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C start condition received interrupt flag. This flag is set whenever a start condition or repeated start condition is detected on the bus, regardless of if this master or another sent it. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						},
						{
							"BitFieldName": "I2CSPR",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "I2C stop condition received interrupt flag. This flag is set whenever a stop condition condition is detected on the bus, regardless of which device sent it. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No pending interrupt",
									""
								],
								[
									1,
									"Pending interrupt",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "I2C1MTX",
					"Address": 23820,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C master transmit register. Write the desired slave address and read/write bit to this register after sending a start condition to begin a transmission with a slave. Note that the desired slave address must occupy the upper seven bits and the read/write bit must occupy the least significant bit. If the read bit is 0, the master enters master transmitter mode. If the read bit is 1, the master enters master receiver mode. Write a byte of data to this register after sending the address frame or a data frame to send that byte of data to the slave. If this master is busy with a transmission when this register is written, it will send the byte after it finishes the transmission.",
					"BitFields": [
						{
							"BitFieldName": "I2C1MTX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C1MRX",
					"Address": 23824,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C master receive register. When in master receiver mode, read this register after the master transfer complete interrupt flag (I2CMXC) is set to get the received data byte.",
					"BitFields": [
						{
							"BitFieldName": "I2C1MRX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C1STX",
					"Address": 23828,
					"Offset": 20,
					"RegisterMemorySlot": 5,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C slave transmit register. When in slave transmitter mode, write to this register after the slave addressed flag (I2CSA) or the slave transaction complete flag (I2CSXC) has been set to queue the next byte to send to the master.",
					"BitFields": [
						{
							"BitFieldName": "I2C1STX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C1SRX",
					"Address": 23832,
					"Offset": 24,
					"RegisterMemorySlot": 6,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C slave receive register. When in slave receiver mode, read this register after the slave transaction complete flag (I2CSXC) has been set to get the data byte sent from the master. Note that if this slave fails to clear the status register before another byte is received, the slave receive overflow flag (I2CSOVF) will be set.",
					"BitFields": [
						{
							"BitFieldName": "I2C1SRX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C1AR",
					"Address": 23836,
					"Offset": 28,
					"RegisterMemorySlot": 7,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C this slave address register. When in slave mode, any master that sends an address frame containing this address will activate this slave.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2C1AR",
							"MSB": 6,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "I2C1AMR",
					"Address": 23840,
					"Offset": 32,
					"RegisterMemorySlot": 8,
					"Size": 8,
					"ResetValue": 0,
					"Description": "I2C this slave address mask register. Any bit set to 1 in this register indicates that the corresponding bit in the slave address register is a wildcard. Only the slave address register bits that correspond to 0s in this register will be compared to the received slave address.",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "I2C1AMR",
							"MSB": 6,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		},
		{
			"PeripheralName": "UART2",
			"PeripheralTemplateName": "UARTx",
			"BaseAddress": 24064,
			"PeripheralMemorySlot": 30,
			"isGPIO": false,
			"InterruptPriority": 31,
			"Description": "Full-duplex Universal Asynchronous Receiver/Transmitter serial port",
			"Registers": [
				{
					"RegisterName": "UART2CR",
					"Address": 24064,
					"Offset": 0,
					"RegisterMemorySlot": 0,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART control register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 7,
							"LSB": 6,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "UEN",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UPEN",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity enable",
							"ValueDescriptions": [
								[
									0,
									"Disabled",
									""
								],
								[
									1,
									"Enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UPODD",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity select",
							"ValueDescriptions": [
								[
									0,
									"Even parity",
									""
								],
								[
									1,
									"Odd parity",
									""
								]
							]
						},
						{
							"BitFieldName": "URCIE",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UTEIE",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit register empty interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						},
						{
							"BitFieldName": "UTCIE",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit complete interrupt enable",
							"ValueDescriptions": [
								[
									0,
									"Interrupt disabled",
									""
								],
								[
									1,
									"Interrupt enabled",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "UART2SR",
					"Address": 24068,
					"Offset": 4,
					"RegisterMemorySlot": 1,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART status register",
					"BitFields": [
						{
							"BitFieldName": "URBF",
							"MSB": 7,
							"LSB": 7,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receiver busy flag",
							"ValueDescriptions": [
								[
									0,
									"Receiver idle and ready for new reception",
									""
								],
								[
									1,
									"Receiver busy with ongoing reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UTBF",
							"MSB": 6,
							"LSB": 6,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmitter busy flag",
							"ValueDescriptions": [
								[
									0,
									"Transmitter idle and ready for new transmission",
									""
								],
								[
									1,
									"Transmitter busy with ongoing transmission",
									""
								]
							]
						},
						{
							"BitFieldName": "UFEF",
							"MSB": 5,
							"LSB": 5,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART framing error flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No framing error",
									""
								],
								[
									1,
									"Framing error on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UPEF",
							"MSB": 4,
							"LSB": 4,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART parity error flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No parity error",
									""
								],
								[
									1,
									"Parity error on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "UOVF",
							"MSB": 3,
							"LSB": 3,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive data overflow flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No receive data overrun",
									""
								],
								[
									1,
									"Receive data overflow on last reception",
									""
								]
							]
						},
						{
							"BitFieldName": "URCIF",
							"MSB": 2,
							"LSB": 2,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART receive complete interrupt flag. Read UARTxRX to clear.",
							"ValueDescriptions": [
								[
									0,
									"No new receive complete interrupt pending",
									""
								],
								[
									1,
									"New receive complete interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "UTEIF",
							"MSB": 1,
							"LSB": 1,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit register empty interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No new transmit register empty interrupt pending",
									""
								],
								[
									1,
									"New transmit register empty interrupt pending",
									""
								]
							]
						},
						{
							"BitFieldName": "UTCIF",
							"MSB": 0,
							"LSB": 0,
							"Accessibility": "rw1",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART transmit complete interrupt flag. Write a 1 to this bit to clear it.",
							"ValueDescriptions": [
								[
									0,
									"No new transmit complete interrupt pending",
									""
								],
								[
									1,
									"New transmit complete interrupt pending",
									""
								]
							]
						}
					]
				},
				{
					"RegisterName": "UART2BR",
					"Address": 24072,
					"Offset": 8,
					"RegisterMemorySlot": 2,
					"Size": 16,
					"ResetValue": 0,
					"Description": "UART baud rate register",
					"BitFields": [
						{
							"BitFieldName": "Unused",
							"MSB": 15,
							"LSB": 12,
							"Accessibility": "r0",
							"ResetValue": 0,
							"Unused": true,
							"Description": "",
							"ValueDescriptions": []
						},
						{
							"BitFieldName": "UBR",
							"MSB": 11,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "UART baud rate = SMCLK / (16 * (UBR + 1))",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "UART2RX",
					"Address": 24076,
					"Offset": 12,
					"RegisterMemorySlot": 3,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART receive buffer register",
					"BitFields": [
						{
							"BitFieldName": "UART2RX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "r",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				},
				{
					"RegisterName": "UART2TX",
					"Address": 24080,
					"Offset": 16,
					"RegisterMemorySlot": 4,
					"Size": 8,
					"ResetValue": 0,
					"Description": "UART transmit buffer register",
					"BitFields": [
						{
							"BitFieldName": "UART2TX",
							"MSB": 7,
							"LSB": 0,
							"Accessibility": "rw",
							"ResetValue": 0,
							"Unused": false,
							"Description": "",
							"ValueDescriptions": []
						}
					]
				}
			]
		}
	]
}