{"hierarchy":{"top_level":1,"1":{"insts":{"C0":8,"V1":2,"C1":8,"E0":5,"V0":2,"I5":4,"R0":6,"R1":6,"M1":3,"I1":7}}},"modelMap":{"vsource":[2],"resistor":[6],"isource":[7,4],"capacitor":[8],"nel":[3],"vcvs":[5]},"cellviews":[["LAB2","transimpedance","schematic"],["analogLib","vdc","spectre"],["PRIMLIB","nel","spectre"],["analogLib","idc","spectre"],["analogLib","vcvs","spectre"],["analogLib","res","spectre"],["analogLib","isin","spectre"],["analogLib","cap","spectre"]]}
