// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_0_DebayerRatBorBatR (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        height,
        width,
        bayerPhase_c1_dout,
        bayerPhase_c1_num_data_valid,
        bayerPhase_c1_fifo_cap,
        bayerPhase_c1_empty_n,
        bayerPhase_c1_read,
        bayerPhase_c_din,
        bayerPhase_c_num_data_valid,
        bayerPhase_c_fifo_cap,
        bayerPhase_c_full_n,
        bayerPhase_c_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [29:0] imgG_dout;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [29:0] imgRB_din;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [10:0] height;
input  [10:0] width;
input  [15:0] bayerPhase_c1_dout;
input  [2:0] bayerPhase_c1_num_data_valid;
input  [2:0] bayerPhase_c1_fifo_cap;
input   bayerPhase_c1_empty_n;
output   bayerPhase_c1_read;
output  [15:0] bayerPhase_c_din;
input  [2:0] bayerPhase_c_num_data_valid;
input  [2:0] bayerPhase_c_fifo_cap;
input   bayerPhase_c_full_n;
output   bayerPhase_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg imgG_read;
reg imgRB_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    bayerPhase_c1_blk_n;
reg    bayerPhase_c_blk_n;
reg    ap_block_state1;
wire   [10:0] loopHeight_fu_203_p2;
reg   [10:0] loopHeight_reg_441;
wire   [10:0] loopWidth_fu_209_p2;
reg   [10:0] loopWidth_reg_446;
wire   [0:0] x_phase_fu_215_p1;
reg   [0:0] x_phase_reg_451;
reg   [14:0] trunc_ln622_1_i_reg_456;
reg   [9:0] p_0_0_09501402_lcssa1454_i_load_reg_465;
wire    ap_CS_fsm_state2;
reg   [9:0] p_0_0_09491405_lcssa1456_i_load_reg_470;
reg   [9:0] p_0_0_09481408_lcssa1458_i_load_reg_475;
reg   [9:0] p_0_0_0950_21432_lcssa1466_i_load_reg_480;
reg   [9:0] p_0_0_0949_21435_lcssa1468_i_load_reg_485;
reg   [9:0] p_0_0_0948_21438_lcssa1470_i_load_reg_490;
reg   [9:0] p_0_0_0_0_09141499_lcssa1536_i_load_reg_495;
reg   [9:0] p_0_1_0_0_09151501_lcssa1538_i_load_reg_500;
reg   [9:0] p_0_2_0_0_09161503_lcssa1540_i_load_reg_505;
reg   [9:0] p_0_0_0950_114941506_lcssa1542_i_load_reg_510;
reg   [9:0] p_0_0_0949_114961508_lcssa1544_i_load_reg_515;
reg   [9:0] p_0_0_0948_114981510_lcssa1546_i_load_reg_520;
reg   [9:0] p_0_0_0_0_09081511_lcssa1548_i_load_reg_525;
reg   [9:0] p_0_1_0_0_09091513_lcssa1550_i_load_reg_530;
reg   [9:0] p_0_2_0_0_09101515_lcssa1552_i_load_reg_535;
wire   [0:0] trunc_ln630_fu_293_p1;
reg   [0:0] trunc_ln630_reg_540;
wire   [0:0] cmp59_i_fu_297_p2;
reg   [0:0] cmp59_i_reg_545;
wire   [0:0] cmp203_i_fu_302_p2;
reg   [0:0] cmp203_i_reg_550;
wire   [14:0] xor_i_fu_322_p2;
reg   [14:0] xor_i_reg_555;
wire    ap_CS_fsm_state3;
wire   [0:0] red_i_fu_328_p2;
reg   [0:0] red_i_reg_560;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_idle;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
wire   [29:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_din;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out_ap_vld;
wire   [9:0] grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out;
wire    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out_ap_vld;
reg    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [9:0] p_0_2_0_0_09101515_lcssa1552_i_fu_128;
reg   [9:0] p_0_1_0_0_09091513_lcssa1550_i_fu_124;
reg   [9:0] p_0_0_0_0_09081511_lcssa1548_i_fu_120;
reg   [9:0] p_0_0_0948_114981510_lcssa1546_i_fu_116;
reg   [9:0] p_0_0_0949_114961508_lcssa1544_i_fu_112;
reg   [9:0] p_0_0_0950_114941506_lcssa1542_i_fu_108;
reg   [9:0] p_0_2_0_0_09161503_lcssa1540_i_fu_104;
reg   [9:0] p_0_1_0_0_09151501_lcssa1538_i_fu_100;
reg   [9:0] p_0_0_0_0_09141499_lcssa1536_i_fu_96;
reg   [9:0] p_0_0_0948_21438_lcssa1470_i_fu_92;
reg   [9:0] p_0_0_0949_21435_lcssa1468_i_fu_88;
reg   [9:0] p_0_0_0950_21432_lcssa1466_i_fu_84;
reg   [9:0] p_0_0_09481408_lcssa1458_i_fu_80;
reg   [9:0] p_0_0_09491405_lcssa1456_i_fu_76;
reg   [9:0] p_0_0_09501402_lcssa1454_i_fu_72;
reg   [10:0] y_fu_68;
wire   [10:0] y_4_fu_242_p2;
wire   [0:0] icmp_ln630_fu_237_p2;
reg    bayerPhase_c1_read_local;
reg    bayerPhase_c_write_local;
wire   [0:0] and310_i_fu_313_p2;
wire   [14:0] and310_cast_i_fu_318_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg = 1'b0;
#0 y_fu_68 = 11'd0;
end

design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start),
    .ap_done(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done),
    .ap_idle(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_idle),
    .ap_ready(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready),
    .imgG_dout(imgG_dout),
    .imgG_num_data_valid(3'd0),
    .imgG_fifo_cap(3'd0),
    .imgG_empty_n(imgG_empty_n),
    .imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
    .imgRB_din(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_din),
    .imgRB_num_data_valid(3'd0),
    .imgRB_fifo_cap(3'd0),
    .imgRB_full_n(imgRB_full_n),
    .imgRB_write(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write),
    .p_0_2_0_0_09101515_lcssa1552_i(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535),
    .p_0_1_0_0_09091513_lcssa1550_i(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530),
    .p_0_0_0_0_09081511_lcssa1548_i(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525),
    .p_0_0_0948_114981510_lcssa1546_i(p_0_0_0948_114981510_lcssa1546_i_load_reg_520),
    .p_0_0_0949_114961508_lcssa1544_i(p_0_0_0949_114961508_lcssa1544_i_load_reg_515),
    .p_0_0_0950_114941506_lcssa1542_i(p_0_0_0950_114941506_lcssa1542_i_load_reg_510),
    .p_0_2_0_0_09161503_lcssa1540_i(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505),
    .p_0_1_0_0_09151501_lcssa1538_i(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500),
    .p_0_0_0_0_09141499_lcssa1536_i(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495),
    .p_0_0_0948_21438_lcssa1470_i(p_0_0_0948_21438_lcssa1470_i_load_reg_490),
    .p_0_0_0949_21435_lcssa1468_i(p_0_0_0949_21435_lcssa1468_i_load_reg_485),
    .p_0_0_0950_21432_lcssa1466_i(p_0_0_0950_21432_lcssa1466_i_load_reg_480),
    .p_0_0_09481408_lcssa1458_i(p_0_0_09481408_lcssa1458_i_load_reg_475),
    .p_0_0_09491405_lcssa1456_i(p_0_0_09491405_lcssa1456_i_load_reg_470),
    .p_0_0_09501402_lcssa1454_i(p_0_0_09501402_lcssa1454_i_load_reg_465),
    .loopWidth_i(loopWidth_reg_446),
    .cmp203_i(cmp203_i_reg_550),
    .empty_51(x_phase_reg_451),
    .xor_i(xor_i_reg_555),
    .empty(width),
    .cmp59_i(cmp59_i_reg_545),
    .red_i(red_i_reg_560),
    .p_0_2_0_0_09101516_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out),
    .p_0_2_0_0_09101516_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out_ap_vld),
    .p_0_1_0_0_09091514_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out),
    .p_0_1_0_0_09091514_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out_ap_vld),
    .p_0_0_0_0_09081512_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out),
    .p_0_0_0_0_09081512_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out_ap_vld),
    .p_0_0_0948_114981509_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out),
    .p_0_0_0948_114981509_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out_ap_vld),
    .p_0_0_0949_114961507_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out),
    .p_0_0_0949_114961507_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out_ap_vld),
    .p_0_0_0950_114941505_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out),
    .p_0_0_0950_114941505_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out_ap_vld),
    .p_0_2_0_0_09161504_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out),
    .p_0_2_0_0_09161504_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out_ap_vld),
    .p_0_1_0_0_09151502_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out),
    .p_0_1_0_0_09151502_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out_ap_vld),
    .p_0_0_0_0_09141500_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out),
    .p_0_0_0_0_09141500_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out_ap_vld),
    .p_0_0_0948_21437_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out),
    .p_0_0_0948_21437_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out_ap_vld),
    .p_0_0_0949_21434_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out),
    .p_0_0_0949_21434_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out_ap_vld),
    .p_0_0_0950_21431_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out),
    .p_0_0_0950_21431_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out_ap_vld),
    .p_0_0_09481407_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out),
    .p_0_0_09481407_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out_ap_vld),
    .p_0_0_09491404_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out),
    .p_0_0_09491404_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out_ap_vld),
    .p_0_0_09501401_i_out(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out),
    .p_0_0_09501401_i_out_ap_vld(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln630_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg <= 1'b1;
        end else if ((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready == 1'b1)) begin
            grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_68 <= 11'd0;
    end else if (((icmp_ln630_fu_237_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_fu_68 <= y_4_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp203_i_reg_550 <= cmp203_i_fu_302_p2;
        cmp59_i_reg_545 <= cmp59_i_fu_297_p2;
        p_0_0_09481408_lcssa1458_i_load_reg_475 <= p_0_0_09481408_lcssa1458_i_fu_80;
        p_0_0_0948_114981510_lcssa1546_i_load_reg_520 <= p_0_0_0948_114981510_lcssa1546_i_fu_116;
        p_0_0_0948_21438_lcssa1470_i_load_reg_490 <= p_0_0_0948_21438_lcssa1470_i_fu_92;
        p_0_0_09491405_lcssa1456_i_load_reg_470 <= p_0_0_09491405_lcssa1456_i_fu_76;
        p_0_0_0949_114961508_lcssa1544_i_load_reg_515 <= p_0_0_0949_114961508_lcssa1544_i_fu_112;
        p_0_0_0949_21435_lcssa1468_i_load_reg_485 <= p_0_0_0949_21435_lcssa1468_i_fu_88;
        p_0_0_09501402_lcssa1454_i_load_reg_465 <= p_0_0_09501402_lcssa1454_i_fu_72;
        p_0_0_0950_114941506_lcssa1542_i_load_reg_510 <= p_0_0_0950_114941506_lcssa1542_i_fu_108;
        p_0_0_0950_21432_lcssa1466_i_load_reg_480 <= p_0_0_0950_21432_lcssa1466_i_fu_84;
        p_0_0_0_0_09081511_lcssa1548_i_load_reg_525 <= p_0_0_0_0_09081511_lcssa1548_i_fu_120;
        p_0_0_0_0_09141499_lcssa1536_i_load_reg_495 <= p_0_0_0_0_09141499_lcssa1536_i_fu_96;
        p_0_1_0_0_09091513_lcssa1550_i_load_reg_530 <= p_0_1_0_0_09091513_lcssa1550_i_fu_124;
        p_0_1_0_0_09151501_lcssa1538_i_load_reg_500 <= p_0_1_0_0_09151501_lcssa1538_i_fu_100;
        p_0_2_0_0_09101515_lcssa1552_i_load_reg_535 <= p_0_2_0_0_09101515_lcssa1552_i_fu_128;
        p_0_2_0_0_09161503_lcssa1540_i_load_reg_505 <= p_0_2_0_0_09161503_lcssa1540_i_fu_104;
        trunc_ln630_reg_540 <= trunc_ln630_fu_293_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        loopHeight_reg_441 <= loopHeight_fu_203_p2;
        loopWidth_reg_446 <= loopWidth_fu_209_p2;
        trunc_ln622_1_i_reg_456 <= {{bayerPhase_c1_dout[15:1]}};
        x_phase_reg_451 <= x_phase_fu_215_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_09481408_lcssa1458_i_fu_80 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out_ap_vld == 1'b1))) begin
        p_0_0_0948_114981510_lcssa1546_i_fu_116 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0948_21438_lcssa1470_i_fu_92 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_09491405_lcssa1456_i_fu_76 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out_ap_vld == 1'b1))) begin
        p_0_0_0949_114961508_lcssa1544_i_fu_112 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0949_21435_lcssa1468_i_fu_88 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_09501402_lcssa1454_i_fu_72 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out_ap_vld == 1'b1))) begin
        p_0_0_0950_114941506_lcssa1542_i_fu_108 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0950_21432_lcssa1466_i_fu_84 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out_ap_vld == 1'b1))) begin
        p_0_0_0_0_09081511_lcssa1548_i_fu_120 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out_ap_vld == 1'b1))) begin
        p_0_0_0_0_09141499_lcssa1536_i_fu_96 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out_ap_vld == 1'b1))) begin
        p_0_1_0_0_09091513_lcssa1550_i_fu_124 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out_ap_vld == 1'b1))) begin
        p_0_1_0_0_09151501_lcssa1538_i_fu_100 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out_ap_vld == 1'b1))) begin
        p_0_2_0_0_09101515_lcssa1552_i_fu_128 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out_ap_vld == 1'b1))) begin
        p_0_2_0_0_09161503_lcssa1540_i_fu_104 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        red_i_reg_560 <= red_i_fu_328_p2;
        xor_i_reg_555 <= xor_i_fu_322_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln630_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c1_blk_n = bayerPhase_c1_empty_n;
    end else begin
        bayerPhase_c1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c1_read_local = 1'b1;
    end else begin
        bayerPhase_c1_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c_blk_n = bayerPhase_c_full_n;
    end else begin
        bayerPhase_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c_write_local = 1'b1;
    end else begin
        bayerPhase_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgG_read = grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
    end else begin
        imgG_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgRB_write = grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write;
    end else begin
        imgRB_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln630_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln630_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and310_cast_i_fu_318_p1 = and310_i_fu_313_p2;

assign and310_i_fu_313_p2 = (trunc_ln630_reg_540 ^ 1'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((bayerPhase_c_full_n == 1'b0) | (bayerPhase_c1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign bayerPhase_c1_read = bayerPhase_c1_read_local;

assign bayerPhase_c_din = bayerPhase_c1_dout;

assign bayerPhase_c_write = bayerPhase_c_write_local;

assign cmp203_i_fu_302_p2 = ((y_fu_68 != 11'd0) ? 1'b1 : 1'b0);

assign cmp59_i_fu_297_p2 = ((y_fu_68 < height) ? 1'b1 : 1'b0);

assign grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start = grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;

assign icmp_ln630_fu_237_p2 = ((y_fu_68 == loopHeight_reg_441) ? 1'b1 : 1'b0);

assign imgRB_din = grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_din;

assign loopHeight_fu_203_p2 = (height + 11'd1);

assign loopWidth_fu_209_p2 = (width + 11'd1);

assign red_i_fu_328_p2 = ((and310_cast_i_fu_318_p1 == trunc_ln622_1_i_reg_456) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign trunc_ln630_fu_293_p1 = y_fu_68[0:0];

assign x_phase_fu_215_p1 = bayerPhase_c1_dout[0:0];

assign xor_i_fu_322_p2 = (trunc_ln622_1_i_reg_456 ^ and310_cast_i_fu_318_p1);

assign y_4_fu_242_p2 = (y_fu_68 + 11'd1);

endmodule //design_1_v_demosaic_0_0_DebayerRatBorBatR
