Classic Timing Analyzer report for Lab_3
Wed Apr 25 14:57:23 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'inc_clk'
  7. Clock Setup: 'dec_clk'
  8. Clock Setup: 'clock'
  9. Clock Setup: 'Reg_clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                    ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.950 ns                                       ; iterations[1]                                                                           ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                         ; --         ; inc_clk  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.025 ns                                       ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; ADDR_OUT[1]                                                                                                     ; inc_clk    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.717 ns                                      ; Reg/Mem                                                                                 ; DataOut[5]                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.486 ns                                      ; ROM_addr[0]                                                                             ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                         ; --         ; inc_clk  ; 0            ;
; Clock Setup: 'Reg_clk'       ; N/A   ; None          ; 434.22 MHz ( period = 2.303 ns )               ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                           ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; Reg_clk    ; Reg_clk  ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 460.19 MHz ( period = 2.173 ns )               ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]     ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; 0            ;
; Clock Setup: 'dec_clk'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                         ; dec_clk    ; dec_clk  ; 0            ;
; Clock Setup: 'inc_clk'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                         ; inc_clk    ; inc_clk  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                         ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; inc_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; dec_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'inc_clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'dec_clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 460.19 MHz ( period = 2.173 ns )               ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; 469.48 MHz ( period = 2.130 ns )               ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; 489.00 MHz ( period = 2.045 ns )               ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[6]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 490.44 MHz ( period = 2.039 ns )               ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[7]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[5]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[1]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[1]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[1]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[1]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[2]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[2]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[2]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[2]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[3]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[3]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[3]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[3]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[5]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[5]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[5]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[5]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[6]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[6]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[6]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[6]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[7]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[7]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[7]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[7]                             ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[3]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[1]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[2]                              ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.403 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg_clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 434.22 MHz ( period = 2.303 ns )               ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 2.119 ns                ;
; N/A   ; 478.93 MHz ( period = 2.088 ns )               ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.904 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.601 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.427 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                              ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 5.950 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 5.840 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 5.569 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 5.492 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 5.492 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.345 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 5.345 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.239 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 5.222 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 5.222 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.211 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 5.209 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 5.188 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 5.182 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.112 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 5.084 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.040 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 5.032 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.012 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 5.011 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 5.010 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 5.004 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.993 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 4.993 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.992 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.989 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.983 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.978 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 4.951 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.950 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 4.942 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.940 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.935 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.924 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.921 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 4.913 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.897 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.894 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.885 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.857 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.838 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.833 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.823 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.803 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.793 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.793 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.788 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.787 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.745 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.743 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.743 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.741 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.724 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.718 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.714 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.702 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.699 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.653 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.650 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.639 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.607 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.601 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.564 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.555 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.549 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.532 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.450 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.235 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.109 ns   ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; clock    ;
; N/A   ; None         ; 4.028 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 3.928 ns   ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; clock    ;
; N/A   ; None         ; 3.928 ns   ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; clock    ;
; N/A   ; None         ; 3.928 ns   ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; clock    ;
; N/A   ; None         ; 3.888 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 3.874 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 3.856 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.852 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.834 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.417 ns   ; dec_in_data[2] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A   ; None         ; 3.179 ns   ; dec_in_data[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A   ; None         ; 3.167 ns   ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A   ; None         ; 3.167 ns   ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A   ; None         ; 3.167 ns   ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A   ; None         ; 3.094 ns   ; RAM_addr[1]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 2.990 ns   ; RAM_addr[0]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 2.904 ns   ; ROM_addr[2]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 2.886 ns   ; ROM_addr[3]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 2.879 ns   ; ROM_addr[1]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 2.847 ns   ; RAM_addr[3]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 2.839 ns   ; RAM_addr[2]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 2.734 ns   ; dec_in_data[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A   ; None         ; 2.725 ns   ; ROM_addr[0]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 8.025 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; ADDR_OUT[1] ; inc_clk    ;
; N/A   ; None         ; 7.994 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; ADDR_OUT[1] ; inc_clk    ;
; N/A   ; None         ; 7.721 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                           ; DataOut[5]  ; Reg_clk    ;
; N/A   ; None         ; 7.462 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[5]     ; DataOut[5]  ; clock      ;
; N/A   ; None         ; 7.359 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6] ; DataOut[6]  ; clock      ;
; N/A   ; None         ; 7.304 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5] ; DataOut[5]  ; clock      ;
; N/A   ; None         ; 7.295 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7] ; DataOut[7]  ; clock      ;
; N/A   ; None         ; 7.219 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                           ; DataOut[2]  ; Reg_clk    ;
; N/A   ; None         ; 7.116 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; ADDR_OUT[2] ; inc_clk    ;
; N/A   ; None         ; 7.036 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[2]     ; DataOut[2]  ; clock      ;
; N/A   ; None         ; 6.995 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1] ; DataOut[1]  ; clock      ;
; N/A   ; None         ; 6.957 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                           ; DataOut[6]  ; Reg_clk    ;
; N/A   ; None         ; 6.956 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[3]     ; DataOut[3]  ; clock      ;
; N/A   ; None         ; 6.934 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0] ; DataOut[0]  ; clock      ;
; N/A   ; None         ; 6.920 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[6]     ; DataOut[6]  ; clock      ;
; N/A   ; None         ; 6.902 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; ADDR_OUT[2] ; inc_clk    ;
; N/A   ; None         ; 6.890 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] ; DataOut[4]  ; clock      ;
; N/A   ; None         ; 6.853 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                           ; DataOut[3]  ; Reg_clk    ;
; N/A   ; None         ; 6.780 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2] ; DataOut[2]  ; clock      ;
; N/A   ; None         ; 6.630 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[7]     ; DataOut[7]  ; clock      ;
; N/A   ; None         ; 6.592 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[1]     ; DataOut[1]  ; clock      ;
; N/A   ; None         ; 6.581 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3] ; DataOut[3]  ; clock      ;
; N/A   ; None         ; 6.461 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]     ; DataOut[4]  ; clock      ;
; N/A   ; None         ; 6.422 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                           ; DataOut[0]  ; Reg_clk    ;
; N/A   ; None         ; 6.388 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                           ; DataOut[1]  ; Reg_clk    ;
; N/A   ; None         ; 6.383 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                           ; DataOut[7]  ; Reg_clk    ;
; N/A   ; None         ; 6.249 ns   ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0]     ; DataOut[0]  ; clock      ;
; N/A   ; None         ; 6.090 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                           ; DataOut[4]  ; Reg_clk    ;
; N/A   ; None         ; 5.849 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; ADDR_OUT[0] ; inc_clk    ;
; N/A   ; None         ; 5.776 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; ADDR_OUT[3] ; inc_clk    ;
; N/A   ; None         ; 5.696 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; ADDR_OUT[3] ; inc_clk    ;
; N/A   ; None         ; 5.638 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; ADDR_OUT[0] ; inc_clk    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 10.717 ns       ; Reg/Mem   ; DataOut[5]  ;
; N/A   ; None              ; 10.518 ns       ; Reg_WE/RE ; DataOut[5]  ;
; N/A   ; None              ; 10.476 ns       ; ROM/RAM   ; ADDR_OUT[1] ;
; N/A   ; None              ; 10.426 ns       ; we/re     ; DataOut[5]  ;
; N/A   ; None              ; 10.332 ns       ; ROM/RAM   ; DataOut[5]  ;
; N/A   ; None              ; 10.284 ns       ; Reg/Mem   ; DataOut[2]  ;
; N/A   ; None              ; 10.114 ns       ; Reg/Mem   ; DataOut[6]  ;
; N/A   ; None              ; 10.085 ns       ; Reg_WE/RE ; DataOut[2]  ;
; N/A   ; None              ; 10.066 ns       ; Reg/Mem   ; DataOut[3]  ;
; N/A   ; None              ; 10.008 ns       ; Reg/Mem   ; DataOut[4]  ;
; N/A   ; None              ; 9.997 ns        ; ROM/RAM   ; DataOut[6]  ;
; N/A   ; None              ; 9.995 ns        ; we/re     ; DataOut[2]  ;
; N/A   ; None              ; 9.921 ns        ; Reg/Mem   ; DataOut[1]  ;
; N/A   ; None              ; 9.919 ns        ; we/re     ; DataOut[3]  ;
; N/A   ; None              ; 9.917 ns        ; ROM/RAM   ; DataOut[7]  ;
; N/A   ; None              ; 9.915 ns        ; Reg_WE/RE ; DataOut[6]  ;
; N/A   ; None              ; 9.896 ns        ; ROM/RAM   ; DataOut[2]  ;
; N/A   ; None              ; 9.886 ns        ; we/re     ; DataOut[6]  ;
; N/A   ; None              ; 9.849 ns        ; Reg_WE/RE ; DataOut[3]  ;
; N/A   ; None              ; 9.800 ns        ; Reg/Mem   ; DataOut[7]  ;
; N/A   ; None              ; 9.710 ns        ; ROM/RAM   ; DataOut[1]  ;
; N/A   ; None              ; 9.683 ns        ; ROM/RAM   ; DataOut[0]  ;
; N/A   ; None              ; 9.680 ns        ; Reg_WE/RE ; DataOut[4]  ;
; N/A   ; None              ; 9.663 ns        ; ROM/RAM   ; DataOut[3]  ;
; N/A   ; None              ; 9.611 ns        ; Reg/Mem   ; DataOut[0]  ;
; N/A   ; None              ; 9.601 ns        ; Reg_WE/RE ; DataOut[7]  ;
; N/A   ; None              ; 9.593 ns        ; Reg_WE/RE ; DataOut[1]  ;
; N/A   ; None              ; 9.569 ns        ; we/re     ; DataOut[7]  ;
; N/A   ; None              ; 9.564 ns        ; ROM/RAM   ; ADDR_OUT[2] ;
; N/A   ; None              ; 9.550 ns        ; we/re     ; DataOut[4]  ;
; N/A   ; None              ; 9.464 ns        ; we/re     ; DataOut[0]  ;
; N/A   ; None              ; 9.463 ns        ; we/re     ; DataOut[1]  ;
; N/A   ; None              ; 9.463 ns        ; ROM/RAM   ; DataOut[4]  ;
; N/A   ; None              ; 9.341 ns        ; Reg_WE/RE ; DataOut[0]  ;
; N/A   ; None              ; 8.293 ns        ; ROM/RAM   ; ADDR_OUT[0] ;
; N/A   ; None              ; 8.263 ns        ; ROM/RAM   ; ADDR_OUT[3] ;
+-------+-------------------+-----------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                     ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.486 ns ; ROM_addr[0]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -2.495 ns ; dec_in_data[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A           ; None        ; -2.532 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.536 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.544 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.545 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.600 ns ; RAM_addr[2]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -2.608 ns ; RAM_addr[3]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -2.640 ns ; ROM_addr[1]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -2.647 ns ; ROM_addr[3]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -2.665 ns ; ROM_addr[2]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -2.682 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.696 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.697 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.698 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.698 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.701 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.701 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.751 ns ; RAM_addr[0]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -2.762 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.765 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.772 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.855 ns ; RAM_addr[1]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -2.889 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.928 ns ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A           ; None        ; -2.928 ns ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A           ; None        ; -2.928 ns ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A           ; None        ; -2.931 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.940 ns ; dec_in_data[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A           ; None        ; -3.014 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.024 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.032 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.032 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.178 ns ; dec_in_data[2] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A           ; None        ; -3.236 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.237 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.240 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.240 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.324 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.325 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.413 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.416 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.448 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.450 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.535 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.538 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.540 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.543 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.545 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.549 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.562 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.565 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.566 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.578 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.609 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.627 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.630 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.631 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -3.635 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -3.637 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.639 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.645 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.647 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.652 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.663 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.673 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.703 ns ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg0     ; clock    ;
; N/A           ; None        ; -3.703 ns ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg1     ; clock    ;
; N/A           ; None        ; -3.703 ns ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg3     ; clock    ;
; N/A           ; None        ; -3.755 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.755 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.757 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.770 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.771 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.803 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -3.884 ns ; ROM/RAM        ; lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2     ; clock    ;
; N/A           ; None        ; -4.010 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.073 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.080 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.082 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.116 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.376 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.382 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.499 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.578 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.696 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.699 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.725 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.768 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -5.330 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -5.601 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -5.711 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 25 14:57:23 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[7]~0"
    Warning: Node "inst12[7]~17"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[6]~1"
    Warning: Node "inst12[6]~18"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[5]~2"
    Warning: Node "inst12[5]~19DUPLICATE"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[4]~3"
    Warning: Node "inst12[4]~20"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[3]~4"
    Warning: Node "inst12[3]~21"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[2]~5"
    Warning: Node "inst12[2]~22DUPLICATE"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[1]~6"
    Warning: Node "inst12[1]~23"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[0]~7"
    Warning: Node "inst12[0]~24DUPLICATE"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "inc_clk" is an undefined clock
    Info: Assuming node "dec_clk" is an undefined clock
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "Reg_clk" is an undefined clock
Info: Clock "inc_clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]" and destination register "lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 2; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X21_Y5_N2; Fanout = 2; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X21_Y5_N4; Fanout = 1; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 1; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "inc_clk" to destination register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]'
                Info: Total cell delay = 1.482 ns ( 59.61 % )
                Info: Total interconnect delay = 1.004 ns ( 40.39 % )
            Info: - Longest clock path from clock "inc_clk" to source register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.482 ns ( 59.61 % )
                Info: Total interconnect delay = 1.004 ns ( 40.39 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "dec_clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 3; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 2; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "dec_clk" to destination register is 2.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'dec_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'dec_clk~clkctrl'
                Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 2; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.472 ns ( 59.00 % )
                Info: Total interconnect delay = 1.023 ns ( 41.00 % )
            Info: - Longest clock path from clock "dec_clk" to source register is 2.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'dec_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'dec_clk~clkctrl'
                Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 3; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.472 ns ( 59.00 % )
                Info: Total interconnect delay = 1.023 ns ( 41.00 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clock" has Internal fmax of 460.19 MHz between source memory "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]" and destination memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4" (period= 2.173 ns)
    Info: + Longest memory to memory delay is 2.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y6; Fanout = 4; MEM Node = 'lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]'
        Info: 2: + IC(0.000 ns) + CELL(1.134 ns) = 1.199 ns; Loc. = LCCOMB_X26_Y6_N24; Fanout = 3; COMB LOOP Node = 'inst13[4]~3'
            Info: Loc. = LCCOMB_X26_Y6_N24; Node "inst13[4]~3"
            Info: Loc. = LCCOMB_X26_Y6_N28; Node "inst12[4]~20"
        Info: 3: + IC(0.729 ns) + CELL(0.134 ns) = 2.062 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.333 ns ( 64.65 % )
        Info: Total interconnect delay = 0.729 ns ( 35.35 % )
    Info: - Smallest clock skew is 0.051 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 2.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.667 ns) + CELL(0.459 ns) = 2.323 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4'
            Info: Total cell delay = 1.313 ns ( 56.52 % )
            Info: Total interconnect delay = 1.010 ns ( 43.48 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.272 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.662 ns) + CELL(0.413 ns) = 2.272 ns; Loc. = M512_X24_Y6; Fanout = 4; MEM Node = 'lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[4]'
            Info: Total cell delay = 1.267 ns ( 55.77 % )
            Info: Total interconnect delay = 1.005 ns ( 44.23 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "Reg_clk" has Internal fmax of 434.22 MHz between source register "lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]" (period= 2.303 ns)
    Info: + Longest register to register delay is 2.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y6_N19; Fanout = 4; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(1.148 ns) = 1.148 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 3; COMB LOOP Node = 'inst13[0]~7'
            Info: Loc. = LCCOMB_X25_Y6_N10; Node "inst13[0]~7"
            Info: Loc. = LCCOMB_X23_Y6_N22; Node "inst12[0]~24DUPLICATE"
        Info: 3: + IC(0.515 ns) + CELL(0.053 ns) = 1.716 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'inst12[0]~24'
        Info: 4: + IC(0.195 ns) + CELL(0.053 ns) = 1.964 ns; Loc. = LCCOMB_X23_Y6_N18; Fanout = 1; COMB Node = 'inst17[0]~7'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.119 ns; Loc. = LCFF_X23_Y6_N19; Fanout = 4; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.409 ns ( 66.49 % )
        Info: Total interconnect delay = 0.710 ns ( 33.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Reg_clk" to destination register is 2.497 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reg_clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y6_N19; Fanout = 4; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.482 ns ( 59.35 % )
            Info: Total interconnect delay = 1.015 ns ( 40.65 % )
        Info: - Longest clock path from clock "Reg_clk" to source register is 2.497 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reg_clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y6_N19; Fanout = 4; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.482 ns ( 59.35 % )
            Info: Total interconnect delay = 1.015 ns ( 40.65 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]" (data pin = "iterations[1]", clock pin = "inc_clk") is 5.950 ns
    Info: + Longest pin to register delay is 8.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 1; PIN Node = 'iterations[1]'
        Info: 2: + IC(4.829 ns) + CELL(0.378 ns) = 5.987 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 8; COMB Node = 'lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|op_1~0'
        Info: 3: + IC(1.613 ns) + CELL(0.746 ns) = 8.346 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.904 ns ( 22.81 % )
        Info: Total interconnect delay = 6.442 ns ( 77.19 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "inc_clk" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.482 ns ( 59.61 % )
        Info: Total interconnect delay = 1.004 ns ( 40.39 % )
Info: tco from clock "inc_clk" to destination pin "ADDR_OUT[1]" through register "lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]" is 8.025 ns
    Info: + Longest clock path from clock "inc_clk" to source register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X21_Y5_N19; Fanout = 4; REG Node = 'lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.482 ns ( 59.61 % )
        Info: Total interconnect delay = 1.004 ns ( 40.39 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N19; Fanout = 4; REG Node = 'lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]'
        Info: 2: + IC(0.247 ns) + CELL(0.228 ns) = 0.475 ns; Loc. = LCCOMB_X21_Y5_N26; Fanout = 1; COMB Node = 'inst9[1]~2'
        Info: 3: + IC(2.826 ns) + CELL(2.144 ns) = 5.445 ns; Loc. = PIN_G4; Fanout = 0; PIN Node = 'ADDR_OUT[1]'
        Info: Total cell delay = 2.372 ns ( 43.56 % )
        Info: Total interconnect delay = 3.073 ns ( 56.44 % )
Info: Longest tpd from source pin "Reg/Mem" to destination pin "DataOut[5]" is 10.717 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 32; PIN Node = 'Reg/Mem'
    Info: 2: + IC(4.474 ns) + CELL(0.053 ns) = 5.391 ns; Loc. = LCCOMB_X26_Y6_N6; Fanout = 29; COMB Node = 'inst22'
    Info: 3: + IC(0.000 ns) + CELL(1.246 ns) = 6.637 ns; Loc. = LCCOMB_X26_Y6_N18; Fanout = 3; COMB LOOP Node = 'inst13[5]~2'
        Info: Loc. = LCCOMB_X26_Y6_N18; Node "inst13[5]~2"
        Info: Loc. = LCCOMB_X25_Y6_N22; Node "inst12[5]~19DUPLICATE"
    Info: 4: + IC(0.306 ns) + CELL(0.053 ns) = 6.996 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 2; COMB Node = 'inst12[5]~19'
    Info: 5: + IC(1.577 ns) + CELL(2.144 ns) = 10.717 ns; Loc. = PIN_W4; Fanout = 0; PIN Node = 'DataOut[5]'
    Info: Total cell delay = 4.360 ns ( 40.68 % )
    Info: Total interconnect delay = 6.357 ns ( 59.32 % )
Info: th for register "lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]" (data pin = "ROM_addr[0]", clock pin = "inc_clk") is -2.486 ns
    Info: + Longest clock path from clock "inc_clk" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X21_Y5_N17; Fanout = 4; REG Node = 'lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.482 ns ( 59.61 % )
        Info: Total interconnect delay = 1.004 ns ( 40.39 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'ROM_addr[0]'
        Info: 2: + IC(4.013 ns) + CELL(0.309 ns) = 5.121 ns; Loc. = LCFF_X21_Y5_N17; Fanout = 4; REG Node = 'lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.108 ns ( 21.64 % )
        Info: Total interconnect delay = 4.013 ns ( 78.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Wed Apr 25 14:57:23 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


