
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: finagle.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 254205
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 17
FID:  path (timestamp)
0        /home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv (2026-02-24 16:28:23)
1        /home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv (2026-02-23 10:55:38)
2        /home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv (2026-02-24 16:24:42)
3        /home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv (2026-02-24 16:28:29)
4        /home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv (2026-02-23 11:08:46)
5        /home/gel8580/CE387/HW/HW7/imp/sv/fifo_ctrl.sv (2026-02-23 11:08:46)
6        /home/gel8580/CE387/HW/HW7/imp/sv/my_fft_pkg.sv (2026-02-24 12:26:21)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
15       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
16       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 6
MID:  lib.cell.view
0        work.complex_mult.verilog
1        work.fft_bit_reversal.verilog
2        work.fft_stage.verilog
3        work.fft_top.verilog
4        work.fifo.verilog
5        work.fifo_ctrl.verilog
