Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Oct 23 09:09:23 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CLK_AUX_IBUF
   SW<1>_IBUF
   SW<2>_IBUF
   SW<3>_IBUF


