

================================================================
== Vitis HLS Report for 'delta_encoding'
================================================================
* Date:           Sat Jan 24 12:39:32 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_delta_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59612|    59612|  0.596 ms|  0.596 ms|  59613|  59613|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_delta_encoding_Pipeline_INIT_LOOP_fu_132             |delta_encoding_Pipeline_INIT_LOOP             |      786|      786|  7.860 us|  7.860 us|    785|    785|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152  |delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP  |    58823|    58823|  0.588 ms|  0.588 ms|  58803|  58803|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    6|    3034|   3602|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    590|    -|
|Register         |        -|    -|     282|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    6|    3316|   4194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    2|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|   252|   424|    0|
    |grp_delta_encoding_Pipeline_INIT_LOOP_fu_132             |delta_encoding_Pipeline_INIT_LOOP             |        0|   0|    12|    53|    0|
    |grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152  |delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP  |        0|   6|  1946|  2402|    0|
    |gmem_m_axi_U                                             |gmem_m_axi                                    |        4|   0|   824|   723|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        4|   6|  3034|  3602|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |integrator_U    |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_1_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_2_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_3_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_4_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_5_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_6_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    |integrator_7_U  |integrator_RAM_AUTO_1R1W  |        1|  0|   0|    0|    98|   32|     1|         3136|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |        8|  0|   0|    0|   784|  256|     8|        25088|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |xor_val_fu_198_p2  |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  25|          5|    1|          5|
    |gmem_ARVALID           |   9|          2|    1|          2|
    |gmem_AWVALID           |   9|          2|    1|          2|
    |gmem_BREADY            |   9|          2|    1|          2|
    |gmem_RREADY            |   9|          2|    1|          2|
    |gmem_WVALID            |   9|          2|    1|          2|
    |integrator_1_address0  |  14|          3|    7|         21|
    |integrator_1_ce0       |  14|          3|    1|          3|
    |integrator_1_ce1       |   9|          2|    1|          2|
    |integrator_1_d0        |  14|          3|   32|         96|
    |integrator_1_we0       |  14|          3|    1|          3|
    |integrator_2_address0  |  14|          3|    7|         21|
    |integrator_2_ce0       |  14|          3|    1|          3|
    |integrator_2_ce1       |   9|          2|    1|          2|
    |integrator_2_d0        |  14|          3|   32|         96|
    |integrator_2_we0       |  14|          3|    1|          3|
    |integrator_3_address0  |  14|          3|    7|         21|
    |integrator_3_ce0       |  14|          3|    1|          3|
    |integrator_3_ce1       |   9|          2|    1|          2|
    |integrator_3_d0        |  14|          3|   32|         96|
    |integrator_3_we0       |  14|          3|    1|          3|
    |integrator_4_address0  |  14|          3|    7|         21|
    |integrator_4_ce0       |  14|          3|    1|          3|
    |integrator_4_ce1       |   9|          2|    1|          2|
    |integrator_4_d0        |  14|          3|   32|         96|
    |integrator_4_we0       |  14|          3|    1|          3|
    |integrator_5_address0  |  14|          3|    7|         21|
    |integrator_5_ce0       |  14|          3|    1|          3|
    |integrator_5_ce1       |   9|          2|    1|          2|
    |integrator_5_d0        |  14|          3|   32|         96|
    |integrator_5_we0       |  14|          3|    1|          3|
    |integrator_6_address0  |  14|          3|    7|         21|
    |integrator_6_ce0       |  14|          3|    1|          3|
    |integrator_6_ce1       |   9|          2|    1|          2|
    |integrator_6_d0        |  14|          3|   32|         96|
    |integrator_6_we0       |  14|          3|    1|          3|
    |integrator_7_address0  |  14|          3|    7|         21|
    |integrator_7_ce0       |  14|          3|    1|          3|
    |integrator_7_ce1       |   9|          2|    1|          2|
    |integrator_7_d0        |  14|          3|   32|         96|
    |integrator_7_we0       |  14|          3|    1|          3|
    |integrator_address0    |  14|          3|    7|         21|
    |integrator_ce0         |  14|          3|    1|          3|
    |integrator_ce1         |   9|          2|    1|          2|
    |integrator_d0          |  14|          3|   32|         96|
    |integrator_we0         |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 590|        127|  342|       1015|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   4|   0|    4|          0|
    |empty_34_reg_248                                                      |  23|   0|   23|          0|
    |empty_reg_243                                                         |  31|   0|   31|          0|
    |grp_delta_encoding_Pipeline_INIT_LOOP_fu_132_ap_start_reg             |   1|   0|    1|          0|
    |grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |leak_read_reg_228                                                     |  32|   0|   32|          0|
    |p_cast_reg_258                                                        |  62|   0|   62|          0|
    |spikes_read_reg_238                                                   |  64|   0|   64|          0|
    |sub1_reg_253                                                          |  32|   0|   32|          0|
    |threshold_read_reg_233                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 282|   0|  282|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  delta_encoding|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  delta_encoding|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  delta_encoding|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|            gmem|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

