<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:30 ; elapsed = 00:00:27 . Memory (MB): peak = 9196.582 ; gain = 541.012 ; free physical = 201163 ; free virtual = 220663" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:33:11.613-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:30:05.614-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Post Restoration Checksum: NetGraph: caf83371 | NumContArr: 4adfe813 | Constraints: 190a55ad | Timing: 0&#xA;Phase 1 Build RT Design | Checksum: 12ee27131&#xA;&#xA;&#xA;Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 8120.320 ; gain = 0.000 ; free physical = 203014 ; free virtual = 223358&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Fix Topology Constraints&#xA;Phase 2.1 Fix Topology Constraints | Checksum: 12ee27131&#xA;&#xA;&#xA;Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 8120.320 ; gain = 0.000 ; free physical = 203014 ; free virtual = 223358&#xA;&#xA;&#xA;Phase 2.2 Pre Route Cleanup&#xA;Phase 2.2 Pre Route Cleanup | Checksum: 12ee27131&#xA;&#xA;&#xA;Time (s): cpu = 00:01:04 ; elapsed = 00:00:20 . Memory (MB): peak = 8120.320 ; gain = 0.000 ; free physical = 203008 ; free virtual = 223351&#xA;&#xA;&#xA;Phase 2.3 Global Clock Net Routing&#xA;Phase 2.3 Global Clock Net Routing | Checksum: 12ee27131&#xA;&#xA;&#xA;Time (s): cpu = 00:01:11 ; elapsed = 00:00:22 . Memory (MB): peak = 8120.320 ; gain = 0.000 ; free physical = 202987 ; free virtual = 223330&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 174075592&#xA;&#xA;&#xA;Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 8120.320 ; gain = 0.000 ; free physical = 202938 ; free virtual = 223282" projectName="resmlp" solutionName="solution1" date="2024-06-16T13:26:40.502-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:26:15.514-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:26:15.513-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:26:15.511-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-06-16T13:26:15.510-0500" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
