//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__closesthit__mesh_radiance__diffuse_masked
.const .align 8 .b8 params[288];

.visible .entry __closesthit__mesh_radiance__diffuse_masked()
{
	.reg .pred 	%p<51>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<776>;
	.reg .b32 	%r<226>;
	.reg .b64 	%rd<67>;


	// begin inline asm
	call (%rd17), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
	ld.u32 	%r50, [%rd17+96];
	and.b32  	%r221, %r50, 1073741823;
	// begin inline asm
	call (%r49), _optix_read_primitive_idx, ();
	// end inline asm
	cvt.s64.s32 	%rd2, %r49;
	ld.u64 	%rd18, [%rd17+16];
	mul.wide.s32 	%rd19, %r49, 12;
	add.s64 	%rd20, %rd18, %rd19;
	ld.u32 	%r51, [%rd20];
	cvt.u64.u32 	%rd3, %r51;
	ld.u64 	%rd21, [%rd17];
	mul.wide.u32 	%rd22, %r51, 12;
	add.s64 	%rd23, %rd21, %rd22;
	ld.f32 	%f1, [%rd23];
	ld.f32 	%f2, [%rd23+4];
	ld.f32 	%f3, [%rd23+8];
	ld.u32 	%r52, [%rd20+4];
	cvt.u64.u32 	%rd4, %r52;
	mul.wide.u32 	%rd24, %r52, 12;
	add.s64 	%rd25, %rd21, %rd24;
	ld.f32 	%f4, [%rd25];
	ld.f32 	%f5, [%rd25+4];
	ld.f32 	%f6, [%rd25+8];
	ld.u32 	%r53, [%rd20+8];
	cvt.u64.u32 	%rd5, %r53;
	mul.wide.u32 	%rd26, %r53, 12;
	add.s64 	%rd27, %rd21, %rd26;
	ld.f32 	%f7, [%rd27];
	ld.f32 	%f8, [%rd27+4];
	ld.f32 	%f9, [%rd27+8];
	// begin inline asm
	call (%f735, %f736), _optix_get_triangle_barycentrics, ();
	// end inline asm
	mov.f32 	%f206, 0f3F800000;
	sub.ftz.f32 	%f207, %f206, %f735;
	sub.ftz.f32 	%f12, %f207, %f736;
	sub.ftz.f32 	%f208, %f4, %f1;
	sub.ftz.f32 	%f209, %f5, %f2;
	sub.ftz.f32 	%f210, %f6, %f3;
	sub.ftz.f32 	%f211, %f7, %f1;
	sub.ftz.f32 	%f212, %f8, %f2;
	sub.ftz.f32 	%f213, %f9, %f3;
	mul.ftz.f32 	%f214, %f209, %f213;
	mul.ftz.f32 	%f215, %f210, %f212;
	sub.ftz.f32 	%f13, %f214, %f215;
	mul.ftz.f32 	%f216, %f210, %f211;
	mul.ftz.f32 	%f217, %f208, %f213;
	sub.ftz.f32 	%f14, %f216, %f217;
	mul.ftz.f32 	%f218, %f208, %f212;
	mul.ftz.f32 	%f219, %f209, %f211;
	sub.ftz.f32 	%f15, %f218, %f219;
	mul.ftz.f32 	%f220, %f1, %f12;
	mul.ftz.f32 	%f221, %f2, %f12;
	mul.ftz.f32 	%f222, %f3, %f12;
	fma.rn.ftz.f32 	%f223, %f4, %f735, %f220;
	fma.rn.ftz.f32 	%f224, %f5, %f735, %f221;
	fma.rn.ftz.f32 	%f225, %f6, %f735, %f222;
	fma.rn.ftz.f32 	%f16, %f7, %f736, %f223;
	fma.rn.ftz.f32 	%f17, %f8, %f736, %f224;
	fma.rn.ftz.f32 	%f18, %f9, %f736, %f225;
	ld.u32 	%r54, [%rd17+100];
	setp.eq.s32 	%p1, %r54, 10;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;

$L__BB0_2:
	cvt.u32.u64 	%r60, %rd5;
	cvt.u32.u64 	%r59, %rd2;
	mov.u32 	%r58, 3;
	// begin inline asm
	call _optix_set_payload, (%r58, %r59);
	// end inline asm
	setp.gt.ftz.f32 	%p2, %f736, %f735;
	cvt.u32.u64 	%r61, %rd4;
	selp.b32 	%r62, %r60, %r61, %p2;
	selp.b32 	%r63, -2147483648, 1073741824, %p2;
	selp.f32 	%f226, %f736, %f735, %p2;
	setp.gt.ftz.f32 	%p3, %f12, %f226;
	cvt.u32.u64 	%r64, %rd3;
	selp.b32 	%r222, %r64, %r62, %p3;
	selp.b32 	%r65, 0, %r63, %p3;
	or.b32  	%r221, %r65, %r221;
	ld.u64 	%rd6, [%rd17+24];
	setp.eq.s64 	%p4, %rd6, 0;
	mov.f32 	%f723, %f15;
	mov.f32 	%f724, %f14;
	mov.f32 	%f725, %f13;
	@%p4 bra 	$L__BB0_4;

	ld.u64 	%rd28, [%rd17+32];
	mul.lo.s64 	%rd29, %rd2, 12;
	add.s64 	%rd30, %rd28, %rd29;
	ld.u32 	%r66, [%rd30];
	mul.wide.u32 	%rd31, %r66, 12;
	add.s64 	%rd32, %rd6, %rd31;
	ld.f32 	%f227, [%rd32];
	ld.f32 	%f228, [%rd32+4];
	ld.f32 	%f229, [%rd32+8];
	ld.u32 	%r67, [%rd30+4];
	mul.wide.u32 	%rd33, %r67, 12;
	add.s64 	%rd34, %rd6, %rd33;
	ld.f32 	%f230, [%rd34];
	mul.ftz.f32 	%f231, %f735, %f230;
	ld.f32 	%f232, [%rd34+4];
	mul.ftz.f32 	%f233, %f735, %f232;
	ld.f32 	%f234, [%rd34+8];
	mul.ftz.f32 	%f235, %f735, %f234;
	fma.rn.ftz.f32 	%f236, %f12, %f227, %f231;
	fma.rn.ftz.f32 	%f237, %f12, %f228, %f233;
	fma.rn.ftz.f32 	%f238, %f12, %f229, %f235;
	ld.u32 	%r68, [%rd30+8];
	mul.wide.u32 	%rd35, %r68, 12;
	add.s64 	%rd36, %rd6, %rd35;
	ld.f32 	%f239, [%rd36];
	ld.f32 	%f240, [%rd36+4];
	ld.f32 	%f241, [%rd36+8];
	fma.rn.ftz.f32 	%f725, %f736, %f239, %f236;
	fma.rn.ftz.f32 	%f724, %f736, %f240, %f237;
	fma.rn.ftz.f32 	%f723, %f736, %f241, %f238;
	bra.uni 	$L__BB0_4;

$L__BB0_1:
	cvt.u32.u64 	%r57, %rd2;
	shr.s32 	%r222, %r57, 2;
	mov.u32 	%r55, 3;
	// begin inline asm
	call _optix_set_payload, (%r55, %r222);
	// end inline asm
	mov.f32 	%f723, %f15;
	mov.f32 	%f724, %f14;
	mov.f32 	%f725, %f13;

$L__BB0_4:
	mov.u32 	%r69, 2;
	// begin inline asm
	call _optix_set_payload, (%r69, %r221);
	// end inline asm
	ld.f32 	%f745, [%rd17+156];
	ld.v4.f32 	{%f242, %f243, %f244, %f746}, [%rd17+112];
	ld.f32 	%f728, [%rd17+80];
	setp.lt.ftz.f32 	%p5, %f728, 0f00000000;
	@%p5 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_5;

$L__BB0_6:
	ld.u64 	%rd7, [%rd17+8];
	ld.u32 	%r71, [%rd17+100];
	setp.eq.s32 	%p6, %r71, 9;
	@%p6 bra 	$L__BB0_11;

	setp.ne.s32 	%p7, %r71, 10;
	@%p7 bra 	$L__BB0_12;

	ld.u8 	%rs1, [%rd17+188];
	and.b16  	%rs2, %rs1, 64;
	setp.eq.s16 	%p8, %rs2, 0;
	@%p8 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	mul.lo.s64 	%rd39, %rd3, 12;
	add.s64 	%rd40, %rd7, %rd39;
	ld.f32 	%f247, [%rd40];
	ld.f32 	%f248, [%rd40+4];
	ld.f32 	%f249, [%rd40+8];
	mul.lo.s64 	%rd41, %rd4, 12;
	add.s64 	%rd42, %rd7, %rd41;
	ld.f32 	%f250, [%rd42];
	mul.ftz.f32 	%f251, %f735, %f250;
	ld.f32 	%f252, [%rd42+4];
	mul.ftz.f32 	%f253, %f735, %f252;
	ld.f32 	%f254, [%rd42+8];
	mul.ftz.f32 	%f255, %f735, %f254;
	fma.rn.ftz.f32 	%f256, %f12, %f247, %f251;
	fma.rn.ftz.f32 	%f257, %f12, %f248, %f253;
	fma.rn.ftz.f32 	%f258, %f12, %f249, %f255;
	mul.lo.s64 	%rd43, %rd5, 12;
	add.s64 	%rd44, %rd7, %rd43;
	ld.f32 	%f259, [%rd44];
	ld.f32 	%f260, [%rd44+4];
	ld.f32 	%f261, [%rd44+8];
	fma.rn.ftz.f32 	%f728, %f736, %f259, %f256;
	fma.rn.ftz.f32 	%f727, %f736, %f260, %f257;
	fma.rn.ftz.f32 	%f726, %f736, %f261, %f258;
	bra.uni 	$L__BB0_12;

$L__BB0_5:
	ld.f32 	%f727, [%rd17+84];
	ld.f32 	%f726, [%rd17+88];
	bra.uni 	$L__BB0_12;

$L__BB0_11:
	mul.wide.u32 	%rd45, %r222, 12;
	add.s64 	%rd46, %rd7, %rd45;
	ld.f32 	%f728, [%rd46];
	ld.f32 	%f727, [%rd46+4];
	ld.f32 	%f726, [%rd46+8];
	bra.uni 	$L__BB0_12;

$L__BB0_9:
	mul.lo.s64 	%rd37, %rd2, 12;
	add.s64 	%rd38, %rd7, %rd37;
	ld.f32 	%f728, [%rd38];
	ld.f32 	%f727, [%rd38+4];
	ld.f32 	%f726, [%rd38+8];

$L__BB0_12:
	mul.ftz.f32 	%f749, %f242, %f728;
	mul.ftz.f32 	%f748, %f243, %f727;
	mul.ftz.f32 	%f747, %f244, %f726;
	ld.u32 	%r72, [%rd17+224];
	setp.eq.s32 	%p9, %r72, 0;
	@%p9 bra 	$L__BB0_21;

	ld.u64 	%rd8, [%rd17+40];
	setp.eq.s64 	%p10, %rd8, 0;
	mov.f32 	%f731, 0f3F7EB852;
	mov.f32 	%f730, 0f3BA3D70A;
	mov.f32 	%f729, 0f3F000000;
	mov.f32 	%f732, %f731;
	mov.f32 	%f733, %f730;
	mov.f32 	%f734, %f731;
	@%p10 bra 	$L__BB0_15;

	ld.u64 	%rd47, [%rd17+48];
	mul.lo.s64 	%rd48, %rd2, 12;
	add.s64 	%rd49, %rd47, %rd48;
	ld.u32 	%r73, [%rd49];
	mul.wide.u32 	%rd50, %r73, 8;
	add.s64 	%rd51, %rd8, %rd50;
	ld.v2.f32 	{%f733, %f734}, [%rd51];
	ld.u32 	%r74, [%rd49+4];
	mul.wide.u32 	%rd52, %r74, 8;
	add.s64 	%rd53, %rd8, %rd52;
	ld.v2.f32 	{%f731, %f732}, [%rd53];
	ld.u32 	%r75, [%rd49+8];
	mul.wide.u32 	%rd54, %r75, 8;
	add.s64 	%rd55, %rd8, %rd54;
	ld.v2.f32 	{%f729, %f730}, [%rd55];
	mul.ftz.f32 	%f274, %f735, %f731;
	mul.ftz.f32 	%f275, %f735, %f732;
	fma.rn.ftz.f32 	%f276, %f12, %f733, %f274;
	fma.rn.ftz.f32 	%f277, %f12, %f734, %f275;
	fma.rn.ftz.f32 	%f735, %f736, %f729, %f276;
	fma.rn.ftz.f32 	%f736, %f736, %f730, %f277;

$L__BB0_15:
	ld.u64 	%rd56, [%rd17+192];
	ld.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p11, %rd9, 0;
	@%p11 bra 	$L__BB0_17;

	tex.2d.v4.f32.f32 	{%f278, %f279, %f280, %f281}, [%rd9, {%f735, %f736}];
	mul.ftz.f32 	%f749, %f749, %f278;
	mul.ftz.f32 	%f748, %f748, %f279;
	mul.ftz.f32 	%f747, %f747, %f280;
	mul.ftz.f32 	%f746, %f746, %f281;

$L__BB0_17:
	ld.u64 	%rd57, [%rd17+200];
	ld.u64 	%rd10, [%rd57];
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB0_19;

	tex.2d.v4.f32.f32 	{%f282, %f283, %f284, %f285}, [%rd10, {%f735, %f736}];
	mul.ftz.f32 	%f745, %f745, %f282;

$L__BB0_19:
	ld.u64 	%rd58, [%rd17+216];
	ld.u64 	%rd11, [%rd58];
	setp.eq.s64 	%p13, %rd11, 0;
	@%p13 bra 	$L__BB0_21;

	sub.ftz.f32 	%f286, %f732, %f730;
	sub.ftz.f32 	%f287, %f733, %f729;
	mul.ftz.f32 	%f288, %f286, %f287;
	sub.ftz.f32 	%f289, %f734, %f730;
	sub.ftz.f32 	%f290, %f731, %f729;
	mul.ftz.f32 	%f291, %f290, %f289;
	sub.ftz.f32 	%f292, %f288, %f291;
	rcp.approx.ftz.f32 	%f293, %f292;
	sub.ftz.f32 	%f294, %f1, %f7;
	mul.ftz.f32 	%f295, %f294, %f286;
	sub.ftz.f32 	%f296, %f2, %f8;
	mul.ftz.f32 	%f297, %f296, %f286;
	sub.ftz.f32 	%f298, %f3, %f9;
	mul.ftz.f32 	%f299, %f298, %f286;
	sub.ftz.f32 	%f300, %f4, %f7;
	mul.ftz.f32 	%f301, %f300, %f289;
	sub.ftz.f32 	%f302, %f5, %f8;
	mul.ftz.f32 	%f303, %f302, %f289;
	sub.ftz.f32 	%f304, %f6, %f9;
	mul.ftz.f32 	%f305, %f304, %f289;
	sub.ftz.f32 	%f306, %f295, %f301;
	sub.ftz.f32 	%f307, %f297, %f303;
	sub.ftz.f32 	%f308, %f299, %f305;
	mul.ftz.f32 	%f309, %f306, %f293;
	mul.ftz.f32 	%f310, %f307, %f293;
	mul.ftz.f32 	%f311, %f308, %f293;
	mul.ftz.f32 	%f312, %f294, %f290;
	mul.ftz.f32 	%f313, %f296, %f290;
	mul.ftz.f32 	%f314, %f298, %f290;
	mul.ftz.f32 	%f315, %f300, %f287;
	mul.ftz.f32 	%f316, %f302, %f287;
	mul.ftz.f32 	%f317, %f304, %f287;
	sub.ftz.f32 	%f318, %f315, %f312;
	sub.ftz.f32 	%f319, %f316, %f313;
	sub.ftz.f32 	%f320, %f317, %f314;
	mul.ftz.f32 	%f321, %f318, %f293;
	mul.ftz.f32 	%f322, %f319, %f293;
	mul.ftz.f32 	%f323, %f320, %f293;
	tex.2d.v4.f32.f32 	{%f324, %f325, %f326, %f327}, [%rd11, {%f735, %f736}];
	mul.ftz.f32 	%f328, %f725, %f725;
	fma.rn.ftz.f32 	%f329, %f724, %f724, %f328;
	fma.rn.ftz.f32 	%f330, %f723, %f723, %f329;
	rsqrt.approx.ftz.f32 	%f331, %f330;
	mul.ftz.f32 	%f332, %f310, %f310;
	fma.rn.ftz.f32 	%f333, %f309, %f309, %f332;
	fma.rn.ftz.f32 	%f334, %f311, %f311, %f333;
	rsqrt.approx.ftz.f32 	%f335, %f334;
	mul.ftz.f32 	%f336, %f309, %f335;
	mul.ftz.f32 	%f337, %f310, %f335;
	mul.ftz.f32 	%f338, %f311, %f335;
	mul.ftz.f32 	%f339, %f324, %f336;
	mul.ftz.f32 	%f340, %f324, %f337;
	mul.ftz.f32 	%f341, %f324, %f338;
	fma.rn.ftz.f32 	%f342, %f725, %f331, %f339;
	fma.rn.ftz.f32 	%f343, %f724, %f331, %f340;
	fma.rn.ftz.f32 	%f344, %f723, %f331, %f341;
	ld.f32 	%f345, [%rd17+184];
	mul.ftz.f32 	%f346, %f325, %f345;
	mul.ftz.f32 	%f347, %f322, %f322;
	fma.rn.ftz.f32 	%f348, %f321, %f321, %f347;
	fma.rn.ftz.f32 	%f349, %f323, %f323, %f348;
	rsqrt.approx.ftz.f32 	%f350, %f349;
	mul.ftz.f32 	%f351, %f321, %f350;
	mul.ftz.f32 	%f352, %f322, %f350;
	mul.ftz.f32 	%f353, %f323, %f350;
	fma.rn.ftz.f32 	%f725, %f346, %f351, %f342;
	fma.rn.ftz.f32 	%f724, %f346, %f352, %f343;
	fma.rn.ftz.f32 	%f723, %f346, %f353, %f344;

$L__BB0_21:
	mov.u32 	%r77, 0;
	// begin inline asm
	call (%r76), _optix_get_payload, (%r77);
	// end inline asm
	mov.u32 	%r79, 1;
	// begin inline asm
	call (%r78), _optix_get_payload, (%r79);
	// end inline asm
	cvt.u64.u32 	%rd59, %r76;
	cvt.u64.u32 	%rd60, %r78;
	bfi.b64 	%rd12, %rd59, %rd60, 32, 32;
	// begin inline asm
	call (%f354), _optix_get_ray_tmax, ();
	// end inline asm
	st.f32 	[%rd12+108], %f354;
	setp.geu.ftz.f32 	%p14, %f746, 0f3F800000;
	@%p14 bra 	$L__BB0_24;

	ld.u32 	%r80, [%rd12+28];
	mad.lo.s32 	%r81, %r80, 1664525, 1013904223;
	st.u32 	[%rd12+28], %r81;
	and.b32  	%r82, %r81, 16777215;
	cvt.rn.f32.u32 	%f355, %r82;
	mov.f32 	%f356, 0f4B800000;
	div.approx.ftz.f32 	%f357, %f355, %f356;
	setp.ltu.ftz.f32 	%p15, %f357, %f746;
	@%p15 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_23;

$L__BB0_24:
	mul.ftz.f32 	%f360, %f14, %f14;
	fma.rn.ftz.f32 	%f361, %f13, %f13, %f360;
	fma.rn.ftz.f32 	%f362, %f15, %f15, %f361;
	rsqrt.approx.ftz.f32 	%f363, %f362;
	mul.ftz.f32 	%f752, %f13, %f363;
	mul.ftz.f32 	%f751, %f14, %f363;
	mul.ftz.f32 	%f750, %f15, %f363;
	mul.ftz.f32 	%f364, %f725, %f725;
	fma.rn.ftz.f32 	%f365, %f724, %f724, %f364;
	fma.rn.ftz.f32 	%f366, %f723, %f723, %f365;
	rsqrt.approx.ftz.f32 	%f367, %f366;
	mul.ftz.f32 	%f755, %f725, %f367;
	mul.ftz.f32 	%f754, %f724, %f367;
	mul.ftz.f32 	%f753, %f723, %f367;
	ld.f32 	%f92, [%rd12+112];
	ld.f32 	%f93, [%rd12+116];
	mul.ftz.f32 	%f368, %f751, %f93;
	fma.rn.ftz.f32 	%f369, %f92, %f752, %f368;
	ld.f32 	%f94, [%rd12+120];
	fma.rn.ftz.f32 	%f370, %f750, %f94, %f369;
	setp.ge.ftz.f32 	%p16, %f370, 0f00000000;
	ld.u32 	%r86, [%rd17+188];
	or.b32  	%r87, %r86, 16;
	selp.b32 	%r88, %r87, %r86, %p16;
	ld.u32 	%r89, [%rd12+12];
	or.b32  	%r7, %r88, %r89;
	st.u32 	[%rd12+12], %r7;
	and.b32  	%r90, %r7, 16;
	setp.ne.s32 	%p17, %r90, 0;
	@%p17 bra 	$L__BB0_26;

	neg.ftz.f32 	%f752, %f752;
	neg.ftz.f32 	%f751, %f751;
	neg.ftz.f32 	%f750, %f750;
	neg.ftz.f32 	%f755, %f755;
	neg.ftz.f32 	%f754, %f754;
	neg.ftz.f32 	%f753, %f753;

$L__BB0_26:
	ld.const.f32 	%f107, [params+76];
	fma.rn.ftz.f32 	%f371, %f750, %f107, %f18;
	fma.rn.ftz.f32 	%f372, %f751, %f107, %f17;
	fma.rn.ftz.f32 	%f373, %f752, %f107, %f16;
	st.v2.f32 	[%rd12+96], {%f373, %f372};
	st.f32 	[%rd12+104], %f371;
	mov.f32 	%f374, 0f00000000;
	st.v4.f32 	[%rd12+48], {%f374, %f374, %f374, %f374};
	and.b32  	%r91, %r7, 16777216;
	setp.eq.s32 	%p18, %r91, 0;
	@%p18 bra 	$L__BB0_28;

	ld.f32 	%f375, [%rd12+16];
	mul.ftz.f32 	%f376, %f749, %f375;
	st.f32 	[%rd12+16], %f376;
	ld.f32 	%f377, [%rd12+20];
	mul.ftz.f32 	%f378, %f748, %f377;
	st.f32 	[%rd12+20], %f378;
	ld.f32 	%f379, [%rd12+24];
	mul.ftz.f32 	%f380, %f747, %f379;
	st.f32 	[%rd12+24], %f380;
	and.b32  	%r92, %r7, -16777217;
	st.u32 	[%rd12+12], %r92;

$L__BB0_28:
	ld.u32 	%r93, [%rd12+44];
	setp.ne.s32 	%p19, %r93, 0;
	@%p19 bra 	$L__BB0_30;

	ld.const.v2.f32 	{%f381, %f382}, [params+144];
	mul.ftz.f32 	%f385, %f754, %f382;
	fma.rn.ftz.f32 	%f386, %f755, %f381, %f385;
	ld.const.f32 	%f387, [params+152];
	ld.const.v2.f32 	{%f388, %f389}, [params+160];
	mul.ftz.f32 	%f392, %f754, %f389;
	fma.rn.ftz.f32 	%f393, %f755, %f388, %f392;
	ld.const.f32 	%f394, [params+168];
	ld.const.v2.f32 	{%f395, %f396}, [params+176];
	mul.ftz.f32 	%f399, %f754, %f396;
	fma.rn.ftz.f32 	%f400, %f755, %f395, %f399;
	ld.const.f32 	%f401, [params+184];
	fma.rn.ftz.f32 	%f402, %f753, %f401, %f400;
	fma.rn.ftz.f32 	%f403, %f753, %f394, %f393;
	fma.rn.ftz.f32 	%f404, %f753, %f387, %f386;
	st.v2.f32 	[%rd12+32], {%f404, %f403};
	st.f32 	[%rd12+40], %f402;

$L__BB0_30:
	mul.ftz.f32 	%f405, %f754, %f93;
	fma.rn.ftz.f32 	%f406, %f755, %f92, %f405;
	fma.rn.ftz.f32 	%f407, %f753, %f94, %f406;
	ld.f32 	%f408, [%rd17+140];
	mul.ftz.f32 	%f409, %f408, %f407;
	mul.ftz.f32 	%f410, %f747, %f409;
	mul.ftz.f32 	%f411, %f748, %f409;
	mul.ftz.f32 	%f412, %f749, %f409;
	st.v2.f32 	[%rd12], {%f412, %f411};
	st.f32 	[%rd12+8], %f410;
	ld.u32 	%r94, [%rd12+28];
	mad.lo.s32 	%r95, %r94, 1664525, 1013904223;
	and.b32  	%r96, %r95, 16777215;
	cvt.rn.f32.u32 	%f413, %r96;
	mov.f32 	%f414, 0f4B800000;
	div.approx.ftz.f32 	%f415, %f413, %f414;
	mad.lo.s32 	%r8, %r95, 1664525, 1013904223;
	st.u32 	[%rd12+28], %r8;
	and.b32  	%r97, %r8, 16777215;
	cvt.rn.f32.u32 	%f416, %r97;
	div.approx.ftz.f32 	%f417, %f416, %f414;
	mul.ftz.f32 	%f418, %f415, 0f40C90FDB;
	sqrt.approx.ftz.f32 	%f419, %f417;
	cos.approx.ftz.f32 	%f420, %f418;
	mul.ftz.f32 	%f108, %f419, %f420;
	sin.approx.ftz.f32 	%f421, %f418;
	mul.ftz.f32 	%f109, %f419, %f421;
	mul.ftz.f32 	%f422, %f108, %f108;
	sub.ftz.f32 	%f424, %f206, %f422;
	mul.ftz.f32 	%f425, %f109, %f109;
	sub.ftz.f32 	%f110, %f424, %f425;
	st.f32 	[%rd12+128], %f108;
	st.f32 	[%rd12+132], %f109;
	st.f32 	[%rd12+136], %f110;
	setp.eq.ftz.f32 	%p20, %f745, 0f00000000;
	@%p20 bra 	$L__BB0_34;
	bra.uni 	$L__BB0_31;

$L__BB0_34:
	setp.leu.ftz.f32 	%p22, %f110, 0f00000000;
	mov.f32 	%f757, 0f00000000;
	@%p22 bra 	$L__BB0_36;

	sqrt.approx.ftz.f32 	%f757, %f110;

$L__BB0_36:
	mov.b32 	%r101, %f753;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r102, 1065353216;
	mov.b32 	%f515, %r103;
	mul.ftz.f32 	%f516, %f757, %f515;
	add.ftz.f32 	%f517, %f753, %f515;
	mul.ftz.f32 	%f518, %f754, %f109;
	fma.rn.ftz.f32 	%f519, %f755, %f108, %f518;
	fma.rn.ftz.f32 	%f520, %f517, %f516, %f519;
	abs.ftz.f32 	%f521, %f753;
	add.ftz.f32 	%f522, %f521, 0f3F800000;
	div.approx.ftz.f32 	%f523, %f520, %f522;
	mul.ftz.f32 	%f524, %f755, %f523;
	mul.ftz.f32 	%f525, %f754, %f523;
	mul.ftz.f32 	%f526, %f517, %f523;
	sub.ftz.f32 	%f760, %f524, %f108;
	sub.ftz.f32 	%f759, %f525, %f109;
	sub.ftz.f32 	%f758, %f526, %f516;
	st.f32 	[%rd12+128], %f760;
	st.f32 	[%rd12+132], %f759;
	st.f32 	[%rd12+136], %f758;
	mul.ftz.f32 	%f761, %f757, 0f3EA2F983;
	st.v4.f32 	[%rd12+48], {%f749, %f748, %f747, %f761};
	bra.uni 	$L__BB0_37;

$L__BB0_31:
	setp.leu.ftz.f32 	%p21, %f110, 0f00000000;
	mov.f32 	%f756, %f374;
	@%p21 bra 	$L__BB0_33;

	sqrt.approx.ftz.f32 	%f756, %f110;

$L__BB0_33:
	mov.b32 	%r98, %f753;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r99, 1065353216;
	mov.b32 	%f427, %r100;
	mul.ftz.f32 	%f428, %f756, %f427;
	add.ftz.f32 	%f429, %f753, %f427;
	mul.ftz.f32 	%f430, %f754, %f109;
	fma.rn.ftz.f32 	%f431, %f755, %f108, %f430;
	fma.rn.ftz.f32 	%f432, %f429, %f428, %f431;
	abs.ftz.f32 	%f433, %f753;
	add.ftz.f32 	%f434, %f433, 0f3F800000;
	div.approx.ftz.f32 	%f436, %f432, %f434;
	mul.ftz.f32 	%f437, %f755, %f436;
	mul.ftz.f32 	%f438, %f754, %f436;
	mul.ftz.f32 	%f439, %f429, %f436;
	sub.ftz.f32 	%f760, %f437, %f108;
	sub.ftz.f32 	%f759, %f438, %f109;
	sub.ftz.f32 	%f758, %f439, %f428;
	st.f32 	[%rd12+128], %f760;
	st.f32 	[%rd12+132], %f759;
	st.f32 	[%rd12+136], %f758;
	mul.ftz.f32 	%f440, %f745, %f745;
	add.ftz.f32 	%f441, %f440, 0f3EA8F5C3;
	add.ftz.f32 	%f442, %f440, 0f3DB851EC;
	div.approx.ftz.f32 	%f443, %f440, %f441;
	div.approx.ftz.f32 	%f444, %f440, %f442;
	fma.rn.ftz.f32 	%f445, %f443, 0fBF000000, 0f3F800000;
	fma.rn.ftz.f32 	%f446, %f444, 0f3EE66666, 0f00000000;
	mul.ftz.f32 	%f448, %f754, %f759;
	fma.rn.ftz.f32 	%f449, %f755, %f760, %f448;
	fma.rn.ftz.f32 	%f450, %f753, %f758, %f449;
	ld.f32 	%f451, [%rd12+112];
	ld.f32 	%f452, [%rd12+116];
	mul.ftz.f32 	%f453, %f754, %f452;
	fma.rn.ftz.f32 	%f454, %f755, %f451, %f453;
	ld.f32 	%f455, [%rd12+120];
	fma.rn.ftz.f32 	%f456, %f753, %f455, %f454;
	min.ftz.f32 	%f457, %f450, %f206;
	max.ftz.f32 	%f458, %f374, %f457;
	min.ftz.f32 	%f459, %f456, %f206;
	max.ftz.f32 	%f460, %f374, %f459;
	mul.ftz.f32 	%f461, %f458, %f458;
	mul.ftz.f32 	%f462, %f460, %f460;
	sub.ftz.f32 	%f463, %f206, %f461;
	sub.ftz.f32 	%f464, %f206, %f462;
	mul.ftz.f32 	%f465, %f463, %f464;
	sqrt.approx.ftz.f32 	%f466, %f465;
	mul.ftz.f32 	%f467, %f755, %f458;
	mul.ftz.f32 	%f468, %f754, %f458;
	mul.ftz.f32 	%f469, %f753, %f458;
	sub.ftz.f32 	%f470, %f760, %f467;
	sub.ftz.f32 	%f471, %f759, %f468;
	sub.ftz.f32 	%f472, %f758, %f469;
	mul.ftz.f32 	%f473, %f471, %f471;
	fma.rn.ftz.f32 	%f474, %f470, %f470, %f473;
	fma.rn.ftz.f32 	%f475, %f472, %f472, %f474;
	rsqrt.approx.ftz.f32 	%f476, %f475;
	mul.ftz.f32 	%f477, %f470, %f476;
	mul.ftz.f32 	%f478, %f471, %f476;
	mul.ftz.f32 	%f479, %f472, %f476;
	mul.ftz.f32 	%f480, %f755, %f460;
	mul.ftz.f32 	%f481, %f754, %f460;
	mul.ftz.f32 	%f482, %f753, %f460;
	sub.ftz.f32 	%f483, %f451, %f480;
	sub.ftz.f32 	%f484, %f452, %f481;
	sub.ftz.f32 	%f485, %f455, %f482;
	mul.ftz.f32 	%f486, %f484, %f484;
	fma.rn.ftz.f32 	%f487, %f483, %f483, %f486;
	fma.rn.ftz.f32 	%f488, %f485, %f485, %f487;
	rsqrt.approx.ftz.f32 	%f489, %f488;
	mul.ftz.f32 	%f490, %f483, %f489;
	mul.ftz.f32 	%f491, %f484, %f489;
	mul.ftz.f32 	%f492, %f485, %f489;
	mul.ftz.f32 	%f493, %f478, %f491;
	fma.rn.ftz.f32 	%f494, %f477, %f490, %f493;
	fma.rn.ftz.f32 	%f495, %f479, %f492, %f494;
	min.ftz.f32 	%f496, %f495, %f206;
	max.ftz.f32 	%f497, %f374, %f496;
	mul.ftz.f32 	%f498, %f466, %f497;
	max.ftz.f32 	%f499, %f458, %f460;
	div.approx.ftz.f32 	%f500, %f498, %f499;
	fma.rn.ftz.f32 	%f501, %f446, %f500, %f445;
	mul.ftz.f32 	%f502, %f458, %f501;
	mul.ftz.f32 	%f761, %f502, 0f3EA2F983;
	abs.ftz.f32 	%f503, %f450;
	mul.ftz.f32 	%f504, %f749, 0f3EA2F983;
	mul.ftz.f32 	%f505, %f504, %f503;
	mul.ftz.f32 	%f506, %f748, 0f3EA2F983;
	mul.ftz.f32 	%f507, %f506, %f503;
	mul.ftz.f32 	%f508, %f747, 0f3EA2F983;
	mul.ftz.f32 	%f509, %f508, %f503;
	rcp.approx.ftz.f32 	%f510, %f761;
	mul.ftz.f32 	%f511, %f509, %f510;
	mul.ftz.f32 	%f512, %f507, %f510;
	mul.ftz.f32 	%f513, %f505, %f510;
	st.v4.f32 	[%rd12+48], {%f513, %f512, %f511, %f761};

$L__BB0_37:
	setp.le.ftz.f32 	%p23, %f761, 0f00000000;
	@%p23 bra 	$L__BB0_39;

	mul.ftz.f32 	%f527, %f751, %f759;
	fma.rn.ftz.f32 	%f528, %f752, %f760, %f527;
	fma.rn.ftz.f32 	%f529, %f750, %f758, %f528;
	setp.gtu.ftz.f32 	%p24, %f529, 0f3A83126F;
	@%p24 bra 	$L__BB0_40;

$L__BB0_39:
	ld.u32 	%r104, [%rd12+12];
	or.b32  	%r105, %r104, -2147483648;
	st.u32 	[%rd12+12], %r105;

$L__BB0_40:
	ld.const.u32 	%r9, [params+192];
	setp.eq.s32 	%p25, %r9, 0;
	@%p25 bra 	$L__BB0_63;

	mad.lo.s32 	%r106, %r8, 1664525, 1013904223;
	and.b32  	%r107, %r106, 16777215;
	cvt.rn.f32.u32 	%f530, %r107;
	div.approx.ftz.f32 	%f127, %f530, %f414;
	mad.lo.s32 	%r10, %r106, 1664525, 1013904223;
	mov.u64 	%rd66, 0;
	st.u32 	[%rd12+28], %r10;
	and.b32  	%r108, %r10, 16777215;
	cvt.rn.f32.u32 	%f532, %r108;
	div.approx.ftz.f32 	%f128, %f532, %f414;
	setp.eq.s32 	%p26, %r9, 1;
	@%p26 bra 	$L__BB0_43;

	mad.lo.s32 	%r109, %r10, 1664525, 1013904223;
	st.u32 	[%rd12+28], %r109;
	and.b32  	%r110, %r109, 16777215;
	cvt.rn.f32.u32 	%f533, %r110;
	div.approx.ftz.f32 	%f535, %f533, %f414;
	cvt.rn.f32.u32 	%f536, %r9;
	mul.ftz.f32 	%f537, %f535, %f536;
	cvt.rmi.ftz.f32.f32 	%f538, %f537;
	cvt.rzi.ftz.u32.f32 	%r111, %f538;
	add.s32 	%r112, %r9, -1;
	min.u32 	%r113, %r111, %r112;
	cvt.s64.s32 	%rd66, %r113;

$L__BB0_43:
	ld.const.u64 	%rd62, [params+200];
	cvta.to.global.u64 	%rd63, %rd62;
	mul.lo.s64 	%rd64, %rd66, 80;
	add.s64 	%rd15, %rd63, %rd64;
	ld.global.f32 	%f129, [%rd15];
	ld.global.f32 	%f130, [%rd15+4];
	ld.global.f32 	%f131, [%rd15+8];
	ld.global.f32 	%f132, [%rd15+16];
	ld.global.f32 	%f133, [%rd15+20];
	ld.global.f32 	%f134, [%rd15+24];
	ld.global.f32 	%f135, [%rd15+28];
	ld.global.u32 	%r114, [%rd15+12];
	setp.eq.s32 	%p27, %r114, 0;
	@%p27 bra 	$L__BB0_48;

	ld.global.f32 	%f136, [%rd15+44];
	ld.f32 	%f137, [%rd12+96];
	sub.ftz.f32 	%f540, %f137, %f129;
	ld.f32 	%f138, [%rd12+100];
	sub.ftz.f32 	%f541, %f138, %f130;
	ld.f32 	%f139, [%rd12+104];
	sub.ftz.f32 	%f542, %f139, %f131;
	mul.ftz.f32 	%f543, %f541, %f541;
	fma.rn.ftz.f32 	%f544, %f540, %f540, %f543;
	fma.rn.ftz.f32 	%f545, %f542, %f542, %f544;
	rsqrt.approx.ftz.f32 	%f546, %f545;
	mul.ftz.f32 	%f140, %f540, %f546;
	mul.ftz.f32 	%f141, %f541, %f546;
	mul.ftz.f32 	%f142, %f542, %f546;
	mul.ftz.f32 	%f548, %f127, 0f40C90FDB;
	cos.approx.ftz.f32 	%f549, %f548;
	sqrt.approx.ftz.f32 	%f550, %f128;
	mul.ftz.f32 	%f143, %f550, %f549;
	sin.approx.ftz.f32 	%f551, %f548;
	mul.ftz.f32 	%f144, %f550, %f551;
	mul.ftz.f32 	%f552, %f143, %f143;
	sub.ftz.f32 	%f553, %f206, %f552;
	mul.ftz.f32 	%f554, %f144, %f144;
	sub.ftz.f32 	%f145, %f553, %f554;
	setp.leu.ftz.f32 	%p28, %f145, 0f00000000;
	mov.f32 	%f770, 0f00000000;
	mov.f32 	%f762, %f770;
	@%p28 bra 	$L__BB0_46;

	sqrt.approx.ftz.f32 	%f762, %f145;

$L__BB0_46:
	mov.b32 	%r115, %f142;
	and.b32  	%r116, %r115, -2147483648;
	or.b32  	%r117, %r116, 1065353216;
	mov.b32 	%f557, %r117;
	mul.ftz.f32 	%f558, %f762, %f557;
	add.ftz.f32 	%f559, %f142, %f557;
	mul.ftz.f32 	%f560, %f141, %f144;
	fma.rn.ftz.f32 	%f561, %f140, %f143, %f560;
	fma.rn.ftz.f32 	%f562, %f559, %f558, %f561;
	abs.ftz.f32 	%f563, %f142;
	add.ftz.f32 	%f564, %f563, 0f3F800000;
	div.approx.ftz.f32 	%f565, %f562, %f564;
	mul.ftz.f32 	%f566, %f140, %f565;
	mul.ftz.f32 	%f567, %f141, %f565;
	mul.ftz.f32 	%f568, %f559, %f565;
	sub.ftz.f32 	%f569, %f566, %f143;
	sub.ftz.f32 	%f570, %f567, %f144;
	sub.ftz.f32 	%f571, %f568, %f558;
	fma.rn.ftz.f32 	%f572, %f136, %f569, %f129;
	fma.rn.ftz.f32 	%f573, %f136, %f570, %f130;
	fma.rn.ftz.f32 	%f574, %f136, %f571, %f131;
	sub.ftz.f32 	%f763, %f572, %f137;
	sub.ftz.f32 	%f764, %f573, %f138;
	sub.ftz.f32 	%f765, %f574, %f139;
	mul.ftz.f32 	%f575, %f764, %f764;
	fma.rn.ftz.f32 	%f576, %f763, %f763, %f575;
	fma.rn.ftz.f32 	%f577, %f765, %f765, %f576;
	sqrt.approx.ftz.f32 	%f766, %f577;
	setp.leu.ftz.f32 	%p29, %f766, 0f358637BD;
	@%p29 bra 	$L__BB0_51;

	rcp.approx.ftz.f32 	%f578, %f766;
	mul.ftz.f32 	%f763, %f763, %f578;
	mul.ftz.f32 	%f764, %f764, %f578;
	mul.ftz.f32 	%f765, %f765, %f578;
	cvt.rn.f32.u32 	%f579, %r9;
	mul.ftz.f32 	%f767, %f132, %f579;
	mul.ftz.f32 	%f768, %f133, %f579;
	mul.ftz.f32 	%f769, %f134, %f579;
	mul.ftz.f32 	%f580, %f766, %f766;
	div.approx.ftz.f32 	%f770, %f580, %f135;
	bra.uni 	$L__BB0_51;

$L__BB0_23:
	st.v2.f32 	[%rd12+96], {%f16, %f17};
	st.f32 	[%rd12+104], %f18;
	mov.f32 	%f358, 0f00000000;
	st.v2.f32 	[%rd12], {%f358, %f358};
	st.u32 	[%rd12+8], %r77;
	st.v4.f32 	[%rd12+48], {%f206, %f206, %f206, %f206};
	ld.u32 	%r84, [%rd12+44];
	add.s32 	%r85, %r84, -1;
	st.u32 	[%rd12+44], %r85;
	bra.uni 	$L__BB0_63;

$L__BB0_48:
	ld.global.f32 	%f583, [%rd15+32];
	ld.global.f32 	%f584, [%rd15+36];
	ld.global.f32 	%f585, [%rd15+40];
	fma.rn.ftz.f32 	%f586, %f127, %f583, %f129;
	fma.rn.ftz.f32 	%f587, %f127, %f584, %f130;
	fma.rn.ftz.f32 	%f588, %f127, %f585, %f131;
	ld.global.f32 	%f589, [%rd15+48];
	ld.global.f32 	%f590, [%rd15+52];
	ld.global.f32 	%f591, [%rd15+56];
	fma.rn.ftz.f32 	%f592, %f128, %f589, %f586;
	fma.rn.ftz.f32 	%f593, %f128, %f590, %f587;
	fma.rn.ftz.f32 	%f594, %f128, %f591, %f588;
	ld.f32 	%f595, [%rd12+96];
	sub.ftz.f32 	%f763, %f592, %f595;
	ld.f32 	%f596, [%rd12+100];
	sub.ftz.f32 	%f764, %f593, %f596;
	ld.f32 	%f597, [%rd12+104];
	sub.ftz.f32 	%f765, %f594, %f597;
	mul.ftz.f32 	%f598, %f763, %f763;
	fma.rn.ftz.f32 	%f599, %f764, %f764, %f598;
	fma.rn.ftz.f32 	%f600, %f765, %f765, %f599;
	sqrt.approx.ftz.f32 	%f766, %f600;
	setp.leu.ftz.f32 	%p30, %f766, 0f358637BD;
	mov.f32 	%f770, 0f00000000;
	@%p30 bra 	$L__BB0_51;

	ld.global.f32 	%f603, [%rd15+64];
	ld.global.f32 	%f604, [%rd15+68];
	ld.global.f32 	%f605, [%rd15+72];
	rcp.approx.ftz.f32 	%f606, %f766;
	mul.ftz.f32 	%f763, %f763, %f606;
	mul.ftz.f32 	%f764, %f764, %f606;
	mul.ftz.f32 	%f765, %f765, %f606;
	mul.ftz.f32 	%f607, %f603, %f763;
	mul.ftz.f32 	%f608, %f604, %f764;
	neg.ftz.f32 	%f609, %f608;
	sub.ftz.f32 	%f610, %f609, %f607;
	mul.ftz.f32 	%f611, %f605, %f765;
	sub.ftz.f32 	%f166, %f610, %f611;
	setp.leu.ftz.f32 	%p31, %f166, 0f358637BD;
	@%p31 bra 	$L__BB0_51;

	cvt.rn.f32.u32 	%f612, %r9;
	mul.ftz.f32 	%f767, %f132, %f612;
	mul.ftz.f32 	%f768, %f133, %f612;
	mul.ftz.f32 	%f769, %f134, %f612;
	mul.ftz.f32 	%f613, %f135, %f166;
	mul.ftz.f32 	%f614, %f766, %f766;
	div.approx.ftz.f32 	%f770, %f614, %f613;

$L__BB0_51:
	setp.leu.ftz.f32 	%p32, %f770, 0f00000000;
	@%p32 bra 	$L__BB0_63;

	mul.ftz.f32 	%f615, %f749, %f767;
	mul.ftz.f32 	%f179, %f615, 0f3EA2F983;
	mul.ftz.f32 	%f616, %f748, %f768;
	mul.ftz.f32 	%f180, %f616, 0f3EA2F983;
	mul.ftz.f32 	%f617, %f747, %f769;
	mul.ftz.f32 	%f181, %f617, 0f3EA2F983;
	mul.ftz.f32 	%f618, %f754, %f764;
	fma.rn.ftz.f32 	%f619, %f755, %f763, %f618;
	fma.rn.ftz.f32 	%f182, %f753, %f765, %f619;
	@%p20 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_53;

$L__BB0_54:
	mul.ftz.f32 	%f681, %f182, 0f3EA2F983;
	mov.f32 	%f682, 0f00000000;
	max.ftz.f32 	%f771, %f682, %f681;
	bra.uni 	$L__BB0_55;

$L__BB0_53:
	mul.ftz.f32 	%f620, %f745, %f745;
	add.ftz.f32 	%f621, %f620, 0f3EA8F5C3;
	add.ftz.f32 	%f622, %f620, 0f3DB851EC;
	div.approx.ftz.f32 	%f623, %f620, %f621;
	div.approx.ftz.f32 	%f624, %f620, %f622;
	fma.rn.ftz.f32 	%f625, %f623, 0fBF000000, 0f3F800000;
	fma.rn.ftz.f32 	%f627, %f624, 0f3EE66666, 0f00000000;
	mov.f32 	%f628, 0f00000000;
	ld.f32 	%f629, [%rd12+112];
	ld.f32 	%f630, [%rd12+116];
	mul.ftz.f32 	%f631, %f754, %f630;
	fma.rn.ftz.f32 	%f632, %f755, %f629, %f631;
	ld.f32 	%f633, [%rd12+120];
	fma.rn.ftz.f32 	%f634, %f753, %f633, %f632;
	min.ftz.f32 	%f635, %f182, %f206;
	max.ftz.f32 	%f636, %f628, %f635;
	min.ftz.f32 	%f637, %f634, %f206;
	max.ftz.f32 	%f638, %f628, %f637;
	mul.ftz.f32 	%f639, %f636, %f636;
	mul.ftz.f32 	%f640, %f638, %f638;
	sub.ftz.f32 	%f641, %f206, %f639;
	sub.ftz.f32 	%f642, %f206, %f640;
	mul.ftz.f32 	%f643, %f641, %f642;
	sqrt.approx.ftz.f32 	%f644, %f643;
	mul.ftz.f32 	%f645, %f755, %f636;
	mul.ftz.f32 	%f646, %f754, %f636;
	mul.ftz.f32 	%f647, %f753, %f636;
	sub.ftz.f32 	%f648, %f763, %f645;
	sub.ftz.f32 	%f649, %f764, %f646;
	sub.ftz.f32 	%f650, %f765, %f647;
	mul.ftz.f32 	%f651, %f649, %f649;
	fma.rn.ftz.f32 	%f652, %f648, %f648, %f651;
	fma.rn.ftz.f32 	%f653, %f650, %f650, %f652;
	rsqrt.approx.ftz.f32 	%f654, %f653;
	mul.ftz.f32 	%f655, %f648, %f654;
	mul.ftz.f32 	%f656, %f649, %f654;
	mul.ftz.f32 	%f657, %f650, %f654;
	mul.ftz.f32 	%f658, %f755, %f638;
	mul.ftz.f32 	%f659, %f754, %f638;
	mul.ftz.f32 	%f660, %f753, %f638;
	sub.ftz.f32 	%f661, %f629, %f658;
	sub.ftz.f32 	%f662, %f630, %f659;
	sub.ftz.f32 	%f663, %f633, %f660;
	mul.ftz.f32 	%f664, %f662, %f662;
	fma.rn.ftz.f32 	%f665, %f661, %f661, %f664;
	fma.rn.ftz.f32 	%f666, %f663, %f663, %f665;
	rsqrt.approx.ftz.f32 	%f667, %f666;
	mul.ftz.f32 	%f668, %f661, %f667;
	mul.ftz.f32 	%f669, %f662, %f667;
	mul.ftz.f32 	%f670, %f663, %f667;
	mul.ftz.f32 	%f671, %f656, %f669;
	fma.rn.ftz.f32 	%f672, %f655, %f668, %f671;
	fma.rn.ftz.f32 	%f673, %f657, %f670, %f672;
	min.ftz.f32 	%f674, %f673, %f206;
	max.ftz.f32 	%f675, %f628, %f674;
	mul.ftz.f32 	%f676, %f644, %f675;
	max.ftz.f32 	%f677, %f636, %f638;
	div.approx.ftz.f32 	%f678, %f676, %f677;
	fma.rn.ftz.f32 	%f679, %f627, %f678, %f625;
	mul.ftz.f32 	%f680, %f636, %f679;
	mul.ftz.f32 	%f771, %f680, 0f3EA2F983;

$L__BB0_55:
	mul.ftz.f32 	%f683, %f751, %f764;
	fma.rn.ftz.f32 	%f684, %f752, %f763, %f683;
	fma.rn.ftz.f32 	%f685, %f750, %f765, %f684;
	setp.leu.ftz.f32 	%p34, %f685, 0f00000000;
	setp.leu.ftz.f32 	%p35, %f771, 0f00000000;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB0_63;

	setp.eq.ftz.f32 	%p37, %f179, 0f00000000;
	setp.eq.ftz.f32 	%p38, %f180, 0f00000000;
	and.pred  	%p39, %p37, %p38;
	setp.eq.ftz.f32 	%p40, %f181, 0f00000000;
	and.pred  	%p41, %p39, %p40;
	@%p41 bra 	$L__BB0_63;

	ld.const.u64 	%rd16, [params+280];
	ld.v4.f32 	{%f686, %f687, %f688, %f689}, [%rd12+96];
	sub.ftz.f32 	%f189, %f766, %f107;
	mov.u32 	%r223, 1065353216;
	mov.u32 	%r159, 4;
	mov.f32 	%f772, %f107;
	mov.u32 	%r224, %r223;
	mov.u32 	%r225, %r223;

$L__BB0_58:
	mov.u32 	%r220, 2;
	mov.f32 	%f773, 0f00000000;
	// begin inline asm
	call(%r223,%r224,%r225,%r124,%r125,%r126,%r127,%r128,%r129,%r130,%r131,%r132,%r133,%r134,%r135,%r136,%r137,%r138,%r139,%r140,%r141,%r142,%r143,%r144,%r145,%r146,%r147,%r148,%r149,%r150,%r151,%r152),_optix_trace_typed_32,(%r77,%rd16,%f686,%f687,%f688,%f763,%f764,%f765,%f772,%f189,%f773,%r79,%r77,%r79,%r220,%r79,%r159,%r223,%r224,%r225,%r77,%r192,%r193,%r194,%r195,%r196,%r197,%r198,%r199,%r200,%r201,%r202,%r203,%r204,%r205,%r206,%r207,%r208,%r209,%r210,%r211,%r212,%r213,%r214,%r215,%r216,%r217,%r218,%r219);
	// end inline asm
	mov.b32 	%f191, %r223;
	mov.b32 	%f192, %r224;
	mov.b32 	%f193, %r225;
	mul.ftz.f32 	%f702, %f191, %f192;
	mul.ftz.f32 	%f703, %f702, %f193;
	setp.lt.ftz.f32 	%p42, %f703, 0f358637BD;
	mov.f32 	%f774, %f773;
	mov.f32 	%f775, %f773;
	@%p42 bra 	$L__BB0_61;

	mov.b32 	%f704, %r124;
	add.ftz.f32 	%f705, %f107, %f704;
	add.ftz.f32 	%f772, %f772, %f705;
	setp.lt.ftz.f32 	%p43, %f772, %f189;
	setp.ne.s32 	%p44, %r124, 0;
	and.pred  	%p45, %p44, %p43;
	@%p45 bra 	$L__BB0_58;

	mov.b32 	%f775, %r225;
	mov.b32 	%f774, %r224;
	mov.b32 	%f773, %r223;

$L__BB0_61:
	setp.eq.ftz.f32 	%p46, %f773, 0f00000000;
	setp.eq.ftz.f32 	%p47, %f774, 0f00000000;
	setp.eq.ftz.f32 	%p48, %f775, 0f00000000;
	and.pred  	%p49, %p47, %p46;
	and.pred  	%p50, %p48, %p49;
	@%p50 bra 	$L__BB0_63;

	mul.ftz.f32 	%f706, %f770, %f770;
	fma.rn.ftz.f32 	%f707, %f771, %f771, %f706;
	div.approx.ftz.f32 	%f708, %f706, %f707;
	mul.ftz.f32 	%f709, %f182, %f708;
	div.approx.ftz.f32 	%f710, %f709, %f770;
	mul.ftz.f32 	%f711, %f179, %f773;
	mul.ftz.f32 	%f712, %f180, %f774;
	mul.ftz.f32 	%f713, %f181, %f775;
	ld.f32 	%f714, [%rd12];
	fma.rn.ftz.f32 	%f715, %f711, %f710, %f714;
	st.f32 	[%rd12], %f715;
	ld.f32 	%f716, [%rd12+4];
	fma.rn.ftz.f32 	%f717, %f712, %f710, %f716;
	st.f32 	[%rd12+4], %f717;
	ld.f32 	%f718, [%rd12+8];
	fma.rn.ftz.f32 	%f719, %f713, %f710, %f718;
	st.f32 	[%rd12+8], %f719;

$L__BB0_63:
	ret;

}

