# [doc = "Register `RCGCGPIO` reader"] pub struct R (crate :: R < RCGCGPIO_SPEC >) ; impl core :: ops :: Deref for R { type Target = crate :: R < RCGCGPIO_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl From < crate :: R < RCGCGPIO_SPEC > > for R { # [inline (always)] fn from (reader : crate :: R < RCGCGPIO_SPEC >) -> Self { R (reader) } } # [doc = "Register `RCGCGPIO` writer"] pub struct W (crate :: W < RCGCGPIO_SPEC >) ; impl core :: ops :: Deref for W { type Target = crate :: W < RCGCGPIO_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl core :: ops :: DerefMut for W { # [inline (always)] fn deref_mut (& mut self) -> & mut Self :: Target { & mut self . 0 } } impl From < crate :: W < RCGCGPIO_SPEC > > for W { # [inline (always)] fn from (writer : crate :: W < RCGCGPIO_SPEC >) -> Self { W (writer) } } # [doc = "Field `SYSCTL_RCGCGPIO_R0` reader - GPIO Port A Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R0_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_RCGCGPIO_R0` writer - GPIO Port A Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R0_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , RCGCGPIO_SPEC , bool , O > ; # [doc = "Field `SYSCTL_RCGCGPIO_R1` reader - GPIO Port B Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R1_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_RCGCGPIO_R1` writer - GPIO Port B Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R1_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , RCGCGPIO_SPEC , bool , O > ; # [doc = "Field `SYSCTL_RCGCGPIO_R2` reader - GPIO Port C Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R2_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_RCGCGPIO_R2` writer - GPIO Port C Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R2_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , RCGCGPIO_SPEC , bool , O > ; # [doc = "Field `SYSCTL_RCGCGPIO_R3` reader - GPIO Port D Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R3_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_RCGCGPIO_R3` writer - GPIO Port D Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R3_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , RCGCGPIO_SPEC , bool , O > ; # [doc = "Field `SYSCTL_RCGCGPIO_R4` reader - GPIO Port E Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R4_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_RCGCGPIO_R4` writer - GPIO Port E Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R4_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , RCGCGPIO_SPEC , bool , O > ; # [doc = "Field `SYSCTL_RCGCGPIO_R5` reader - GPIO Port F Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R5_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_RCGCGPIO_R5` writer - GPIO Port F Run Mode Clock Gating Control"] pub type SYSCTL_RCGCGPIO_R5_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , RCGCGPIO_SPEC , bool , O > ; impl R { # [doc = "Bit 0 - GPIO Port A Run Mode Clock Gating Control"] # [inline (always)] pub fn sysctl_rcgcgpio_r0 (& self) -> SYSCTL_RCGCGPIO_R0_R { SYSCTL_RCGCGPIO_R0_R :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - GPIO Port B Run Mode Clock Gating Control"] # [inline (always)] pub fn sysctl_rcgcgpio_r1 (& self) -> SYSCTL_RCGCGPIO_R1_R { SYSCTL_RCGCGPIO_R1_R :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - GPIO Port C Run Mode Clock Gating Control"] # [inline (always)] pub fn sysctl_rcgcgpio_r2 (& self) -> SYSCTL_RCGCGPIO_R2_R { SYSCTL_RCGCGPIO_R2_R :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - GPIO Port D Run Mode Clock Gating Control"] # [inline (always)] pub fn sysctl_rcgcgpio_r3 (& self) -> SYSCTL_RCGCGPIO_R3_R { SYSCTL_RCGCGPIO_R3_R :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - GPIO Port E Run Mode Clock Gating Control"] # [inline (always)] pub fn sysctl_rcgcgpio_r4 (& self) -> SYSCTL_RCGCGPIO_R4_R { SYSCTL_RCGCGPIO_R4_R :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - GPIO Port F Run Mode Clock Gating Control"] # [inline (always)] pub fn sysctl_rcgcgpio_r5 (& self) -> SYSCTL_RCGCGPIO_R5_R { SYSCTL_RCGCGPIO_R5_R :: new (((self . bits >> 5) & 1) != 0) } } impl W { # [doc = "Bit 0 - GPIO Port A Run Mode Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_rcgcgpio_r0 (& mut self) -> SYSCTL_RCGCGPIO_R0_W < 0 > { SYSCTL_RCGCGPIO_R0_W :: new (self) } # [doc = "Bit 1 - GPIO Port B Run Mode Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_rcgcgpio_r1 (& mut self) -> SYSCTL_RCGCGPIO_R1_W < 1 > { SYSCTL_RCGCGPIO_R1_W :: new (self) } # [doc = "Bit 2 - GPIO Port C Run Mode Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_rcgcgpio_r2 (& mut self) -> SYSCTL_RCGCGPIO_R2_W < 2 > { SYSCTL_RCGCGPIO_R2_W :: new (self) } # [doc = "Bit 3 - GPIO Port D Run Mode Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_rcgcgpio_r3 (& mut self) -> SYSCTL_RCGCGPIO_R3_W < 3 > { SYSCTL_RCGCGPIO_R3_W :: new (self) } # [doc = "Bit 4 - GPIO Port E Run Mode Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_rcgcgpio_r4 (& mut self) -> SYSCTL_RCGCGPIO_R4_W < 4 > { SYSCTL_RCGCGPIO_R4_W :: new (self) } # [doc = "Bit 5 - GPIO Port F Run Mode Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_rcgcgpio_r5 (& mut self) -> SYSCTL_RCGCGPIO_R5_W < 5 > { SYSCTL_RCGCGPIO_R5_W :: new (self) } # [doc = "Writes raw bits to the register."] # [inline (always)] pub unsafe fn bits (& mut self , bits : u32) -> & mut Self { self . 0 . bits (bits) ; self } } # [doc = "General-Purpose Input/Output Run Mode Clock Gating Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcgcgpio](index.html) module"] pub struct RCGCGPIO_SPEC ; impl crate :: RegisterSpec for RCGCGPIO_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [rcgcgpio::R](R) reader structure"] impl crate :: Readable for RCGCGPIO_SPEC { type Reader = R ; } # [doc = "`write(|w| ..)` method takes [rcgcgpio::W](W) writer structure"] impl crate :: Writable for RCGCGPIO_SPEC { type Writer = W ; const ZERO_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; } # [doc = "`reset()` method sets RCGCGPIO to value 0"] impl crate :: Resettable for RCGCGPIO_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }