#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  7 14:59:58 2024
# Process ID: 14720
# Current directory: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14868 D:\pcb\16_EISLER_A7_V1\fpga\EISLER_A7_TEST\project_1.xpr
# Log file: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/vivado.log
# Journal file: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.xpr
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.2/data/boards/board_files/pineS7/1.0/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
INFO: [Project 1-313] Project file moved from 'D:/pcb/15_EISLER_A7/ELSLER_FPGA/EISLER_A7_TEST' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/pcb/16_EISLER_A7_V1/smtpl/ip_repo', nor could it be found using path 'D:/pcb/15_EISLER_A7/smtpl/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/pcb/16_EISLER_A7_V1/smtpl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-593] The IP 'Video Test Pattern Generator', version 8.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2020.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2020.2/data/ip/xilinx/v_tpg_v8_0.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.645 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct  7 15:00:54 2024] Launched synth_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct  7 15:08:57 2024] Launched synth_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
close [ open D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.srcs/sources_1/new/one_s_del.v w ]
add_files D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.srcs/sources_1/new/one_s_del.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.MMCM_CLKOUT2_DIVIDE {100} CONFIG.MMCM_CLKOUT3_DIVIDE {8} CONFIG.MMCM_CLKOUT4_DIVIDE {10} CONFIG.NUM_OUT_CLKS {5} CONFIG.CLKOUT1_JITTER {125.247} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {175.402} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {209.588} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {125.247} CONFIG.CLKOUT4_PHASE_ERROR {98.575} CONFIG.CLKOUT5_JITTER {130.958} CONFIG.CLKOUT5_PHASE_ERROR {98.575}] [get_ips design_1_clk_wiz_0_0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
[Mon Oct  7 16:23:43 2024] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
[Mon Oct  7 16:23:43 2024] Launched impl_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  7 17:15:19 2024] Launched synth_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
[Mon Oct  7 17:15:19 2024] Launched impl_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  7 17:18:36 2024] Launched synth_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/synth_1/runme.log
[Mon Oct  7 17:18:36 2024] Launched impl_1...
Run output will be captured here: D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/EISLERA
set_property PROGRAM.FILE {D:\pcb\15_EISLER_A7\ELSLER_FPGA\project_7\project_7.runs\impl_1\design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/impl_1/TOP.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/pcb/16_EISLER_A7_V1/fpga/EISLER_A7_TEST/project_1.runs/impl_1/TOP.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : c2   Memory Type : 20   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 2985.336 ; gain = 2.109
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/EISLERA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/EISLERA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/EISLERA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/EISLERA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/EISLERA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-linx-EISLERAjsn-SP7-MINI-210319A28DBCAjsn-SP7-MINI-210319A28DBCB" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-linx-EISLERAjsn-SP7-MINI-210319A28DBCAjsn-SP7-MINI-210319A28DBCB" may be locked by another hw_server.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 21:07:41 2024...
