{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718480500929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718480500935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 12:41:40 2024 " "Processing started: Sat Jun 15 12:41:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718480500935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480500935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480500935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718480501569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718480501569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ksa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ksa-rtl " "Found design unit 1: ksa-rtl" {  } { { "ksa.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_top " "Found entity 1: ksa_top" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_top_tb " "Found entity 1: ksa_top_tb" {  } { { "ksa_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialize_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file initialize_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initialize_fsm " "Found entity 1: initialize_fsm" {  } { { "initialize_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shuffle_fsm.sv(48) " "Verilog HDL information at shuffle_fsm.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718480511994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP shuffle_fsm.sv(5) " "Verilog HDL Declaration information at shuffle_fsm.sv(5): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480511994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file shuffle_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_fsm " "Found entity 1: shuffle_fsm" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "to_RAM_mux.sv(22) " "Verilog HDL information at to_RAM_mux.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "to_RAM_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/to_RAM_mux.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718480511996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_ram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file to_ram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 to_RAM_mux " "Found entity 1: to_RAM_mux" {  } { { "to_RAM_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/to_RAM_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secret_key_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file secret_key_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secret_key_mux " "Found entity 1: secret_key_mux" {  } { { "secret_key_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/secret_key_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE decrypt_fsm.sv(19) " "Verilog HDL Declaration information at decrypt_fsm.sv(19): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480511998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP decrypt_fsm.sv(8) " "Verilog HDL Declaration information at decrypt_fsm.sv(8): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480511998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_fsm " "Found entity 1: decrypt_fsm" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480511999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480511999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoded_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file decoded_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoded_RAM " "Found entity 1: Decoded_RAM" {  } { { "Decoded_RAM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encode_ROM " "Found entity 1: Encode_ROM" {  } { { "Encode_ROM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller.sv(3) " "Verilog HDL Declaration information at key_controller.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller.sv(5) " "Verilog HDL Declaration information at key_controller.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller.sv(4) " "Verilog HDL Declaration information at key_controller.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller " "Found entity 1: key_controller" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core1.sv 1 1 " "Found 1 design units, including 1 entities, in source file core1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core1 " "Found entity 1: core1" {  } { { "core1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_1.sv(3) " "Verilog HDL Declaration information at key_controller_1.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_1.sv(5) " "Verilog HDL Declaration information at key_controller_1.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_1.sv(4) " "Verilog HDL Declaration information at key_controller_1.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_1 " "Found entity 1: key_controller_1" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core2.sv 1 1 " "Found 1 design units, including 1 entities, in source file core2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core2 " "Found entity 1: core2" {  } { { "core2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_2.sv(3) " "Verilog HDL Declaration information at key_controller_2.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_2.sv(5) " "Verilog HDL Declaration information at key_controller_2.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_2.sv(4) " "Verilog HDL Declaration information at key_controller_2.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_2 " "Found entity 1: key_controller_2" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core3.sv 1 1 " "Found 1 design units, including 1 entities, in source file core3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core3 " "Found entity 1: core3" {  } { { "core3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_3.sv(3) " "Verilog HDL Declaration information at key_controller_3.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_3.sv(5) " "Verilog HDL Declaration information at key_controller_3.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_3.sv(4) " "Verilog HDL Declaration information at key_controller_3.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_3 " "Found entity 1: key_controller_3" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core4.sv 1 1 " "Found 1 design units, including 1 entities, in source file core4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core4 " "Found entity 1: core4" {  } { { "core4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_4.sv(3) " "Verilog HDL Declaration information at key_controller_4.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_4.sv(5) " "Verilog HDL Declaration information at key_controller_4.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_4.sv(4) " "Verilog HDL Declaration information at key_controller_4.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_4 " "Found entity 1: key_controller_4" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_hex_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_hex_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_hex_controller " "Found entity 1: master_hex_controller" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP master_state_controller.sv(6) " "Verilog HDL Declaration information at master_state_controller.sv(6): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "master_state_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_state_controller.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718480512018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_state_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_state_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_state_controller " "Found entity 1: master_state_controller" {  } { { "master_state_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_state_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_led_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_led_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_LED_controller " "Found entity 1: master_LED_controller" {  } { { "master_LED_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_LED_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_state_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_state_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_state_controller_tb " "Found entity 1: master_state_controller_tb" {  } { { "master_state_controller_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_state_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_led_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_led_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_LED_controller_tb " "Found entity 1: master_LED_controller_tb" {  } { { "master_LED_controller_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_LED_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_hex_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_hex_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_hex_controller_tb " "Found entity 1: master_hex_controller_tb" {  } { { "master_hex_controller_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa_top " "Elaborating entity \"ksa_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718480512122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718480512145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:display1 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:display1\"" {  } { { "ksa_top.sv" "display1" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core1 core1:core1_inst " "Elaborating entity \"core1\" for hierarchy \"core1:core1_inst\"" {  } { { "ksa_top.sv" "core1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory core1:core1_inst\|s_memory:my_mem_1 " "Elaborating entity \"s_memory\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\"" {  } { { "core1.sv" "my_mem_1" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "altsyncram_component" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512248 ""}  } { { "s_memory.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480512248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ma32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ma32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ma32 " "Found entity 1: altsyncram_ma32" {  } { { "db/altsyncram_ma32.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ma32 core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated " "Elaborating entity \"altsyncram_ma32\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qp2 " "Found entity 1: altsyncram_1qp2" {  } { { "db/altsyncram_1qp2.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_1qp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480512345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480512345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qp2 core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|altsyncram_1qp2:altsyncram1 " "Elaborating entity \"altsyncram_1qp2\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|altsyncram_1qp2:altsyncram1\"" {  } { { "db/altsyncram_ma32.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ma32.tdf" "mgl_prim2" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ma32.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512507 ""}  } { { "db/altsyncram_ma32.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480512507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"core1:core1_inst\|s_memory:my_mem_1\|altsyncram:altsyncram_component\|altsyncram_ma32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_controller_1 core1:core1_inst\|key_controller_1:key_controller_1_inst " "Elaborating entity \"key_controller_1\" for hierarchy \"core1:core1_inst\|key_controller_1:key_controller_1_inst\"" {  } { { "core1.sv" "key_controller_1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_ROM core1:core1_inst\|Encode_ROM:my_ROM_1 " "Elaborating entity \"Encode_ROM\" for hierarchy \"core1:core1_inst\|Encode_ROM:my_ROM_1\"" {  } { { "core1.sv" "my_ROM_1" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\"" {  } { { "Encode_ROM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\"" {  } { { "Encode_ROM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480512988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./secret_messages/msg_4_for_task3/message.mif " "Parameter \"init_file\" = \"./secret_messages/msg_4_for_task3/message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ENC " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ENC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480512988 ""}  } { { "Encode_ROM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480512988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh02 " "Found entity 1: altsyncram_eh02" {  } { { "db/altsyncram_eh02.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480513025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480513025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eh02 core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated " "Elaborating entity \"altsyncram_eh02\" for hierarchy \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9023.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9023.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9023 " "Found entity 1: altsyncram_9023" {  } { { "db/altsyncram_9023.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_9023.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480513074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480513074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9023 core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|altsyncram_9023:altsyncram1 " "Elaborating entity \"altsyncram_9023\" for hierarchy \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|altsyncram_9023:altsyncram1\"" {  } { { "db/altsyncram_eh02.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eh02.tdf" "mgl_prim2" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eh02.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"core1:core1_inst\|Encode_ROM:my_ROM_1\|altsyncram:altsyncram_component\|altsyncram_eh02:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1162756864 " "Parameter \"NODE_NAME\" = \"1162756864\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513100 ""}  } { { "db/altsyncram_eh02.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480513100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoded_RAM core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst " "Elaborating entity \"Decoded_RAM\" for hierarchy \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\"" {  } { { "core1.sv" "Decoded_RAM_1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\"" {  } { { "Decoded_RAM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\"" {  } { { "Decoded_RAM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=A " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513138 ""}  } { { "Decoded_RAM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480513138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k22 " "Found entity 1: altsyncram_0k22" {  } { { "db/altsyncram_0k22.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480513207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480513207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0k22 core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated " "Elaborating entity \"altsyncram_0k22\" for hierarchy \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22p2 " "Found entity 1: altsyncram_22p2" {  } { { "db/altsyncram_22p2.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_22p2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480513273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480513273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22p2 core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|altsyncram_22p2:altsyncram1 " "Elaborating entity \"altsyncram_22p2\" for hierarchy \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|altsyncram_22p2:altsyncram1\"" {  } { { "db/altsyncram_0k22.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0k22.tdf" "mgl_prim2" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0k22.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"core1:core1_inst\|Decoded_RAM:Decoded_RAM_1_inst\|altsyncram:altsyncram_component\|altsyncram_0k22:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1090519040 " "Parameter \"NODE_NAME\" = \"1090519040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480513301 ""}  } { { "db/altsyncram_0k22.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480513301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialize_fsm core1:core1_inst\|initialize_fsm:initialize_fsm_1_inst " "Elaborating entity \"initialize_fsm\" for hierarchy \"core1:core1_inst\|initialize_fsm:initialize_fsm_1_inst\"" {  } { { "core1.sv" "initialize_fsm_1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 initialize_fsm.sv(22) " "Verilog HDL assignment warning at initialize_fsm.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "initialize_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513309 "|ksa_top|core1:core1_inst|initialize_fsm:initialize_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 initialize_fsm.sv(23) " "Verilog HDL assignment warning at initialize_fsm.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "initialize_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513309 "|ksa_top|core1:core1_inst|initialize_fsm:initialize_fsm_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuffle_fsm core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst " "Elaborating entity \"shuffle_fsm\" for hierarchy \"core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\"" {  } { { "core1.sv" "shuffle_fsm_1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_addr shuffle_fsm.sv(39) " "Verilog HDL or VHDL warning at shuffle_fsm.sv(39): object \"temp_addr\" assigned a value but never read" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718480513317 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shuffle_fsm.sv(85) " "Verilog HDL assignment warning at shuffle_fsm.sv(85): truncated value with size 9 to match size of target (8)" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513318 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shuffle_fsm.sv(91) " "Verilog HDL assignment warning at shuffle_fsm.sv(91): truncated value with size 32 to match size of target (9)" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513318 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shuffle_fsm.sv(92) " "Verilog HDL assignment warning at shuffle_fsm.sv(92): truncated value with size 32 to match size of target (8)" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513318 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "shuffle_fsm.sv(101) " "Verilog HDL Case Statement warning at shuffle_fsm.sv(101): case item expression covers a value already covered by a previous case item" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1718480513318 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secret_key_mux core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|secret_key_mux:secret_key_mux_inst " "Elaborating entity \"secret_key_mux\" for hierarchy \"core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|secret_key_mux:secret_key_mux_inst\"" {  } { { "shuffle_fsm.sv" "secret_key_mux_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypt_fsm core1:core1_inst\|decrypt_fsm:decrypt_fsm_1_inst " "Elaborating entity \"decrypt_fsm\" for hierarchy \"core1:core1_inst\|decrypt_fsm:decrypt_fsm_1_inst\"" {  } { { "core1.sv" "decrypt_fsm_1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decrypt_fsm.sv(99) " "Verilog HDL assignment warning at decrypt_fsm.sv(99): truncated value with size 32 to match size of target (8)" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513338 "|ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decrypt_fsm.sv(102) " "Verilog HDL assignment warning at decrypt_fsm.sv(102): truncated value with size 32 to match size of target (8)" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513338 "|ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 decrypt_fsm.sv(132) " "Verilog HDL assignment warning at decrypt_fsm.sv(132): truncated value with size 8 to match size of target (5)" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513338 "|ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 decrypt_fsm.sv(135) " "Verilog HDL assignment warning at decrypt_fsm.sv(135): truncated value with size 8 to match size of target (5)" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718480513338 "|ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_RAM_mux core1:core1_inst\|to_RAM_mux:to_RAM_mux_1_inst " "Elaborating entity \"to_RAM_mux\" for hierarchy \"core1:core1_inst\|to_RAM_mux:to_RAM_mux_1_inst\"" {  } { { "core1.sv" "to_RAM_mux_1_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core2 core2:core2_inst " "Elaborating entity \"core2\" for hierarchy \"core2:core2_inst\"" {  } { { "ksa_top.sv" "core2_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_controller_2 core2:core2_inst\|key_controller_2:key_controller_2_inst " "Elaborating entity \"key_controller_2\" for hierarchy \"core2:core2_inst\|key_controller_2:key_controller_2_inst\"" {  } { { "core2.sv" "key_controller_2_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core2.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core3 core3:core3_inst " "Elaborating entity \"core3\" for hierarchy \"core3:core3_inst\"" {  } { { "ksa_top.sv" "core3_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_controller_3 core3:core3_inst\|key_controller_3:key_controller_3_inst " "Elaborating entity \"key_controller_3\" for hierarchy \"core3:core3_inst\|key_controller_3:key_controller_3_inst\"" {  } { { "core3.sv" "key_controller_3_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core4 core4:core4_inst " "Elaborating entity \"core4\" for hierarchy \"core4:core4_inst\"" {  } { { "ksa_top.sv" "core4_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_controller_4 core4:core4_inst\|key_controller_4:key_controller_4_inst " "Elaborating entity \"key_controller_4\" for hierarchy \"core4:core4_inst\|key_controller_4:key_controller_4_inst\"" {  } { { "core4.sv" "key_controller_4_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core4.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_hex_controller master_hex_controller:master_hex_controller_inst " "Elaborating entity \"master_hex_controller\" for hierarchy \"master_hex_controller:master_hex_controller_inst\"" {  } { { "ksa_top.sv" "master_hex_controller_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513644 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_hex_controller.sv(11) " "Verilog HDL Case Statement information at master_hex_controller.sv(11): all case item expressions in this case statement are onehot" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718480513644 "|ksa_top|master_hex_controller:master_hex_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_state_controller master_state_controller:master_state_controller_inst " "Elaborating entity \"master_state_controller\" for hierarchy \"master_state_controller:master_state_controller_inst\"" {  } { { "ksa_top.sv" "master_state_controller_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_LED_controller master_LED_controller:master_LED_controller_inst " "Elaborating entity \"master_LED_controller\" for hierarchy \"master_LED_controller:master_LED_controller_inst\"" {  } { { "ksa_top.sv" "master_LED_controller_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480513661 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "sel secret_key_mux_inst 9 2 " "Port \"sel\" on the entity instantiation of \"secret_key_mux_inst\" is connected to a signal of width 9. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "shuffle_fsm.sv" "secret_key_mux_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718480513767 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "sel secret_key_mux_inst 9 2 " "Port \"sel\" on the entity instantiation of \"secret_key_mux_inst\" is connected to a signal of width 9. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "shuffle_fsm.sv" "secret_key_mux_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718480513774 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "sel secret_key_mux_inst 9 2 " "Port \"sel\" on the entity instantiation of \"secret_key_mux_inst\" is connected to a signal of width 9. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "shuffle_fsm.sv" "secret_key_mux_inst" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718480513783 "|ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rrh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rrh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rrh4 " "Found entity 1: altsyncram_rrh4" {  } { { "db/altsyncram_rrh4.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_rrh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480515749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480515749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480515977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480515977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gai " "Found entity 1: cntr_gai" {  } { { "db/cntr_gai.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_gai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_7vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480516684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480516684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_prh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_prh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_prh4 " "Found entity 1: altsyncram_prh4" {  } { { "db/altsyncram_prh4.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_prh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480517380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480517380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fai " "Found entity 1: cntr_fai" {  } { { "db/cntr_fai.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_fai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480517557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480517557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ph4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ph4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ph4 " "Found entity 1: altsyncram_1ph4" {  } { { "db/altsyncram_1ph4.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_1ph4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480518030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480518030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480518156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480518156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480518203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480518203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dph4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dph4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dph4 " "Found entity 1: altsyncram_dph4" {  } { { "db/altsyncram_dph4.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_dph4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480518812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480518812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99i " "Found entity 1: cntr_99i" {  } { { "db/cntr_99i.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_99i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480518944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480518944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mh4 " "Found entity 1: altsyncram_3mh4" {  } { { "db/altsyncram_3mh4.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_3mh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480519287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480519287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7i " "Found entity 1: cntr_g7i" {  } { { "db/cntr_g7i.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_g7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480519401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480519401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480519446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480519446 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_4 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_4\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480519779 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "core1_decrypt_fsm " "Analysis and Synthesis generated SignalTap II or debug node instance \"core1_decrypt_fsm\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480519784 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "core1_key_controller " "Analysis and Synthesis generated SignalTap II or debug node instance \"core1_key_controller\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480519785 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "core1_shuffle_fsm " "Analysis and Synthesis generated SignalTap II or debug node instance \"core1_shuffle_fsm\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480519788 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "master_state_controller " "Analysis and Synthesis generated SignalTap II or debug node instance \"master_state_controller\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480519789 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718480520033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.15.12:42:05 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2024.06.15.12:42:05 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480525230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480530191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480530676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480536820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480536942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480537105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480537310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480537316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480537317 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718480538047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480538538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480538540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480538605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 742 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538754 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480538754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480538878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480538878 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480542815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core2:core2_inst\|shuffle_fsm:shuffle_fsm_2_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core2:core2_inst\|shuffle_fsm:shuffle_fsm_2_inst\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480542815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core3:core3_inst\|shuffle_fsm:shuffle_fsm_3_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core3:core3_inst\|shuffle_fsm:shuffle_fsm_3_inst\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480542815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core4:core4_inst\|shuffle_fsm:shuffle_fsm_4_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core4:core4_inst\|shuffle_fsm:shuffle_fsm_4_inst\|Mod0\"" {  } { { "shuffle_fsm.sv" "Mod0" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480542815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718480542815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|lpm_divide:Mod0\"" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480542857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"core1:core1_inst\|shuffle_fsm:shuffle_fsm_1_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480542857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480542857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480542857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718480542857 ""}  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718480542857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480542907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480542907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480542921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480542921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718480542938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480542938 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718480544746 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718480545812 "|ksa_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718480545812 "|ksa_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718480545812 "|ksa_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718480545812 "|ksa_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718480545812 "|ksa_top|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718480545812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480546018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_4 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_4\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480547311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480548277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480548964 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "master_state_controller 47 " "Successfully connected in-system debug instance \"master_state_controller\" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718480550724 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "core1_shuffle_fsm 183 " "Successfully connected in-system debug instance \"core1_shuffle_fsm\" to all 183 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718480550730 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_4 255 " "Successfully connected in-system debug instance \"auto_signaltap_4\" to all 255 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718480550740 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "core1_key_controller 117 " "Successfully connected in-system debug instance \"core1_key_controller\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718480550746 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "core1_decrypt_fsm 253 " "Successfully connected in-system debug instance \"core1_decrypt_fsm\" to all 253 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718480550755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718480550941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718480550941 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718480551516 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1718480551516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718480551878 "|ksa_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718480551878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9419 " "Implemented 9419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718480551902 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718480551902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8906 " "Implemented 8906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718480551902 ""} { "Info" "ICUT_CUT_TM_RAMS" "441 " "Implemented 441 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718480551902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718480551902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718480551966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 12:42:31 2024 " "Processing ended: Sat Jun 15 12:42:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718480551966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718480551966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718480551966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718480551966 ""}
