
Smart_farm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000981c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  080099f0  080099f0  0000a9f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f28  08009f28  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f28  08009f28  0000af28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f30  08009f30  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f30  08009f30  0000af30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f34  08009f34  0000af34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009f38  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b0  200001d4  0800a10c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  0800a10c  0000b584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011366  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7b  00000000  00000000  0001c56a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  0001efe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c23  00000000  00000000  0001ff90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024cc5  00000000  00000000  00020bb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013696  00000000  00000000  00045878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e054d  00000000  00000000  00058f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013945b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e0  00000000  00000000  001394a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0013ea80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080099d4 	.word	0x080099d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	080099d4 	.word	0x080099d4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001066:	463b      	mov	r3, r7
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001072:	4b21      	ldr	r3, [pc, #132]	@ (80010f8 <MX_ADC1_Init+0x98>)
 8001074:	4a21      	ldr	r2, [pc, #132]	@ (80010fc <MX_ADC1_Init+0x9c>)
 8001076:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001078:	4b1f      	ldr	r3, [pc, #124]	@ (80010f8 <MX_ADC1_Init+0x98>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800107e:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <MX_ADC1_Init+0x98>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001084:	4b1c      	ldr	r3, [pc, #112]	@ (80010f8 <MX_ADC1_Init+0x98>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800108a:	4b1b      	ldr	r3, [pc, #108]	@ (80010f8 <MX_ADC1_Init+0x98>)
 800108c:	2200      	movs	r2, #0
 800108e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001090:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <MX_ADC1_Init+0x98>)
 8001092:	2200      	movs	r2, #0
 8001094:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001098:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <MX_ADC1_Init+0x98>)
 800109a:	2200      	movs	r2, #0
 800109c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109e:	4b16      	ldr	r3, [pc, #88]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010a0:	4a17      	ldr	r2, [pc, #92]	@ (8001100 <MX_ADC1_Init+0xa0>)
 80010a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a4:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010aa:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b0:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010b8:	4b0f      	ldr	r3, [pc, #60]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010be:	480e      	ldr	r0, [pc, #56]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010c0:	f000 ff58 	bl	8001f74 <HAL_ADC_Init>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010ca:	f000 fa1d 	bl	8001508 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010da:	463b      	mov	r3, r7
 80010dc:	4619      	mov	r1, r3
 80010de:	4806      	ldr	r0, [pc, #24]	@ (80010f8 <MX_ADC1_Init+0x98>)
 80010e0:	f001 f8ea 	bl	80022b8 <HAL_ADC_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80010ea:	f000 fa0d 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001f0 	.word	0x200001f0
 80010fc:	40012000 	.word	0x40012000
 8001100:	0f000001 	.word	0x0f000001

08001104 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a17      	ldr	r2, [pc, #92]	@ (8001180 <HAL_ADC_MspInit+0x7c>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d127      	bne.n	8001176 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <HAL_ADC_MspInit+0x80>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112e:	4a15      	ldr	r2, [pc, #84]	@ (8001184 <HAL_ADC_MspInit+0x80>)
 8001130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001134:	6453      	str	r3, [r2, #68]	@ 0x44
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <HAL_ADC_MspInit+0x80>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <HAL_ADC_MspInit+0x80>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a0e      	ldr	r2, [pc, #56]	@ (8001184 <HAL_ADC_MspInit+0x80>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <HAL_ADC_MspInit+0x80>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800115e:	2373      	movs	r3, #115	@ 0x73
 8001160:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	4805      	ldr	r0, [pc, #20]	@ (8001188 <HAL_ADC_MspInit+0x84>)
 8001172:	f001 fbb1 	bl	80028d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001176:	bf00      	nop
 8001178:	3728      	adds	r7, #40	@ 0x28
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40012000 	.word	0x40012000
 8001184:	40023800 	.word	0x40023800
 8001188:	40020000 	.word	0x40020000

0800118c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	@ 0x28
 8001190:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	4b4e      	ldr	r3, [pc, #312]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a4d      	ldr	r2, [pc, #308]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b4b      	ldr	r3, [pc, #300]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	4b47      	ldr	r3, [pc, #284]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a46      	ldr	r2, [pc, #280]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b44      	ldr	r3, [pc, #272]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	4b40      	ldr	r3, [pc, #256]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a3f      	ldr	r2, [pc, #252]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	4b39      	ldr	r3, [pc, #228]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a38      	ldr	r2, [pc, #224]	@ (80012e0 <MX_GPIO_Init+0x154>)
 8001200:	f043 0302 	orr.w	r3, r3, #2
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b36      	ldr	r3, [pc, #216]	@ (80012e0 <MX_GPIO_Init+0x154>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Fan_Peltier1_Pin|Fan_Peltier2_Pin|Peltier1_Pin|Peltier2_Pin
 8001212:	2200      	movs	r2, #0
 8001214:	f240 313f 	movw	r1, #831	@ 0x33f
 8001218:	4832      	ldr	r0, [pc, #200]	@ (80012e4 <MX_GPIO_Init+0x158>)
 800121a:	f001 fcf1 	bl	8002c00 <HAL_GPIO_WritePin>
                          |led2_Pin|led1_Pin|Water_P2_Pin|Water_P1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DHT11_Pin|Fan_On_Pin, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001224:	4830      	ldr	r0, [pc, #192]	@ (80012e8 <MX_GPIO_Init+0x15c>)
 8001226:	f001 fceb 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Fan_Peltier1_Pin Fan_Peltier2_Pin Peltier1_Pin Peltier2_Pin */
  GPIO_InitStruct.Pin = Fan_Peltier1_Pin|Fan_Peltier2_Pin|Peltier1_Pin|Peltier2_Pin;
 800122a:	230f      	movs	r3, #15
 800122c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122e:	2301      	movs	r3, #1
 8001230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	4828      	ldr	r0, [pc, #160]	@ (80012e4 <MX_GPIO_Init+0x158>)
 8001242:	f001 fb49 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : led2_Pin led1_Pin Water_P2_Pin Water_P1_Pin */
  GPIO_InitStruct.Pin = led2_Pin|led1_Pin|Water_P2_Pin|Water_P1_Pin;
 8001246:	f44f 734c 	mov.w	r3, #816	@ 0x330
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124c:	2301      	movs	r3, #1
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001254:	2302      	movs	r3, #2
 8001256:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	4821      	ldr	r0, [pc, #132]	@ (80012e4 <MX_GPIO_Init+0x158>)
 8001260:	f001 fb3a 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8001264:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001272:	2303      	movs	r3, #3
 8001274:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	481a      	ldr	r0, [pc, #104]	@ (80012e8 <MX_GPIO_Init+0x15c>)
 800127e:	f001 fb2b 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Fan_On_Pin */
  GPIO_InitStruct.Pin = Fan_On_Pin;
 8001282:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001290:	2302      	movs	r3, #2
 8001292:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Fan_On_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4813      	ldr	r0, [pc, #76]	@ (80012e8 <MX_GPIO_Init+0x15c>)
 800129c:	f001 fb1c 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	480c      	ldr	r0, [pc, #48]	@ (80012e8 <MX_GPIO_Init+0x15c>)
 80012b8:	f001 fb0e 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Water_Chk_Pin */
  GPIO_InitStruct.Pin = Water_Chk_Pin;
 80012bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Water_Chk_GPIO_Port, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <MX_GPIO_Init+0x15c>)
 80012d2:	f001 fb01 	bl	80028d8 <HAL_GPIO_Init>

}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	@ 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40020800 	.word	0x40020800
 80012e8:	40020400 	.word	0x40020400

080012ec <__io_putchar>:
// ============================================printf =======================================================
//============================================================================================================

#if printf_en
extern int __io_putchar(int ch)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    //UART_HandleTypeDef huart1;
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);

#elif Console_Ch2
    //UART_HandleTypeDef huart2;
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80012f4:	1d39      	adds	r1, r7, #4
 80012f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012fa:	2201      	movs	r2, #1
 80012fc:	4804      	ldr	r0, [pc, #16]	@ (8001310 <__io_putchar+0x24>)
 80012fe:	f003 fbe7 	bl	8004ad0 <HAL_UART_Transmit>

#elif Console_Ch6
    //UART_HandleTypeDef huart3;
    HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, 0xFFFF);
#endif
    __NOP();
 8001302:	bf00      	nop
  return ch;
 8001304:	687b      	ldr	r3, [r7, #4]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200003ec 	.word	0x200003ec

08001314 <Peltier_Cooling>:
//    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); //  off
//    HAL_GPIO_WritePin(Fan_Peltier1_GPIO_Port, Fan_Peltier1_Pin, GPIO_PIN_RESET);	// 1 
//}

void Peltier_Cooling()
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	printf("Cooling Mode\r\n");
 8001318:	4809      	ldr	r0, [pc, #36]	@ (8001340 <Peltier_Cooling+0x2c>)
 800131a:	f004 ff8d 	bl	8006238 <puts>
	HAL_GPIO_WritePin(Peltier1_GPIO_Port, Peltier1_Pin, GPIO_PIN_SET);   // IN1 = HIGH
 800131e:	2201      	movs	r2, #1
 8001320:	2104      	movs	r1, #4
 8001322:	4808      	ldr	r0, [pc, #32]	@ (8001344 <Peltier_Cooling+0x30>)
 8001324:	f001 fc6c 	bl	8002c00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Peltier2_GPIO_Port, Peltier2_Pin, GPIO_PIN_RESET); // IN2 = LOW
 8001328:	2200      	movs	r2, #0
 800132a:	2108      	movs	r1, #8
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <Peltier_Cooling+0x30>)
 800132e:	f001 fc67 	bl	8002c00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Fan_Peltier1_GPIO_Port, Fan_Peltier1_Pin, GPIO_PIN_SET);
 8001332:	2201      	movs	r2, #1
 8001334:	2101      	movs	r1, #1
 8001336:	4803      	ldr	r0, [pc, #12]	@ (8001344 <Peltier_Cooling+0x30>)
 8001338:	f001 fc62 	bl	8002c00 <HAL_GPIO_WritePin>
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	08009ab8 	.word	0x08009ab8
 8001344:	40020800 	.word	0x40020800

08001348 <Peltier_Heating>:

//  
void Peltier_Heating()
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	printf("Heating Mode\r\n");
 800134c:	4809      	ldr	r0, [pc, #36]	@ (8001374 <Peltier_Heating+0x2c>)
 800134e:	f004 ff73 	bl	8006238 <puts>
	HAL_GPIO_WritePin(Peltier1_GPIO_Port, Peltier1_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2104      	movs	r1, #4
 8001356:	4808      	ldr	r0, [pc, #32]	@ (8001378 <Peltier_Heating+0x30>)
 8001358:	f001 fc52 	bl	8002c00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Peltier2_GPIO_Port, Peltier2_Pin, GPIO_PIN_SET);
 800135c:	2201      	movs	r2, #1
 800135e:	2108      	movs	r1, #8
 8001360:	4805      	ldr	r0, [pc, #20]	@ (8001378 <Peltier_Heating+0x30>)
 8001362:	f001 fc4d 	bl	8002c00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Fan_Peltier1_GPIO_Port, Fan_Peltier1_Pin, GPIO_PIN_SET);
 8001366:	2201      	movs	r2, #1
 8001368:	2101      	movs	r1, #1
 800136a:	4803      	ldr	r0, [pc, #12]	@ (8001378 <Peltier_Heating+0x30>)
 800136c:	f001 fc48 	bl	8002c00 <HAL_GPIO_WritePin>
}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	08009ac8 	.word	0x08009ac8
 8001378:	40020800 	.word	0x40020800

0800137c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001380:	f000 fd92 	bl	8001ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001384:	f000 f840 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001388:	f7ff ff00 	bl	800118c <MX_GPIO_Init>
  MX_TIM6_Init();
 800138c:	f000 fbc0 	bl	8001b10 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8001390:	f000 fc90 	bl	8001cb4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001394:	f000 fcb8 	bl	8001d08 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001398:	f7ff fe62 	bl	8001060 <MX_ADC1_Init>
  MX_TIM1_Init();
 800139c:	f000 fa70 	bl	8001880 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013a0:	f000 fb1a 	bl	80019d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80013a4:	f000 fb66 	bl	8001a74 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 80013a8:	4813      	ldr	r0, [pc, #76]	@ (80013f8 <main+0x7c>)
 80013aa:	f002 faad 	bl	8003908 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 80013ae:	4813      	ldr	r0, [pc, #76]	@ (80013fc <main+0x80>)
 80013b0:	f002 faaa 	bl	8003908 <HAL_TIM_Base_Start>
  HAL_ADC_Start(&hadc1);
 80013b4:	4812      	ldr	r0, [pc, #72]	@ (8001400 <main+0x84>)
 80013b6:	f000 fe21 	bl	8001ffc <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80013ba:	f04f 31ff 	mov.w	r1, #4294967295
 80013be:	4810      	ldr	r0, [pc, #64]	@ (8001400 <main+0x84>)
 80013c0:	f000 feee 	bl	80021a0 <HAL_ADC_PollForConversion>
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013c4:	2100      	movs	r1, #0
 80013c6:	480d      	ldr	r0, [pc, #52]	@ (80013fc <main+0x80>)
 80013c8:	f002 fbd0 	bl	8003b6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80013cc:	210c      	movs	r1, #12
 80013ce:	480b      	ldr	r0, [pc, #44]	@ (80013fc <main+0x80>)
 80013d0:	f002 fbcc 	bl	8003b6c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80013d4:	480b      	ldr	r0, [pc, #44]	@ (8001404 <main+0x88>)
 80013d6:	f002 faff 	bl	80039d8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Peltier_Cooling();
 80013da:	f7ff ff9b 	bl	8001314 <Peltier_Cooling>
	  HAL_Delay(60000);
 80013de:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80013e2:	f000 fda3 	bl	8001f2c <HAL_Delay>
	  Peltier_Heating();
 80013e6:	f7ff ffaf 	bl	8001348 <Peltier_Heating>
	  HAL_Delay(60000);
 80013ea:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80013ee:	f000 fd9d 	bl	8001f2c <HAL_Delay>
	  Peltier_Cooling();
 80013f2:	bf00      	nop
 80013f4:	e7f1      	b.n	80013da <main+0x5e>
 80013f6:	bf00      	nop
 80013f8:	2000035c 	.word	0x2000035c
 80013fc:	20000284 	.word	0x20000284
 8001400:	200001f0 	.word	0x200001f0
 8001404:	200002cc 	.word	0x200002cc

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	@ 0x50
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2234      	movs	r2, #52	@ 0x34
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f005 f810 	bl	800643c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <SystemClock_Config+0xd4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	4a29      	ldr	r2, [pc, #164]	@ (80014dc <SystemClock_Config+0xd4>)
 8001436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800143a:	6413      	str	r3, [r2, #64]	@ 0x40
 800143c:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <SystemClock_Config+0xd4>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <SystemClock_Config+0xd8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001454:	4a22      	ldr	r2, [pc, #136]	@ (80014e0 <SystemClock_Config+0xd8>)
 8001456:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <SystemClock_Config+0xd8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001468:	2301      	movs	r3, #1
 800146a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800146c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001470:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001472:	2302      	movs	r3, #2
 8001474:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001476:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800147a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800147c:	2308      	movs	r3, #8
 800147e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001480:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001484:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001486:	2302      	movs	r3, #2
 8001488:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800148a:	2302      	movs	r3, #2
 800148c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800148e:	2302      	movs	r3, #2
 8001490:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001492:	f107 031c 	add.w	r3, r7, #28
 8001496:	4618      	mov	r0, r3
 8001498:	f001 ff48 	bl	800332c <HAL_RCC_OscConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014a2:	f000 f831 	bl	8001508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a6:	230f      	movs	r3, #15
 80014a8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014aa:	2302      	movs	r3, #2
 80014ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80014ae:	2380      	movs	r3, #128	@ 0x80
 80014b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014bc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014be:	f107 0308 	add.w	r3, r7, #8
 80014c2:	2102      	movs	r1, #2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f001 fbb5 	bl	8002c34 <HAL_RCC_ClockConfig>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80014d0:	f000 f81a 	bl	8001508 <Error_Handler>
  }
}
 80014d4:	bf00      	nop
 80014d6:	3750      	adds	r7, #80	@ 0x50
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40007000 	.word	0x40007000

080014e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d101      	bne.n	80014fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014f6:	f000 fcf9 	bl	8001eec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40002000 	.word	0x40002000

08001508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <Error_Handler+0x8>

08001514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <HAL_MspInit+0x4c>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001522:	4a0f      	ldr	r2, [pc, #60]	@ (8001560 <HAL_MspInit+0x4c>)
 8001524:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001528:	6453      	str	r3, [r2, #68]	@ 0x44
 800152a:	4b0d      	ldr	r3, [pc, #52]	@ (8001560 <HAL_MspInit+0x4c>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_MspInit+0x4c>)
 800153c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <HAL_MspInit+0x4c>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001544:	6413      	str	r3, [r2, #64]	@ 0x40
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_MspInit+0x4c>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800

08001564 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08e      	sub	sp, #56	@ 0x38
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800156c:	2300      	movs	r3, #0
 800156e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001570:	2300      	movs	r3, #0
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <HAL_InitTick+0xe4>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157c:	4a32      	ldr	r2, [pc, #200]	@ (8001648 <HAL_InitTick+0xe4>)
 800157e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001582:	6413      	str	r3, [r2, #64]	@ 0x40
 8001584:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <HAL_InitTick+0xe4>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001590:	f107 0210 	add.w	r2, r7, #16
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4611      	mov	r1, r2
 800159a:	4618      	mov	r0, r3
 800159c:	f001 fc64 	bl	8002e68 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015a0:	6a3b      	ldr	r3, [r7, #32]
 80015a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d103      	bne.n	80015b2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015aa:	f001 fc35 	bl	8002e18 <HAL_RCC_GetPCLK1Freq>
 80015ae:	6378      	str	r0, [r7, #52]	@ 0x34
 80015b0:	e004      	b.n	80015bc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80015b2:	f001 fc31 	bl	8002e18 <HAL_RCC_GetPCLK1Freq>
 80015b6:	4603      	mov	r3, r0
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015be:	4a23      	ldr	r2, [pc, #140]	@ (800164c <HAL_InitTick+0xe8>)
 80015c0:	fba2 2303 	umull	r2, r3, r2, r3
 80015c4:	0c9b      	lsrs	r3, r3, #18
 80015c6:	3b01      	subs	r3, #1
 80015c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80015ca:	4b21      	ldr	r3, [pc, #132]	@ (8001650 <HAL_InitTick+0xec>)
 80015cc:	4a21      	ldr	r2, [pc, #132]	@ (8001654 <HAL_InitTick+0xf0>)
 80015ce:	601a      	str	r2, [r3, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80015d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001650 <HAL_InitTick+0xec>)
 80015d2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015d6:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80015d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001650 <HAL_InitTick+0xec>)
 80015da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015dc:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 80015de:	4b1c      	ldr	r3, [pc, #112]	@ (8001650 <HAL_InitTick+0xec>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <HAL_InitTick+0xec>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ea:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <HAL_InitTick+0xec>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <HAL_InitTick+0xec>)
 80015f2:	f002 f939 	bl	8003868 <HAL_TIM_Base_Init>
 80015f6:	4603      	mov	r3, r0
 80015f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80015fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001600:	2b00      	cmp	r3, #0
 8001602:	d11b      	bne.n	800163c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001604:	4812      	ldr	r0, [pc, #72]	@ (8001650 <HAL_InitTick+0xec>)
 8001606:	f002 f9e7 	bl	80039d8 <HAL_TIM_Base_Start_IT>
 800160a:	4603      	mov	r3, r0
 800160c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001610:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001614:	2b00      	cmp	r3, #0
 8001616:	d111      	bne.n	800163c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001618:	202d      	movs	r0, #45	@ 0x2d
 800161a:	f001 f94f 	bl	80028bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d808      	bhi.n	8001636 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	202d      	movs	r0, #45	@ 0x2d
 800162a:	f001 f92b 	bl	8002884 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800162e:	4a0a      	ldr	r2, [pc, #40]	@ (8001658 <HAL_InitTick+0xf4>)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	e002      	b.n	800163c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800163c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001640:	4618      	mov	r0, r3
 8001642:	3738      	adds	r7, #56	@ 0x38
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40023800 	.word	0x40023800
 800164c:	431bde83 	.word	0x431bde83
 8001650:	20000238 	.word	0x20000238
 8001654:	40002000 	.word	0x40002000
 8001658:	20000004 	.word	0x20000004

0800165c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <NMI_Handler+0x4>

08001664 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <HardFault_Handler+0x4>

0800166c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <MemManage_Handler+0x4>

08001674 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <BusFault_Handler+0x4>

0800167c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <UsageFault_Handler+0x4>

08001684 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016c0:	4802      	ldr	r0, [pc, #8]	@ (80016cc <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016c2:	f002 fb1b 	bl	8003cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000238 	.word	0x20000238

080016d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return 1;
 80016d4:	2301      	movs	r3, #1
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <_kill>:

int _kill(int pid, int sig)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016ea:	f004 fef9 	bl	80064e0 <__errno>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2216      	movs	r2, #22
 80016f2:	601a      	str	r2, [r3, #0]
  return -1;
 80016f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <_exit>:

void _exit (int status)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001708:	f04f 31ff 	mov.w	r1, #4294967295
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ffe7 	bl	80016e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001712:	bf00      	nop
 8001714:	e7fd      	b.n	8001712 <_exit+0x12>

08001716 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	e00a      	b.n	800173e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001728:	f3af 8000 	nop.w
 800172c:	4601      	mov	r1, r0
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	60ba      	str	r2, [r7, #8]
 8001734:	b2ca      	uxtb	r2, r1
 8001736:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	3301      	adds	r3, #1
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	429a      	cmp	r2, r3
 8001744:	dbf0      	blt.n	8001728 <_read+0x12>
  }

  return len;
 8001746:	687b      	ldr	r3, [r7, #4]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	e009      	b.n	8001776 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	1c5a      	adds	r2, r3, #1
 8001766:	60ba      	str	r2, [r7, #8]
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fdbe 	bl	80012ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3301      	adds	r3, #1
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	429a      	cmp	r2, r3
 800177c:	dbf1      	blt.n	8001762 <_write+0x12>
  }
  return len;
 800177e:	687b      	ldr	r3, [r7, #4]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <_close>:

int _close(int file)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017b0:	605a      	str	r2, [r3, #4]
  return 0;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_isatty>:

int _isatty(int file)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017c8:	2301      	movs	r3, #1
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	60f8      	str	r0, [r7, #12]
 80017de:	60b9      	str	r1, [r7, #8]
 80017e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f8:	4a14      	ldr	r2, [pc, #80]	@ (800184c <_sbrk+0x5c>)
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <_sbrk+0x60>)
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001804:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <_sbrk+0x64>)
 800180e:	4a12      	ldr	r2, [pc, #72]	@ (8001858 <_sbrk+0x68>)
 8001810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001812:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <_sbrk+0x64>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4413      	add	r3, r2
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	429a      	cmp	r2, r3
 800181e:	d207      	bcs.n	8001830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001820:	f004 fe5e 	bl	80064e0 <__errno>
 8001824:	4603      	mov	r3, r0
 8001826:	220c      	movs	r2, #12
 8001828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295
 800182e:	e009      	b.n	8001844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <_sbrk+0x64>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <_sbrk+0x64>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <_sbrk+0x64>)
 8001840:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20020000 	.word	0x20020000
 8001850:	00000400 	.word	0x00000400
 8001854:	20000280 	.word	0x20000280
 8001858:	20000588 	.word	0x20000588

0800185c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <SystemInit+0x20>)
 8001862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001866:	4a05      	ldr	r2, [pc, #20]	@ (800187c <SystemInit+0x20>)
 8001868:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800186c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b096      	sub	sp, #88	@ 0x58
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001886:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001894:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800189e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
 80018ac:	611a      	str	r2, [r3, #16]
 80018ae:	615a      	str	r2, [r3, #20]
 80018b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	2220      	movs	r2, #32
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 fdbf 	bl	800643c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018be:	4b44      	ldr	r3, [pc, #272]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018c0:	4a44      	ldr	r2, [pc, #272]	@ (80019d4 <MX_TIM1_Init+0x154>)
 80018c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 90-1;
 80018c4:	4b42      	ldr	r3, [pc, #264]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018c6:	2259      	movs	r2, #89	@ 0x59
 80018c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ca:	4b41      	ldr	r3, [pc, #260]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 80018d0:	4b3f      	ldr	r3, [pc, #252]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018d2:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 80018d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d8:	4b3d      	ldr	r3, [pc, #244]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018da:	2200      	movs	r2, #0
 80018dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018de:	4b3c      	ldr	r3, [pc, #240]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e4:	4b3a      	ldr	r3, [pc, #232]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018ea:	4839      	ldr	r0, [pc, #228]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80018ec:	f001 ffbc 	bl	8003868 <HAL_TIM_Base_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80018f6:	f7ff fe07 	bl	8001508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001900:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001904:	4619      	mov	r1, r3
 8001906:	4832      	ldr	r0, [pc, #200]	@ (80019d0 <MX_TIM1_Init+0x150>)
 8001908:	f002 fbaa 	bl	8004060 <HAL_TIM_ConfigClockSource>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001912:	f7ff fdf9 	bl	8001508 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001916:	482e      	ldr	r0, [pc, #184]	@ (80019d0 <MX_TIM1_Init+0x150>)
 8001918:	f002 f8ce 	bl	8003ab8 <HAL_TIM_PWM_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001922:	f7ff fdf1 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001926:	2300      	movs	r3, #0
 8001928:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800192e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001932:	4619      	mov	r1, r3
 8001934:	4826      	ldr	r0, [pc, #152]	@ (80019d0 <MX_TIM1_Init+0x150>)
 8001936:	f002 ff99 	bl	800486c <HAL_TIMEx_MasterConfigSynchronization>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001940:	f7ff fde2 	bl	8001508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001944:	2360      	movs	r3, #96	@ 0x60
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001948:	2300      	movs	r3, #0
 800194a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800194c:	2300      	movs	r3, #0
 800194e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001950:	2300      	movs	r3, #0
 8001952:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001958:	2300      	movs	r3, #0
 800195a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800195c:	2300      	movs	r3, #0
 800195e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001960:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001964:	2200      	movs	r2, #0
 8001966:	4619      	mov	r1, r3
 8001968:	4819      	ldr	r0, [pc, #100]	@ (80019d0 <MX_TIM1_Init+0x150>)
 800196a:	f002 fab7 	bl	8003edc <HAL_TIM_PWM_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001974:	f7ff fdc8 	bl	8001508 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001978:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800197c:	220c      	movs	r2, #12
 800197e:	4619      	mov	r1, r3
 8001980:	4813      	ldr	r0, [pc, #76]	@ (80019d0 <MX_TIM1_Init+0x150>)
 8001982:	f002 faab 	bl	8003edc <HAL_TIM_PWM_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800198c:	f7ff fdbc 	bl	8001508 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001990:	2300      	movs	r3, #0
 8001992:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001994:	2300      	movs	r3, #0
 8001996:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019aa:	2300      	movs	r3, #0
 80019ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	4619      	mov	r1, r3
 80019b2:	4807      	ldr	r0, [pc, #28]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80019b4:	f002 ffd6 	bl	8004964 <HAL_TIMEx_ConfigBreakDeadTime>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80019be:	f7ff fda3 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019c2:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <MX_TIM1_Init+0x150>)
 80019c4:	f000 f93c 	bl	8001c40 <HAL_TIM_MspPostInit>

}
 80019c8:	bf00      	nop
 80019ca:	3758      	adds	r7, #88	@ 0x58
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000284 	.word	0x20000284
 80019d4:	40010000 	.word	0x40010000

080019d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019de:	f107 0308 	add.w	r3, r7, #8
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ec:	463b      	mov	r3, r7
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a70 <MX_TIM2_Init+0x98>)
 80019f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9000-1;
 80019fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a70 <MX_TIM2_Init+0x98>)
 80019fe:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001a02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a04:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001a0a:	4b19      	ldr	r3, [pc, #100]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a0c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a12:	4b17      	ldr	r3, [pc, #92]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a18:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a1a:	2280      	movs	r2, #128	@ 0x80
 8001a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a1e:	4814      	ldr	r0, [pc, #80]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a20:	f001 ff22 	bl	8003868 <HAL_TIM_Base_Init>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a2a:	f7ff fd6d 	bl	8001508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	4619      	mov	r1, r3
 8001a3a:	480d      	ldr	r0, [pc, #52]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a3c:	f002 fb10 	bl	8004060 <HAL_TIM_ConfigClockSource>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a46:	f7ff fd5f 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a52:	463b      	mov	r3, r7
 8001a54:	4619      	mov	r1, r3
 8001a56:	4806      	ldr	r0, [pc, #24]	@ (8001a70 <MX_TIM2_Init+0x98>)
 8001a58:	f002 ff08 	bl	800486c <HAL_TIMEx_MasterConfigSynchronization>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a62:	f7ff fd51 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	3718      	adds	r7, #24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200002cc 	.word	0x200002cc

08001a74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a7a:	f107 0308 	add.w	r3, r7, #8
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a88:	463b      	mov	r3, r7
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a90:	4b1d      	ldr	r3, [pc, #116]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001a92:	4a1e      	ldr	r2, [pc, #120]	@ (8001b0c <MX_TIM3_Init+0x98>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 60000-1;
 8001a96:	4b1c      	ldr	r3, [pc, #112]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001a98:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001a9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 45000-1;
 8001aa4:	4b18      	ldr	r3, [pc, #96]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001aa6:	f64a 72c7 	movw	r2, #44999	@ 0xafc7
 8001aaa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aac:	4b16      	ldr	r3, [pc, #88]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab2:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ab8:	4813      	ldr	r0, [pc, #76]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001aba:	f001 fed5 	bl	8003868 <HAL_TIM_Base_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001ac4:	f7ff fd20 	bl	8001508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001acc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001ad6:	f002 fac3 	bl	8004060 <HAL_TIM_ConfigClockSource>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ae0:	f7ff fd12 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aec:	463b      	mov	r3, r7
 8001aee:	4619      	mov	r1, r3
 8001af0:	4805      	ldr	r0, [pc, #20]	@ (8001b08 <MX_TIM3_Init+0x94>)
 8001af2:	f002 febb 	bl	800486c <HAL_TIMEx_MasterConfigSynchronization>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001afc:	f7ff fd04 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000314 	.word	0x20000314
 8001b0c:	40000400 	.word	0x40000400

08001b10 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b16:	463b      	mov	r3, r7
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b20:	4a15      	ldr	r2, [pc, #84]	@ (8001b78 <MX_TIM6_Init+0x68>)
 8001b22:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 90-1;
 8001b24:	4b13      	ldr	r3, [pc, #76]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b26:	2259      	movs	r2, #89	@ 0x59
 8001b28:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2a:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 8001b30:	4b10      	ldr	r3, [pc, #64]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b32:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b36:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b38:	4b0e      	ldr	r3, [pc, #56]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b3e:	480d      	ldr	r0, [pc, #52]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b40:	f001 fe92 	bl	8003868 <HAL_TIM_Base_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001b4a:	f7ff fcdd 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b56:	463b      	mov	r3, r7
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4806      	ldr	r0, [pc, #24]	@ (8001b74 <MX_TIM6_Init+0x64>)
 8001b5c:	f002 fe86 	bl	800486c <HAL_TIMEx_MasterConfigSynchronization>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001b66:	f7ff fccf 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000035c 	.word	0x2000035c
 8001b78:	40001000 	.word	0x40001000

08001b7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a29      	ldr	r2, [pc, #164]	@ (8001c30 <HAL_TIM_Base_MspInit+0xb4>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d10e      	bne.n	8001bac <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	4b28      	ldr	r3, [pc, #160]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b96:	4a27      	ldr	r2, [pc, #156]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b9e:	4b25      	ldr	r3, [pc, #148]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001baa:	e03a      	b.n	8001c22 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bb4:	d10e      	bne.n	8001bd4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
}
 8001bd2:	e026      	b.n	8001c22 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM3)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a17      	ldr	r2, [pc, #92]	@ (8001c38 <HAL_TIM_Base_MspInit+0xbc>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d10e      	bne.n	8001bfc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b14      	ldr	r3, [pc, #80]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	4a13      	ldr	r2, [pc, #76]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bee:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
}
 8001bfa:	e012      	b.n	8001c22 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM6)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0e      	ldr	r2, [pc, #56]	@ (8001c3c <HAL_TIM_Base_MspInit+0xc0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d10d      	bne.n	8001c22 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	4a09      	ldr	r2, [pc, #36]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001c10:	f043 0310 	orr.w	r3, r3, #16
 8001c14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c16:	4b07      	ldr	r3, [pc, #28]	@ (8001c34 <HAL_TIM_Base_MspInit+0xb8>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
}
 8001c22:	bf00      	nop
 8001c24:	371c      	adds	r7, #28
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40010000 	.word	0x40010000
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40000400 	.word	0x40000400
 8001c3c:	40001000 	.word	0x40001000

08001c40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <HAL_TIM_MspPostInit+0x68>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d11e      	bne.n	8001ca0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <HAL_TIM_MspPostInit+0x6c>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	4a10      	ldr	r2, [pc, #64]	@ (8001cac <HAL_TIM_MspPostInit+0x6c>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c72:	4b0e      	ldr	r3, [pc, #56]	@ (8001cac <HAL_TIM_MspPostInit+0x6c>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8001c7e:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8001c82:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c90:	2301      	movs	r3, #1
 8001c92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 030c 	add.w	r3, r7, #12
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4805      	ldr	r0, [pc, #20]	@ (8001cb0 <HAL_TIM_MspPostInit+0x70>)
 8001c9c:	f000 fe1c 	bl	80028d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ca0:	bf00      	nop
 8001ca2:	3720      	adds	r7, #32
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40010000 	.word	0x40010000
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40020000 	.word	0x40020000

08001cb4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	@ (8001d04 <MX_USART1_UART_Init+0x50>)
 8001cbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cbe:	4b10      	ldr	r3, [pc, #64]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cd8:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cda:	220c      	movs	r2, #12
 8001cdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cde:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cea:	4805      	ldr	r0, [pc, #20]	@ (8001d00 <MX_USART1_UART_Init+0x4c>)
 8001cec:	f002 fea0 	bl	8004a30 <HAL_UART_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cf6:	f7ff fc07 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200003a4 	.word	0x200003a4
 8001d04:	40011000 	.word	0x40011000

08001d08 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d0e:	4a12      	ldr	r2, [pc, #72]	@ (8001d58 <MX_USART2_UART_Init+0x50>)
 8001d10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d12:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d20:	4b0c      	ldr	r3, [pc, #48]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d26:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d2c:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d2e:	220c      	movs	r2, #12
 8001d30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d32:	4b08      	ldr	r3, [pc, #32]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d38:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d3e:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <MX_USART2_UART_Init+0x4c>)
 8001d40:	f002 fe76 	bl	8004a30 <HAL_UART_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d4a:	f7ff fbdd 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	200003ec 	.word	0x200003ec
 8001d58:	40004400 	.word	0x40004400

08001d5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08c      	sub	sp, #48	@ 0x30
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 031c 	add.w	r3, r7, #28
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a32      	ldr	r2, [pc, #200]	@ (8001e44 <HAL_UART_MspInit+0xe8>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d12d      	bne.n	8001dda <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61bb      	str	r3, [r7, #24]
 8001d82:	4b31      	ldr	r3, [pc, #196]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	4a30      	ldr	r2, [pc, #192]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001d88:	f043 0310 	orr.w	r3, r3, #16
 8001d8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	f003 0310 	and.w	r3, r3, #16
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	4a29      	ldr	r2, [pc, #164]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001daa:	4b27      	ldr	r3, [pc, #156]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001db6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dc8:	2307      	movs	r3, #7
 8001dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dcc:	f107 031c 	add.w	r3, r7, #28
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	481e      	ldr	r0, [pc, #120]	@ (8001e4c <HAL_UART_MspInit+0xf0>)
 8001dd4:	f000 fd80 	bl	80028d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dd8:	e030      	b.n	8001e3c <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a1c      	ldr	r2, [pc, #112]	@ (8001e50 <HAL_UART_MspInit+0xf4>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d12b      	bne.n	8001e3c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001de4:	2300      	movs	r3, #0
 8001de6:	613b      	str	r3, [r7, #16]
 8001de8:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dec:	4a16      	ldr	r2, [pc, #88]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001dee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001df2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df4:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e00:	2300      	movs	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	4b10      	ldr	r3, [pc, #64]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e08:	4a0f      	ldr	r2, [pc, #60]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e10:	4b0d      	ldr	r3, [pc, #52]	@ (8001e48 <HAL_UART_MspInit+0xec>)
 8001e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e1c:	230c      	movs	r3, #12
 8001e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	2302      	movs	r3, #2
 8001e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e2c:	2307      	movs	r3, #7
 8001e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 031c 	add.w	r3, r7, #28
 8001e34:	4619      	mov	r1, r3
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <HAL_UART_MspInit+0xf0>)
 8001e38:	f000 fd4e 	bl	80028d8 <HAL_GPIO_Init>
}
 8001e3c:	bf00      	nop
 8001e3e:	3730      	adds	r7, #48	@ 0x30
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40011000 	.word	0x40011000
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	40020000 	.word	0x40020000
 8001e50:	40004400 	.word	0x40004400

08001e54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e58:	f7ff fd00 	bl	800185c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e5c:	480c      	ldr	r0, [pc, #48]	@ (8001e90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e5e:	490d      	ldr	r1, [pc, #52]	@ (8001e94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e60:	4a0d      	ldr	r2, [pc, #52]	@ (8001e98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e64:	e002      	b.n	8001e6c <LoopCopyDataInit>

08001e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6a:	3304      	adds	r3, #4

08001e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e70:	d3f9      	bcc.n	8001e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e72:	4a0a      	ldr	r2, [pc, #40]	@ (8001e9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e74:	4c0a      	ldr	r4, [pc, #40]	@ (8001ea0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e78:	e001      	b.n	8001e7e <LoopFillZerobss>

08001e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e7c:	3204      	adds	r2, #4

08001e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e80:	d3fb      	bcc.n	8001e7a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e82:	f004 fb33 	bl	80064ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e86:	f7ff fa79 	bl	800137c <main>
  bx  lr    
 8001e8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e94:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e98:	08009f38 	.word	0x08009f38
  ldr r2, =_sbss
 8001e9c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ea0:	20000584 	.word	0x20000584

08001ea4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea4:	e7fe      	b.n	8001ea4 <ADC_IRQHandler>
	...

08001ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee8 <HAL_Init+0x40>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee8 <HAL_Init+0x40>)
 8001eb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <HAL_Init+0x40>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <HAL_Init+0x40>)
 8001ebe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ec2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <HAL_Init+0x40>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_Init+0x40>)
 8001eca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f000 fccc 	bl	800286e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed6:	200f      	movs	r0, #15
 8001ed8:	f7ff fb44 	bl	8001564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001edc:	f7ff fb1a 	bl	8001514 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40023c00 	.word	0x40023c00

08001eec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <HAL_IncTick+0x20>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <HAL_IncTick+0x24>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4413      	add	r3, r2
 8001efc:	4a04      	ldr	r2, [pc, #16]	@ (8001f10 <HAL_IncTick+0x24>)
 8001efe:	6013      	str	r3, [r2, #0]
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	20000008 	.word	0x20000008
 8001f10:	20000434 	.word	0x20000434

08001f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;
 8001f18:	4b03      	ldr	r3, [pc, #12]	@ (8001f28 <HAL_GetTick+0x14>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	20000434 	.word	0x20000434

08001f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff ffee 	bl	8001f14 <HAL_GetTick>
 8001f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d005      	beq.n	8001f52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f46:	4b0a      	ldr	r3, [pc, #40]	@ (8001f70 <HAL_Delay+0x44>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4413      	add	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f52:	bf00      	nop
 8001f54:	f7ff ffde 	bl	8001f14 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d8f7      	bhi.n	8001f54 <HAL_Delay+0x28>
  {
  }
}
 8001f64:	bf00      	nop
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000008 	.word	0x20000008

08001f74 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e033      	b.n	8001ff2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d109      	bne.n	8001fa6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f7ff f8b6 	bl	8001104 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d118      	bne.n	8001fe4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fba:	f023 0302 	bic.w	r3, r3, #2
 8001fbe:	f043 0202 	orr.w	r2, r3, #2
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 faa8 	bl	800251c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f023 0303 	bic.w	r3, r3, #3
 8001fda:	f043 0201 	orr.w	r2, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fe2:	e001      	b.n	8001fe8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800200e:	2b01      	cmp	r3, #1
 8002010:	d101      	bne.n	8002016 <HAL_ADC_Start+0x1a>
 8002012:	2302      	movs	r3, #2
 8002014:	e0b2      	b.n	800217c <HAL_ADC_Start+0x180>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b01      	cmp	r3, #1
 800202a:	d018      	beq.n	800205e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0201 	orr.w	r2, r2, #1
 800203a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800203c:	4b52      	ldr	r3, [pc, #328]	@ (8002188 <HAL_ADC_Start+0x18c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a52      	ldr	r2, [pc, #328]	@ (800218c <HAL_ADC_Start+0x190>)
 8002042:	fba2 2303 	umull	r2, r3, r2, r3
 8002046:	0c9a      	lsrs	r2, r3, #18
 8002048:	4613      	mov	r3, r2
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	4413      	add	r3, r2
 800204e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002050:	e002      	b.n	8002058 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	3b01      	subs	r3, #1
 8002056:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f9      	bne.n	8002052 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	2b01      	cmp	r3, #1
 800206a:	d17a      	bne.n	8002162 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002074:	f023 0301 	bic.w	r3, r3, #1
 8002078:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800208a:	2b00      	cmp	r3, #0
 800208c:	d007      	beq.n	800209e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002096:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020aa:	d106      	bne.n	80020ba <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b0:	f023 0206 	bic.w	r2, r3, #6
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	645a      	str	r2, [r3, #68]	@ 0x44
 80020b8:	e002      	b.n	80020c0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020c8:	4b31      	ldr	r3, [pc, #196]	@ (8002190 <HAL_ADC_Start+0x194>)
 80020ca:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80020d4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 031f 	and.w	r3, r3, #31
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d12a      	bne.n	8002138 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a2b      	ldr	r2, [pc, #172]	@ (8002194 <HAL_ADC_Start+0x198>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d015      	beq.n	8002118 <HAL_ADC_Start+0x11c>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a29      	ldr	r2, [pc, #164]	@ (8002198 <HAL_ADC_Start+0x19c>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d105      	bne.n	8002102 <HAL_ADC_Start+0x106>
 80020f6:	4b26      	ldr	r3, [pc, #152]	@ (8002190 <HAL_ADC_Start+0x194>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 031f 	and.w	r3, r3, #31
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00a      	beq.n	8002118 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a25      	ldr	r2, [pc, #148]	@ (800219c <HAL_ADC_Start+0x1a0>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d136      	bne.n	800217a <HAL_ADC_Start+0x17e>
 800210c:	4b20      	ldr	r3, [pc, #128]	@ (8002190 <HAL_ADC_Start+0x194>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	2b00      	cmp	r3, #0
 8002116:	d130      	bne.n	800217a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d129      	bne.n	800217a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	e020      	b.n	800217a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a15      	ldr	r2, [pc, #84]	@ (8002194 <HAL_ADC_Start+0x198>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d11b      	bne.n	800217a <HAL_ADC_Start+0x17e>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d114      	bne.n	800217a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	e00b      	b.n	800217a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	f043 0210 	orr.w	r2, r3, #16
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	f043 0201 	orr.w	r2, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	20000000 	.word	0x20000000
 800218c:	431bde83 	.word	0x431bde83
 8002190:	40012300 	.word	0x40012300
 8002194:	40012000 	.word	0x40012000
 8002198:	40012100 	.word	0x40012100
 800219c:	40012200 	.word	0x40012200

080021a0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021bc:	d113      	bne.n	80021e6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021cc:	d10b      	bne.n	80021e6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d2:	f043 0220 	orr.w	r2, r3, #32
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e063      	b.n	80022ae <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80021e6:	f7ff fe95 	bl	8001f14 <HAL_GetTick>
 80021ea:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021ec:	e021      	b.n	8002232 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f4:	d01d      	beq.n	8002232 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d007      	beq.n	800220c <HAL_ADC_PollForConversion+0x6c>
 80021fc:	f7ff fe8a 	bl	8001f14 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d212      	bcs.n	8002232 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b02      	cmp	r3, #2
 8002218:	d00b      	beq.n	8002232 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f043 0204 	orr.w	r2, r3, #4
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e03d      	b.n	80022ae <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b02      	cmp	r3, #2
 800223e:	d1d6      	bne.n	80021ee <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0212 	mvn.w	r2, #18
 8002248:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d123      	bne.n	80022ac <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002268:	2b00      	cmp	r3, #0
 800226a:	d11f      	bne.n	80022ac <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002272:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002276:	2b00      	cmp	r3, #0
 8002278:	d006      	beq.n	8002288 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002284:	2b00      	cmp	r3, #0
 8002286:	d111      	bne.n	80022ac <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002298:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d105      	bne.n	80022ac <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a4:	f043 0201 	orr.w	r2, r3, #1
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1c>
 80022d0:	2302      	movs	r3, #2
 80022d2:	e113      	b.n	80024fc <HAL_ADC_ConfigChannel+0x244>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2b09      	cmp	r3, #9
 80022e2:	d925      	bls.n	8002330 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68d9      	ldr	r1, [r3, #12]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	461a      	mov	r2, r3
 80022f2:	4613      	mov	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	4413      	add	r3, r2
 80022f8:	3b1e      	subs	r3, #30
 80022fa:	2207      	movs	r2, #7
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43da      	mvns	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	400a      	ands	r2, r1
 8002308:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68d9      	ldr	r1, [r3, #12]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	b29b      	uxth	r3, r3
 800231a:	4618      	mov	r0, r3
 800231c:	4603      	mov	r3, r0
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4403      	add	r3, r0
 8002322:	3b1e      	subs	r3, #30
 8002324:	409a      	lsls	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	e022      	b.n	8002376 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6919      	ldr	r1, [r3, #16]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	b29b      	uxth	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	4613      	mov	r3, r2
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	4413      	add	r3, r2
 8002344:	2207      	movs	r2, #7
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43da      	mvns	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	400a      	ands	r2, r1
 8002352:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6919      	ldr	r1, [r3, #16]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	b29b      	uxth	r3, r3
 8002364:	4618      	mov	r0, r3
 8002366:	4603      	mov	r3, r0
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	4403      	add	r3, r0
 800236c:	409a      	lsls	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b06      	cmp	r3, #6
 800237c:	d824      	bhi.n	80023c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	3b05      	subs	r3, #5
 8002390:	221f      	movs	r2, #31
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43da      	mvns	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	400a      	ands	r2, r1
 800239e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	4618      	mov	r0, r3
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	3b05      	subs	r3, #5
 80023ba:	fa00 f203 	lsl.w	r2, r0, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80023c6:	e04c      	b.n	8002462 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b0c      	cmp	r3, #12
 80023ce:	d824      	bhi.n	800241a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	3b23      	subs	r3, #35	@ 0x23
 80023e2:	221f      	movs	r2, #31
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43da      	mvns	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	400a      	ands	r2, r1
 80023f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	4618      	mov	r0, r3
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	3b23      	subs	r3, #35	@ 0x23
 800240c:	fa00 f203 	lsl.w	r2, r0, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	631a      	str	r2, [r3, #48]	@ 0x30
 8002418:	e023      	b.n	8002462 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	3b41      	subs	r3, #65	@ 0x41
 800242c:	221f      	movs	r2, #31
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43da      	mvns	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	400a      	ands	r2, r1
 800243a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	b29b      	uxth	r3, r3
 8002448:	4618      	mov	r0, r3
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	3b41      	subs	r3, #65	@ 0x41
 8002456:	fa00 f203 	lsl.w	r2, r0, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	430a      	orrs	r2, r1
 8002460:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002462:	4b29      	ldr	r3, [pc, #164]	@ (8002508 <HAL_ADC_ConfigChannel+0x250>)
 8002464:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a28      	ldr	r2, [pc, #160]	@ (800250c <HAL_ADC_ConfigChannel+0x254>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d10f      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x1d8>
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2b12      	cmp	r3, #18
 8002476:	d10b      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1d      	ldr	r2, [pc, #116]	@ (800250c <HAL_ADC_ConfigChannel+0x254>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d12b      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x23a>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a1c      	ldr	r2, [pc, #112]	@ (8002510 <HAL_ADC_ConfigChannel+0x258>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d003      	beq.n	80024ac <HAL_ADC_ConfigChannel+0x1f4>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b11      	cmp	r3, #17
 80024aa:	d122      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a11      	ldr	r2, [pc, #68]	@ (8002510 <HAL_ADC_ConfigChannel+0x258>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d111      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024ce:	4b11      	ldr	r3, [pc, #68]	@ (8002514 <HAL_ADC_ConfigChannel+0x25c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a11      	ldr	r2, [pc, #68]	@ (8002518 <HAL_ADC_ConfigChannel+0x260>)
 80024d4:	fba2 2303 	umull	r2, r3, r2, r3
 80024d8:	0c9a      	lsrs	r2, r3, #18
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024e4:	e002      	b.n	80024ec <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	3b01      	subs	r3, #1
 80024ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f9      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	40012300 	.word	0x40012300
 800250c:	40012000 	.word	0x40012000
 8002510:	10000012 	.word	0x10000012
 8002514:	20000000 	.word	0x20000000
 8002518:	431bde83 	.word	0x431bde83

0800251c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002524:	4b79      	ldr	r3, [pc, #484]	@ (800270c <ADC_Init+0x1f0>)
 8002526:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	431a      	orrs	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002550:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6859      	ldr	r1, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	021a      	lsls	r2, r3, #8
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6859      	ldr	r1, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002596:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6899      	ldr	r1, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ae:	4a58      	ldr	r2, [pc, #352]	@ (8002710 <ADC_Init+0x1f4>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d022      	beq.n	80025fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6899      	ldr	r1, [r3, #8]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	e00f      	b.n	800261a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002618:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0202 	bic.w	r2, r2, #2
 8002628:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6899      	ldr	r1, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	7e1b      	ldrb	r3, [r3, #24]
 8002634:	005a      	lsls	r2, r3, #1
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	430a      	orrs	r2, r1
 800263c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d01b      	beq.n	8002680 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002656:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002666:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6859      	ldr	r1, [r3, #4]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002672:	3b01      	subs	r3, #1
 8002674:	035a      	lsls	r2, r3, #13
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	e007      	b.n	8002690 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800268e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800269e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	051a      	lsls	r2, r3, #20
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6899      	ldr	r1, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026d2:	025a      	lsls	r2, r3, #9
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6899      	ldr	r1, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	029a      	lsls	r2, r3, #10
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	609a      	str	r2, [r3, #8]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	40012300 	.word	0x40012300
 8002710:	0f000001 	.word	0x0f000001

08002714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002724:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002730:	4013      	ands	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800273c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002740:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002746:	4a04      	ldr	r2, [pc, #16]	@ (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	60d3      	str	r3, [r2, #12]
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002760:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <__NVIC_GetPriorityGrouping+0x18>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	0a1b      	lsrs	r3, r3, #8
 8002766:	f003 0307 	and.w	r3, r3, #7
}
 800276a:	4618      	mov	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	2b00      	cmp	r3, #0
 8002788:	db0b      	blt.n	80027a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	f003 021f 	and.w	r2, r3, #31
 8002790:	4907      	ldr	r1, [pc, #28]	@ (80027b0 <__NVIC_EnableIRQ+0x38>)
 8002792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	2001      	movs	r0, #1
 800279a:	fa00 f202 	lsl.w	r2, r0, r2
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	@ (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	@ (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	@ 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	@ 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff4c 	bl	8002714 <__NVIC_SetPriorityGrouping>
}
 800287c:	bf00      	nop
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002896:	f7ff ff61 	bl	800275c <__NVIC_GetPriorityGrouping>
 800289a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	68b9      	ldr	r1, [r7, #8]
 80028a0:	6978      	ldr	r0, [r7, #20]
 80028a2:	f7ff ffb1 	bl	8002808 <NVIC_EncodePriority>
 80028a6:	4602      	mov	r2, r0
 80028a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ac:	4611      	mov	r1, r2
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff ff80 	bl	80027b4 <__NVIC_SetPriority>
}
 80028b4:	bf00      	nop
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff ff54 	bl	8002778 <__NVIC_EnableIRQ>
}
 80028d0:	bf00      	nop
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	@ 0x24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	e165      	b.n	8002bc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f4:	2201      	movs	r2, #1
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	429a      	cmp	r2, r3
 800290e:	f040 8154 	bne.w	8002bba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d005      	beq.n	800292a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002926:	2b02      	cmp	r3, #2
 8002928:	d130      	bne.n	800298c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2203      	movs	r2, #3
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4013      	ands	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002960:	2201      	movs	r2, #1
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4013      	ands	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	f003 0201 	and.w	r2, r3, #1
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b03      	cmp	r3, #3
 8002996:	d017      	beq.n	80029c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d123      	bne.n	8002a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	220f      	movs	r2, #15
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	691a      	ldr	r2, [r3, #16]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	08da      	lsrs	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	3208      	adds	r2, #8
 8002a16:	69b9      	ldr	r1, [r7, #24]
 8002a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	2203      	movs	r2, #3
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0203 	and.w	r2, r3, #3
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 80ae 	beq.w	8002bba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b5d      	ldr	r3, [pc, #372]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	4a5c      	ldr	r2, [pc, #368]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002a68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a6e:	4b5a      	ldr	r3, [pc, #360]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7a:	4a58      	ldr	r2, [pc, #352]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4f      	ldr	r2, [pc, #316]	@ (8002be0 <HAL_GPIO_Init+0x308>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d025      	beq.n	8002af2 <HAL_GPIO_Init+0x21a>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4e      	ldr	r2, [pc, #312]	@ (8002be4 <HAL_GPIO_Init+0x30c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d01f      	beq.n	8002aee <HAL_GPIO_Init+0x216>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a4d      	ldr	r2, [pc, #308]	@ (8002be8 <HAL_GPIO_Init+0x310>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d019      	beq.n	8002aea <HAL_GPIO_Init+0x212>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4c      	ldr	r2, [pc, #304]	@ (8002bec <HAL_GPIO_Init+0x314>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_GPIO_Init+0x20e>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8002bf0 <HAL_GPIO_Init+0x318>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_GPIO_Init+0x20a>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a4a      	ldr	r2, [pc, #296]	@ (8002bf4 <HAL_GPIO_Init+0x31c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <HAL_GPIO_Init+0x206>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a49      	ldr	r2, [pc, #292]	@ (8002bf8 <HAL_GPIO_Init+0x320>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d101      	bne.n	8002ada <HAL_GPIO_Init+0x202>
 8002ad6:	2306      	movs	r3, #6
 8002ad8:	e00c      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002ada:	2307      	movs	r3, #7
 8002adc:	e00a      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002ade:	2305      	movs	r3, #5
 8002ae0:	e008      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002ae2:	2304      	movs	r3, #4
 8002ae4:	e006      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e004      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e002      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <HAL_GPIO_Init+0x21c>
 8002af2:	2300      	movs	r3, #0
 8002af4:	69fa      	ldr	r2, [r7, #28]
 8002af6:	f002 0203 	and.w	r2, r2, #3
 8002afa:	0092      	lsls	r2, r2, #2
 8002afc:	4093      	lsls	r3, r2
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b04:	4935      	ldr	r1, [pc, #212]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	089b      	lsrs	r3, r3, #2
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b12:	4b3a      	ldr	r3, [pc, #232]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b36:	4a31      	ldr	r2, [pc, #196]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b60:	4a26      	ldr	r2, [pc, #152]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b66:	4b25      	ldr	r3, [pc, #148]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b90:	4b1a      	ldr	r3, [pc, #104]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bb4:	4a11      	ldr	r2, [pc, #68]	@ (8002bfc <HAL_GPIO_Init+0x324>)
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	61fb      	str	r3, [r7, #28]
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	2b0f      	cmp	r3, #15
 8002bc4:	f67f ae96 	bls.w	80028f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bc8:	bf00      	nop
 8002bca:	bf00      	nop
 8002bcc:	3724      	adds	r7, #36	@ 0x24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40013800 	.word	0x40013800
 8002be0:	40020000 	.word	0x40020000
 8002be4:	40020400 	.word	0x40020400
 8002be8:	40020800 	.word	0x40020800
 8002bec:	40020c00 	.word	0x40020c00
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40021400 	.word	0x40021400
 8002bf8:	40021800 	.word	0x40021800
 8002bfc:	40013c00 	.word	0x40013c00

08002c00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	807b      	strh	r3, [r7, #2]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c10:	787b      	ldrb	r3, [r7, #1]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c16:	887a      	ldrh	r2, [r7, #2]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c1c:	e003      	b.n	8002c26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c1e:	887b      	ldrh	r3, [r7, #2]
 8002c20:	041a      	lsls	r2, r3, #16
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	619a      	str	r2, [r3, #24]
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
	...

08002c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e0cc      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c48:	4b68      	ldr	r3, [pc, #416]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 030f 	and.w	r3, r3, #15
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d90c      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c56:	4b65      	ldr	r3, [pc, #404]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	b2d2      	uxtb	r2, r2
 8002c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b63      	ldr	r3, [pc, #396]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0b8      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d020      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d005      	beq.n	8002c94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c88:	4b59      	ldr	r3, [pc, #356]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	4a58      	ldr	r2, [pc, #352]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0308 	and.w	r3, r3, #8
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca0:	4b53      	ldr	r3, [pc, #332]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	4a52      	ldr	r2, [pc, #328]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002caa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cac:	4b50      	ldr	r3, [pc, #320]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	494d      	ldr	r1, [pc, #308]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d044      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d107      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd2:	4b47      	ldr	r3, [pc, #284]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d119      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e07f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d003      	beq.n	8002cf2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d107      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d109      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e06f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d02:	4b3b      	ldr	r3, [pc, #236]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e067      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d12:	4b37      	ldr	r3, [pc, #220]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f023 0203 	bic.w	r2, r3, #3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	4934      	ldr	r1, [pc, #208]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d24:	f7ff f8f6 	bl	8001f14 <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d2c:	f7ff f8f2 	bl	8001f14 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e04f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d42:	4b2b      	ldr	r3, [pc, #172]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 020c 	and.w	r2, r3, #12
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d1eb      	bne.n	8002d2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d54:	4b25      	ldr	r3, [pc, #148]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 030f 	and.w	r3, r3, #15
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d20c      	bcs.n	8002d7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d62:	4b22      	ldr	r3, [pc, #136]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6a:	4b20      	ldr	r3, [pc, #128]	@ (8002dec <HAL_RCC_ClockConfig+0x1b8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	683a      	ldr	r2, [r7, #0]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d001      	beq.n	8002d7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e032      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0304 	and.w	r3, r3, #4
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d008      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d88:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	4916      	ldr	r1, [pc, #88]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002da6:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	490e      	ldr	r1, [pc, #56]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dba:	f000 f887 	bl	8002ecc <HAL_RCC_GetSysClockFreq>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002df0 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	091b      	lsrs	r3, r3, #4
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	490a      	ldr	r1, [pc, #40]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c0>)
 8002dcc:	5ccb      	ldrb	r3, [r1, r3]
 8002dce:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd2:	4a09      	ldr	r2, [pc, #36]	@ (8002df8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dd6:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_RCC_ClockConfig+0x1c8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fe fbc2 	bl	8001564 <HAL_InitTick>

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40023c00 	.word	0x40023c00
 8002df0:	40023800 	.word	0x40023800
 8002df4:	08009ae8 	.word	0x08009ae8
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	20000004 	.word	0x20000004

08002e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e04:	4b03      	ldr	r3, [pc, #12]	@ (8002e14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000000 	.word	0x20000000

08002e18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e1c:	f7ff fff0 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e20:	4602      	mov	r2, r0
 8002e22:	4b05      	ldr	r3, [pc, #20]	@ (8002e38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	0a9b      	lsrs	r3, r3, #10
 8002e28:	f003 0307 	and.w	r3, r3, #7
 8002e2c:	4903      	ldr	r1, [pc, #12]	@ (8002e3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e2e:	5ccb      	ldrb	r3, [r1, r3]
 8002e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	08009af8 	.word	0x08009af8

08002e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e44:	f7ff ffdc 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	4b05      	ldr	r3, [pc, #20]	@ (8002e60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	0b5b      	lsrs	r3, r3, #13
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	4903      	ldr	r1, [pc, #12]	@ (8002e64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e56:	5ccb      	ldrb	r3, [r1, r3]
 8002e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40023800 	.word	0x40023800
 8002e64:	08009af8 	.word	0x08009af8

08002e68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	220f      	movs	r2, #15
 8002e76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e78:	4b12      	ldr	r3, [pc, #72]	@ (8002ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 0203 	and.w	r2, r3, #3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e84:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e9c:	4b09      	ldr	r3, [pc, #36]	@ (8002ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	08db      	lsrs	r3, r3, #3
 8002ea2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002eaa:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <HAL_RCC_GetClockConfig+0x60>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 020f 	and.w	r2, r3, #15
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	601a      	str	r2, [r3, #0]
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	40023c00 	.word	0x40023c00

08002ecc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ed0:	b0ae      	sub	sp, #184	@ 0xb8
 8002ed2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ef2:	4bcb      	ldr	r3, [pc, #812]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 030c 	and.w	r3, r3, #12
 8002efa:	2b0c      	cmp	r3, #12
 8002efc:	f200 8206 	bhi.w	800330c <HAL_RCC_GetSysClockFreq+0x440>
 8002f00:	a201      	add	r2, pc, #4	@ (adr r2, 8002f08 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f06:	bf00      	nop
 8002f08:	08002f3d 	.word	0x08002f3d
 8002f0c:	0800330d 	.word	0x0800330d
 8002f10:	0800330d 	.word	0x0800330d
 8002f14:	0800330d 	.word	0x0800330d
 8002f18:	08002f45 	.word	0x08002f45
 8002f1c:	0800330d 	.word	0x0800330d
 8002f20:	0800330d 	.word	0x0800330d
 8002f24:	0800330d 	.word	0x0800330d
 8002f28:	08002f4d 	.word	0x08002f4d
 8002f2c:	0800330d 	.word	0x0800330d
 8002f30:	0800330d 	.word	0x0800330d
 8002f34:	0800330d 	.word	0x0800330d
 8002f38:	0800313d 	.word	0x0800313d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f3c:	4bb9      	ldr	r3, [pc, #740]	@ (8003224 <HAL_RCC_GetSysClockFreq+0x358>)
 8002f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f42:	e1e7      	b.n	8003314 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f44:	4bb8      	ldr	r3, [pc, #736]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002f46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f4a:	e1e3      	b.n	8003314 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f4c:	4bb4      	ldr	r3, [pc, #720]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f58:	4bb1      	ldr	r3, [pc, #708]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d071      	beq.n	8003048 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f64:	4bae      	ldr	r3, [pc, #696]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	099b      	lsrs	r3, r3, #6
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002f70:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002f74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f80:	2300      	movs	r3, #0
 8002f82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002f86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	462b      	mov	r3, r5
 8002f8e:	f04f 0000 	mov.w	r0, #0
 8002f92:	f04f 0100 	mov.w	r1, #0
 8002f96:	0159      	lsls	r1, r3, #5
 8002f98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f9c:	0150      	lsls	r0, r2, #5
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4621      	mov	r1, r4
 8002fa4:	1a51      	subs	r1, r2, r1
 8002fa6:	6439      	str	r1, [r7, #64]	@ 0x40
 8002fa8:	4629      	mov	r1, r5
 8002faa:	eb63 0301 	sbc.w	r3, r3, r1
 8002fae:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002fbc:	4649      	mov	r1, r9
 8002fbe:	018b      	lsls	r3, r1, #6
 8002fc0:	4641      	mov	r1, r8
 8002fc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fc6:	4641      	mov	r1, r8
 8002fc8:	018a      	lsls	r2, r1, #6
 8002fca:	4641      	mov	r1, r8
 8002fcc:	1a51      	subs	r1, r2, r1
 8002fce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002fd0:	4649      	mov	r1, r9
 8002fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8002fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002fe4:	4649      	mov	r1, r9
 8002fe6:	00cb      	lsls	r3, r1, #3
 8002fe8:	4641      	mov	r1, r8
 8002fea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fee:	4641      	mov	r1, r8
 8002ff0:	00ca      	lsls	r2, r1, #3
 8002ff2:	4610      	mov	r0, r2
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	4622      	mov	r2, r4
 8002ffa:	189b      	adds	r3, r3, r2
 8002ffc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ffe:	462b      	mov	r3, r5
 8003000:	460a      	mov	r2, r1
 8003002:	eb42 0303 	adc.w	r3, r2, r3
 8003006:	637b      	str	r3, [r7, #52]	@ 0x34
 8003008:	f04f 0200 	mov.w	r2, #0
 800300c:	f04f 0300 	mov.w	r3, #0
 8003010:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003014:	4629      	mov	r1, r5
 8003016:	024b      	lsls	r3, r1, #9
 8003018:	4621      	mov	r1, r4
 800301a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800301e:	4621      	mov	r1, r4
 8003020:	024a      	lsls	r2, r1, #9
 8003022:	4610      	mov	r0, r2
 8003024:	4619      	mov	r1, r3
 8003026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800302a:	2200      	movs	r2, #0
 800302c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003030:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003034:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003038:	f7fd fe46 	bl	8000cc8 <__aeabi_uldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4613      	mov	r3, r2
 8003042:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003046:	e067      	b.n	8003118 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003048:	4b75      	ldr	r3, [pc, #468]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	099b      	lsrs	r3, r3, #6
 800304e:	2200      	movs	r2, #0
 8003050:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003054:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003058:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800305c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003060:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003062:	2300      	movs	r3, #0
 8003064:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003066:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800306a:	4622      	mov	r2, r4
 800306c:	462b      	mov	r3, r5
 800306e:	f04f 0000 	mov.w	r0, #0
 8003072:	f04f 0100 	mov.w	r1, #0
 8003076:	0159      	lsls	r1, r3, #5
 8003078:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800307c:	0150      	lsls	r0, r2, #5
 800307e:	4602      	mov	r2, r0
 8003080:	460b      	mov	r3, r1
 8003082:	4621      	mov	r1, r4
 8003084:	1a51      	subs	r1, r2, r1
 8003086:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003088:	4629      	mov	r1, r5
 800308a:	eb63 0301 	sbc.w	r3, r3, r1
 800308e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800309c:	4649      	mov	r1, r9
 800309e:	018b      	lsls	r3, r1, #6
 80030a0:	4641      	mov	r1, r8
 80030a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030a6:	4641      	mov	r1, r8
 80030a8:	018a      	lsls	r2, r1, #6
 80030aa:	4641      	mov	r1, r8
 80030ac:	ebb2 0a01 	subs.w	sl, r2, r1
 80030b0:	4649      	mov	r1, r9
 80030b2:	eb63 0b01 	sbc.w	fp, r3, r1
 80030b6:	f04f 0200 	mov.w	r2, #0
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030c2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030ca:	4692      	mov	sl, r2
 80030cc:	469b      	mov	fp, r3
 80030ce:	4623      	mov	r3, r4
 80030d0:	eb1a 0303 	adds.w	r3, sl, r3
 80030d4:	623b      	str	r3, [r7, #32]
 80030d6:	462b      	mov	r3, r5
 80030d8:	eb4b 0303 	adc.w	r3, fp, r3
 80030dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80030ea:	4629      	mov	r1, r5
 80030ec:	028b      	lsls	r3, r1, #10
 80030ee:	4621      	mov	r1, r4
 80030f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030f4:	4621      	mov	r1, r4
 80030f6:	028a      	lsls	r2, r1, #10
 80030f8:	4610      	mov	r0, r2
 80030fa:	4619      	mov	r1, r3
 80030fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003100:	2200      	movs	r2, #0
 8003102:	673b      	str	r3, [r7, #112]	@ 0x70
 8003104:	677a      	str	r2, [r7, #116]	@ 0x74
 8003106:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800310a:	f7fd fddd 	bl	8000cc8 <__aeabi_uldivmod>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4613      	mov	r3, r2
 8003114:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003118:	4b41      	ldr	r3, [pc, #260]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	0c1b      	lsrs	r3, r3, #16
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	3301      	adds	r3, #1
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800312a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800312e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003132:	fbb2 f3f3 	udiv	r3, r2, r3
 8003136:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800313a:	e0eb      	b.n	8003314 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800313c:	4b38      	ldr	r3, [pc, #224]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003148:	4b35      	ldr	r3, [pc, #212]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d06b      	beq.n	800322c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003154:	4b32      	ldr	r3, [pc, #200]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x354>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	099b      	lsrs	r3, r3, #6
 800315a:	2200      	movs	r2, #0
 800315c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800315e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003160:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003166:	663b      	str	r3, [r7, #96]	@ 0x60
 8003168:	2300      	movs	r3, #0
 800316a:	667b      	str	r3, [r7, #100]	@ 0x64
 800316c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003170:	4622      	mov	r2, r4
 8003172:	462b      	mov	r3, r5
 8003174:	f04f 0000 	mov.w	r0, #0
 8003178:	f04f 0100 	mov.w	r1, #0
 800317c:	0159      	lsls	r1, r3, #5
 800317e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003182:	0150      	lsls	r0, r2, #5
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4621      	mov	r1, r4
 800318a:	1a51      	subs	r1, r2, r1
 800318c:	61b9      	str	r1, [r7, #24]
 800318e:	4629      	mov	r1, r5
 8003190:	eb63 0301 	sbc.w	r3, r3, r1
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	f04f 0200 	mov.w	r2, #0
 800319a:	f04f 0300 	mov.w	r3, #0
 800319e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80031a2:	4659      	mov	r1, fp
 80031a4:	018b      	lsls	r3, r1, #6
 80031a6:	4651      	mov	r1, sl
 80031a8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031ac:	4651      	mov	r1, sl
 80031ae:	018a      	lsls	r2, r1, #6
 80031b0:	4651      	mov	r1, sl
 80031b2:	ebb2 0801 	subs.w	r8, r2, r1
 80031b6:	4659      	mov	r1, fp
 80031b8:	eb63 0901 	sbc.w	r9, r3, r1
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031d0:	4690      	mov	r8, r2
 80031d2:	4699      	mov	r9, r3
 80031d4:	4623      	mov	r3, r4
 80031d6:	eb18 0303 	adds.w	r3, r8, r3
 80031da:	613b      	str	r3, [r7, #16]
 80031dc:	462b      	mov	r3, r5
 80031de:	eb49 0303 	adc.w	r3, r9, r3
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80031f0:	4629      	mov	r1, r5
 80031f2:	024b      	lsls	r3, r1, #9
 80031f4:	4621      	mov	r1, r4
 80031f6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031fa:	4621      	mov	r1, r4
 80031fc:	024a      	lsls	r2, r1, #9
 80031fe:	4610      	mov	r0, r2
 8003200:	4619      	mov	r1, r3
 8003202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003206:	2200      	movs	r2, #0
 8003208:	65bb      	str	r3, [r7, #88]	@ 0x58
 800320a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800320c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003210:	f7fd fd5a 	bl	8000cc8 <__aeabi_uldivmod>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4613      	mov	r3, r2
 800321a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800321e:	e065      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x420>
 8003220:	40023800 	.word	0x40023800
 8003224:	00f42400 	.word	0x00f42400
 8003228:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800322c:	4b3d      	ldr	r3, [pc, #244]	@ (8003324 <HAL_RCC_GetSysClockFreq+0x458>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	099b      	lsrs	r3, r3, #6
 8003232:	2200      	movs	r2, #0
 8003234:	4618      	mov	r0, r3
 8003236:	4611      	mov	r1, r2
 8003238:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800323c:	653b      	str	r3, [r7, #80]	@ 0x50
 800323e:	2300      	movs	r3, #0
 8003240:	657b      	str	r3, [r7, #84]	@ 0x54
 8003242:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003246:	4642      	mov	r2, r8
 8003248:	464b      	mov	r3, r9
 800324a:	f04f 0000 	mov.w	r0, #0
 800324e:	f04f 0100 	mov.w	r1, #0
 8003252:	0159      	lsls	r1, r3, #5
 8003254:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003258:	0150      	lsls	r0, r2, #5
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4641      	mov	r1, r8
 8003260:	1a51      	subs	r1, r2, r1
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	4649      	mov	r1, r9
 8003266:	eb63 0301 	sbc.w	r3, r3, r1
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	f04f 0200 	mov.w	r2, #0
 8003270:	f04f 0300 	mov.w	r3, #0
 8003274:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003278:	4659      	mov	r1, fp
 800327a:	018b      	lsls	r3, r1, #6
 800327c:	4651      	mov	r1, sl
 800327e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003282:	4651      	mov	r1, sl
 8003284:	018a      	lsls	r2, r1, #6
 8003286:	4651      	mov	r1, sl
 8003288:	1a54      	subs	r4, r2, r1
 800328a:	4659      	mov	r1, fp
 800328c:	eb63 0501 	sbc.w	r5, r3, r1
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	00eb      	lsls	r3, r5, #3
 800329a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800329e:	00e2      	lsls	r2, r4, #3
 80032a0:	4614      	mov	r4, r2
 80032a2:	461d      	mov	r5, r3
 80032a4:	4643      	mov	r3, r8
 80032a6:	18e3      	adds	r3, r4, r3
 80032a8:	603b      	str	r3, [r7, #0]
 80032aa:	464b      	mov	r3, r9
 80032ac:	eb45 0303 	adc.w	r3, r5, r3
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	f04f 0200 	mov.w	r2, #0
 80032b6:	f04f 0300 	mov.w	r3, #0
 80032ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032be:	4629      	mov	r1, r5
 80032c0:	028b      	lsls	r3, r1, #10
 80032c2:	4621      	mov	r1, r4
 80032c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032c8:	4621      	mov	r1, r4
 80032ca:	028a      	lsls	r2, r1, #10
 80032cc:	4610      	mov	r0, r2
 80032ce:	4619      	mov	r1, r3
 80032d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032d4:	2200      	movs	r2, #0
 80032d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032d8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80032da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032de:	f7fd fcf3 	bl	8000cc8 <__aeabi_uldivmod>
 80032e2:	4602      	mov	r2, r0
 80032e4:	460b      	mov	r3, r1
 80032e6:	4613      	mov	r3, r2
 80032e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80032ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003324 <HAL_RCC_GetSysClockFreq+0x458>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	0f1b      	lsrs	r3, r3, #28
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80032fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80032fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003302:	fbb2 f3f3 	udiv	r3, r2, r3
 8003306:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800330a:	e003      	b.n	8003314 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800330c:	4b06      	ldr	r3, [pc, #24]	@ (8003328 <HAL_RCC_GetSysClockFreq+0x45c>)
 800330e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003312:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003314:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003318:	4618      	mov	r0, r3
 800331a:	37b8      	adds	r7, #184	@ 0xb8
 800331c:	46bd      	mov	sp, r7
 800331e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003322:	bf00      	nop
 8003324:	40023800 	.word	0x40023800
 8003328:	00f42400 	.word	0x00f42400

0800332c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e28d      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 8083 	beq.w	8003452 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800334c:	4b94      	ldr	r3, [pc, #592]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 030c 	and.w	r3, r3, #12
 8003354:	2b04      	cmp	r3, #4
 8003356:	d019      	beq.n	800338c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003358:	4b91      	ldr	r3, [pc, #580]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003360:	2b08      	cmp	r3, #8
 8003362:	d106      	bne.n	8003372 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003364:	4b8e      	ldr	r3, [pc, #568]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800336c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003370:	d00c      	beq.n	800338c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003372:	4b8b      	ldr	r3, [pc, #556]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800337a:	2b0c      	cmp	r3, #12
 800337c:	d112      	bne.n	80033a4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800337e:	4b88      	ldr	r3, [pc, #544]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003386:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800338a:	d10b      	bne.n	80033a4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800338c:	4b84      	ldr	r3, [pc, #528]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d05b      	beq.n	8003450 <HAL_RCC_OscConfig+0x124>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d157      	bne.n	8003450 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e25a      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ac:	d106      	bne.n	80033bc <HAL_RCC_OscConfig+0x90>
 80033ae:	4b7c      	ldr	r3, [pc, #496]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a7b      	ldr	r2, [pc, #492]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e01d      	b.n	80033f8 <HAL_RCC_OscConfig+0xcc>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033c4:	d10c      	bne.n	80033e0 <HAL_RCC_OscConfig+0xb4>
 80033c6:	4b76      	ldr	r3, [pc, #472]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a75      	ldr	r2, [pc, #468]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033d0:	6013      	str	r3, [r2, #0]
 80033d2:	4b73      	ldr	r3, [pc, #460]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a72      	ldr	r2, [pc, #456]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	e00b      	b.n	80033f8 <HAL_RCC_OscConfig+0xcc>
 80033e0:	4b6f      	ldr	r3, [pc, #444]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a6e      	ldr	r2, [pc, #440]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ea:	6013      	str	r3, [r2, #0]
 80033ec:	4b6c      	ldr	r3, [pc, #432]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a6b      	ldr	r2, [pc, #428]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80033f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d013      	beq.n	8003428 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003400:	f7fe fd88 	bl	8001f14 <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003408:	f7fe fd84 	bl	8001f14 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b64      	cmp	r3, #100	@ 0x64
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e21f      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341a:	4b61      	ldr	r3, [pc, #388]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f0      	beq.n	8003408 <HAL_RCC_OscConfig+0xdc>
 8003426:	e014      	b.n	8003452 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003428:	f7fe fd74 	bl	8001f14 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003430:	f7fe fd70 	bl	8001f14 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b64      	cmp	r3, #100	@ 0x64
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e20b      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003442:	4b57      	ldr	r3, [pc, #348]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f0      	bne.n	8003430 <HAL_RCC_OscConfig+0x104>
 800344e:	e000      	b.n	8003452 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d06f      	beq.n	800353e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800345e:	4b50      	ldr	r3, [pc, #320]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 030c 	and.w	r3, r3, #12
 8003466:	2b00      	cmp	r3, #0
 8003468:	d017      	beq.n	800349a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800346a:	4b4d      	ldr	r3, [pc, #308]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003472:	2b08      	cmp	r3, #8
 8003474:	d105      	bne.n	8003482 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003476:	4b4a      	ldr	r3, [pc, #296]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00b      	beq.n	800349a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003482:	4b47      	ldr	r3, [pc, #284]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800348a:	2b0c      	cmp	r3, #12
 800348c:	d11c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800348e:	4b44      	ldr	r3, [pc, #272]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d116      	bne.n	80034c8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800349a:	4b41      	ldr	r3, [pc, #260]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d005      	beq.n	80034b2 <HAL_RCC_OscConfig+0x186>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d001      	beq.n	80034b2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e1d3      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b2:	4b3b      	ldr	r3, [pc, #236]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	4937      	ldr	r1, [pc, #220]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034c6:	e03a      	b.n	800353e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d020      	beq.n	8003512 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d0:	4b34      	ldr	r3, [pc, #208]	@ (80035a4 <HAL_RCC_OscConfig+0x278>)
 80034d2:	2201      	movs	r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d6:	f7fe fd1d 	bl	8001f14 <HAL_GetTick>
 80034da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034de:	f7fe fd19 	bl	8001f14 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e1b4      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f0:	4b2b      	ldr	r3, [pc, #172]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d0f0      	beq.n	80034de <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fc:	4b28      	ldr	r3, [pc, #160]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	4925      	ldr	r1, [pc, #148]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 800350c:	4313      	orrs	r3, r2
 800350e:	600b      	str	r3, [r1, #0]
 8003510:	e015      	b.n	800353e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003512:	4b24      	ldr	r3, [pc, #144]	@ (80035a4 <HAL_RCC_OscConfig+0x278>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003518:	f7fe fcfc 	bl	8001f14 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003520:	f7fe fcf8 	bl	8001f14 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e193      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003532:	4b1b      	ldr	r3, [pc, #108]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f0      	bne.n	8003520 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	2b00      	cmp	r3, #0
 8003548:	d036      	beq.n	80035b8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d016      	beq.n	8003580 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003552:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <HAL_RCC_OscConfig+0x27c>)
 8003554:	2201      	movs	r2, #1
 8003556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003558:	f7fe fcdc 	bl	8001f14 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003560:	f7fe fcd8 	bl	8001f14 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e173      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003572:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <HAL_RCC_OscConfig+0x274>)
 8003574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x234>
 800357e:	e01b      	b.n	80035b8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003580:	4b09      	ldr	r3, [pc, #36]	@ (80035a8 <HAL_RCC_OscConfig+0x27c>)
 8003582:	2200      	movs	r2, #0
 8003584:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003586:	f7fe fcc5 	bl	8001f14 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800358c:	e00e      	b.n	80035ac <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800358e:	f7fe fcc1 	bl	8001f14 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d907      	bls.n	80035ac <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e15c      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
 80035a0:	40023800 	.word	0x40023800
 80035a4:	42470000 	.word	0x42470000
 80035a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ac:	4b8a      	ldr	r3, [pc, #552]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80035ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1ea      	bne.n	800358e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 8097 	beq.w	80036f4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035c6:	2300      	movs	r3, #0
 80035c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035ca:	4b83      	ldr	r3, [pc, #524]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10f      	bne.n	80035f6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	60bb      	str	r3, [r7, #8]
 80035da:	4b7f      	ldr	r3, [pc, #508]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	4a7e      	ldr	r2, [pc, #504]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80035e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035e6:	4b7c      	ldr	r3, [pc, #496]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ee:	60bb      	str	r3, [r7, #8]
 80035f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035f2:	2301      	movs	r3, #1
 80035f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035f6:	4b79      	ldr	r3, [pc, #484]	@ (80037dc <HAL_RCC_OscConfig+0x4b0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d118      	bne.n	8003634 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003602:	4b76      	ldr	r3, [pc, #472]	@ (80037dc <HAL_RCC_OscConfig+0x4b0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a75      	ldr	r2, [pc, #468]	@ (80037dc <HAL_RCC_OscConfig+0x4b0>)
 8003608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800360e:	f7fe fc81 	bl	8001f14 <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003616:	f7fe fc7d 	bl	8001f14 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e118      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003628:	4b6c      	ldr	r3, [pc, #432]	@ (80037dc <HAL_RCC_OscConfig+0x4b0>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0f0      	beq.n	8003616 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d106      	bne.n	800364a <HAL_RCC_OscConfig+0x31e>
 800363c:	4b66      	ldr	r3, [pc, #408]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 800363e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003640:	4a65      	ldr	r2, [pc, #404]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003642:	f043 0301 	orr.w	r3, r3, #1
 8003646:	6713      	str	r3, [r2, #112]	@ 0x70
 8003648:	e01c      	b.n	8003684 <HAL_RCC_OscConfig+0x358>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2b05      	cmp	r3, #5
 8003650:	d10c      	bne.n	800366c <HAL_RCC_OscConfig+0x340>
 8003652:	4b61      	ldr	r3, [pc, #388]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003656:	4a60      	ldr	r2, [pc, #384]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003658:	f043 0304 	orr.w	r3, r3, #4
 800365c:	6713      	str	r3, [r2, #112]	@ 0x70
 800365e:	4b5e      	ldr	r3, [pc, #376]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003662:	4a5d      	ldr	r2, [pc, #372]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	6713      	str	r3, [r2, #112]	@ 0x70
 800366a:	e00b      	b.n	8003684 <HAL_RCC_OscConfig+0x358>
 800366c:	4b5a      	ldr	r3, [pc, #360]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 800366e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003670:	4a59      	ldr	r2, [pc, #356]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003672:	f023 0301 	bic.w	r3, r3, #1
 8003676:	6713      	str	r3, [r2, #112]	@ 0x70
 8003678:	4b57      	ldr	r3, [pc, #348]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 800367a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367c:	4a56      	ldr	r2, [pc, #344]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 800367e:	f023 0304 	bic.w	r3, r3, #4
 8003682:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d015      	beq.n	80036b8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368c:	f7fe fc42 	bl	8001f14 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003692:	e00a      	b.n	80036aa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003694:	f7fe fc3e 	bl	8001f14 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e0d7      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036aa:	4b4b      	ldr	r3, [pc, #300]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80036ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0ee      	beq.n	8003694 <HAL_RCC_OscConfig+0x368>
 80036b6:	e014      	b.n	80036e2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b8:	f7fe fc2c 	bl	8001f14 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036be:	e00a      	b.n	80036d6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c0:	f7fe fc28 	bl	8001f14 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e0c1      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036d6:	4b40      	ldr	r3, [pc, #256]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80036d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1ee      	bne.n	80036c0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036e2:	7dfb      	ldrb	r3, [r7, #23]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d105      	bne.n	80036f4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036e8:	4b3b      	ldr	r3, [pc, #236]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	4a3a      	ldr	r2, [pc, #232]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80036ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 80ad 	beq.w	8003858 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036fe:	4b36      	ldr	r3, [pc, #216]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
 8003706:	2b08      	cmp	r3, #8
 8003708:	d060      	beq.n	80037cc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	2b02      	cmp	r3, #2
 8003710:	d145      	bne.n	800379e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003712:	4b33      	ldr	r3, [pc, #204]	@ (80037e0 <HAL_RCC_OscConfig+0x4b4>)
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003718:	f7fe fbfc 	bl	8001f14 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003720:	f7fe fbf8 	bl	8001f14 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e093      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003732:	4b29      	ldr	r3, [pc, #164]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69da      	ldr	r2, [r3, #28]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	019b      	lsls	r3, r3, #6
 800374e:	431a      	orrs	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003754:	085b      	lsrs	r3, r3, #1
 8003756:	3b01      	subs	r3, #1
 8003758:	041b      	lsls	r3, r3, #16
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	061b      	lsls	r3, r3, #24
 8003762:	431a      	orrs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003768:	071b      	lsls	r3, r3, #28
 800376a:	491b      	ldr	r1, [pc, #108]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 800376c:	4313      	orrs	r3, r2
 800376e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003770:	4b1b      	ldr	r3, [pc, #108]	@ (80037e0 <HAL_RCC_OscConfig+0x4b4>)
 8003772:	2201      	movs	r2, #1
 8003774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003776:	f7fe fbcd 	bl	8001f14 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800377e:	f7fe fbc9 	bl	8001f14 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b02      	cmp	r3, #2
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e064      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003790:	4b11      	ldr	r3, [pc, #68]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0f0      	beq.n	800377e <HAL_RCC_OscConfig+0x452>
 800379c:	e05c      	b.n	8003858 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800379e:	4b10      	ldr	r3, [pc, #64]	@ (80037e0 <HAL_RCC_OscConfig+0x4b4>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a4:	f7fe fbb6 	bl	8001f14 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ac:	f7fe fbb2 	bl	8001f14 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e04d      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037be:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <HAL_RCC_OscConfig+0x4ac>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f0      	bne.n	80037ac <HAL_RCC_OscConfig+0x480>
 80037ca:	e045      	b.n	8003858 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d107      	bne.n	80037e4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e040      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40007000 	.word	0x40007000
 80037e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003864 <HAL_RCC_OscConfig+0x538>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d030      	beq.n	8003854 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d129      	bne.n	8003854 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800380a:	429a      	cmp	r2, r3
 800380c:	d122      	bne.n	8003854 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003814:	4013      	ands	r3, r2
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800381a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800381c:	4293      	cmp	r3, r2
 800381e:	d119      	bne.n	8003854 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382a:	085b      	lsrs	r3, r3, #1
 800382c:	3b01      	subs	r3, #1
 800382e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003830:	429a      	cmp	r2, r3
 8003832:	d10f      	bne.n	8003854 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003840:	429a      	cmp	r2, r3
 8003842:	d107      	bne.n	8003854 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003850:	429a      	cmp	r2, r3
 8003852:	d001      	beq.n	8003858 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e000      	b.n	800385a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800

08003868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e041      	b.n	80038fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d106      	bne.n	8003894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fe f974 	bl	8001b7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	3304      	adds	r3, #4
 80038a4:	4619      	mov	r1, r3
 80038a6:	4610      	mov	r0, r2
 80038a8:	f000 fcca 	bl	8004240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b01      	cmp	r3, #1
 800391a:	d001      	beq.n	8003920 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e046      	b.n	80039ae <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2202      	movs	r2, #2
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a23      	ldr	r2, [pc, #140]	@ (80039bc <HAL_TIM_Base_Start+0xb4>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d022      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800393a:	d01d      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a1f      	ldr	r2, [pc, #124]	@ (80039c0 <HAL_TIM_Base_Start+0xb8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d018      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1e      	ldr	r2, [pc, #120]	@ (80039c4 <HAL_TIM_Base_Start+0xbc>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d013      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a1c      	ldr	r2, [pc, #112]	@ (80039c8 <HAL_TIM_Base_Start+0xc0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00e      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a1b      	ldr	r2, [pc, #108]	@ (80039cc <HAL_TIM_Base_Start+0xc4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d009      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a19      	ldr	r2, [pc, #100]	@ (80039d0 <HAL_TIM_Base_Start+0xc8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_TIM_Base_Start+0x70>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a18      	ldr	r2, [pc, #96]	@ (80039d4 <HAL_TIM_Base_Start+0xcc>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d111      	bne.n	800399c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b06      	cmp	r3, #6
 8003988:	d010      	beq.n	80039ac <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f042 0201 	orr.w	r2, r2, #1
 8003998:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800399a:	e007      	b.n	80039ac <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0201 	orr.w	r2, r2, #1
 80039aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40010000 	.word	0x40010000
 80039c0:	40000400 	.word	0x40000400
 80039c4:	40000800 	.word	0x40000800
 80039c8:	40000c00 	.word	0x40000c00
 80039cc:	40010400 	.word	0x40010400
 80039d0:	40014000 	.word	0x40014000
 80039d4:	40001800 	.word	0x40001800

080039d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d001      	beq.n	80039f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e04e      	b.n	8003a8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 0201 	orr.w	r2, r2, #1
 8003a06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a23      	ldr	r2, [pc, #140]	@ (8003a9c <HAL_TIM_Base_Start_IT+0xc4>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d022      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a1a:	d01d      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a1f      	ldr	r2, [pc, #124]	@ (8003aa0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d018      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8003aa4 <HAL_TIM_Base_Start_IT+0xcc>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d013      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d00e      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003aac <HAL_TIM_Base_Start_IT+0xd4>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d009      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a19      	ldr	r2, [pc, #100]	@ (8003ab0 <HAL_TIM_Base_Start_IT+0xd8>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d004      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x80>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a18      	ldr	r2, [pc, #96]	@ (8003ab4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d111      	bne.n	8003a7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d010      	beq.n	8003a8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0201 	orr.w	r2, r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7a:	e007      	b.n	8003a8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 0201 	orr.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40010000 	.word	0x40010000
 8003aa0:	40000400 	.word	0x40000400
 8003aa4:	40000800 	.word	0x40000800
 8003aa8:	40000c00 	.word	0x40000c00
 8003aac:	40010400 	.word	0x40010400
 8003ab0:	40014000 	.word	0x40014000
 8003ab4:	40001800 	.word	0x40001800

08003ab8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e041      	b.n	8003b4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f839 	bl	8003b56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4610      	mov	r0, r2
 8003af8:	f000 fba2 	bl	8004240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b083      	sub	sp, #12
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
	...

08003b6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d109      	bne.n	8003b90 <HAL_TIM_PWM_Start+0x24>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	bf14      	ite	ne
 8003b88:	2301      	movne	r3, #1
 8003b8a:	2300      	moveq	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	e022      	b.n	8003bd6 <HAL_TIM_PWM_Start+0x6a>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d109      	bne.n	8003baa <HAL_TIM_PWM_Start+0x3e>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	bf14      	ite	ne
 8003ba2:	2301      	movne	r3, #1
 8003ba4:	2300      	moveq	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	e015      	b.n	8003bd6 <HAL_TIM_PWM_Start+0x6a>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d109      	bne.n	8003bc4 <HAL_TIM_PWM_Start+0x58>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	bf14      	ite	ne
 8003bbc:	2301      	movne	r3, #1
 8003bbe:	2300      	moveq	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	e008      	b.n	8003bd6 <HAL_TIM_PWM_Start+0x6a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	bf14      	ite	ne
 8003bd0:	2301      	movne	r3, #1
 8003bd2:	2300      	moveq	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e07c      	b.n	8003cd8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_PWM_Start+0x82>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bec:	e013      	b.n	8003c16 <HAL_TIM_PWM_Start+0xaa>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d104      	bne.n	8003bfe <HAL_TIM_PWM_Start+0x92>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bfc:	e00b      	b.n	8003c16 <HAL_TIM_PWM_Start+0xaa>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d104      	bne.n	8003c0e <HAL_TIM_PWM_Start+0xa2>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c0c:	e003      	b.n	8003c16 <HAL_TIM_PWM_Start+0xaa>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2202      	movs	r2, #2
 8003c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	6839      	ldr	r1, [r7, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 fdfe 	bl	8004820 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a2d      	ldr	r2, [pc, #180]	@ (8003ce0 <HAL_TIM_PWM_Start+0x174>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d004      	beq.n	8003c38 <HAL_TIM_PWM_Start+0xcc>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2c      	ldr	r2, [pc, #176]	@ (8003ce4 <HAL_TIM_PWM_Start+0x178>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d101      	bne.n	8003c3c <HAL_TIM_PWM_Start+0xd0>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <HAL_TIM_PWM_Start+0xd2>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a22      	ldr	r2, [pc, #136]	@ (8003ce0 <HAL_TIM_PWM_Start+0x174>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d022      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c64:	d01d      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ce8 <HAL_TIM_PWM_Start+0x17c>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d018      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a1d      	ldr	r2, [pc, #116]	@ (8003cec <HAL_TIM_PWM_Start+0x180>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d013      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003cf0 <HAL_TIM_PWM_Start+0x184>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d00e      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a16      	ldr	r2, [pc, #88]	@ (8003ce4 <HAL_TIM_PWM_Start+0x178>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d009      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a18      	ldr	r2, [pc, #96]	@ (8003cf4 <HAL_TIM_PWM_Start+0x188>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d004      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x136>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a16      	ldr	r2, [pc, #88]	@ (8003cf8 <HAL_TIM_PWM_Start+0x18c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d111      	bne.n	8003cc6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2b06      	cmp	r3, #6
 8003cb2:	d010      	beq.n	8003cd6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc4:	e007      	b.n	8003cd6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0201 	orr.w	r2, r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40010000 	.word	0x40010000
 8003ce4:	40010400 	.word	0x40010400
 8003ce8:	40000400 	.word	0x40000400
 8003cec:	40000800 	.word	0x40000800
 8003cf0:	40000c00 	.word	0x40000c00
 8003cf4:	40014000 	.word	0x40014000
 8003cf8:	40001800 	.word	0x40001800

08003cfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d020      	beq.n	8003d60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d01b      	beq.n	8003d60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f06f 0202 	mvn.w	r2, #2
 8003d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fa5b 	bl	8004202 <HAL_TIM_IC_CaptureCallback>
 8003d4c:	e005      	b.n	8003d5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 fa4d 	bl	80041ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 fa5e 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d020      	beq.n	8003dac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d01b      	beq.n	8003dac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f06f 0204 	mvn.w	r2, #4
 8003d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2202      	movs	r2, #2
 8003d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fa35 	bl	8004202 <HAL_TIM_IC_CaptureCallback>
 8003d98:	e005      	b.n	8003da6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fa27 	bl	80041ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 fa38 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d020      	beq.n	8003df8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f003 0308 	and.w	r3, r3, #8
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d01b      	beq.n	8003df8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f06f 0208 	mvn.w	r2, #8
 8003dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d003      	beq.n	8003de6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 fa0f 	bl	8004202 <HAL_TIM_IC_CaptureCallback>
 8003de4:	e005      	b.n	8003df2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fa01 	bl	80041ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f000 fa12 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d020      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f003 0310 	and.w	r3, r3, #16
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01b      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f06f 0210 	mvn.w	r2, #16
 8003e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2208      	movs	r2, #8
 8003e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 f9e9 	bl	8004202 <HAL_TIM_IC_CaptureCallback>
 8003e30:	e005      	b.n	8003e3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 f9db 	bl	80041ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 f9ec 	bl	8004216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00c      	beq.n	8003e68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d007      	beq.n	8003e68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f06f 0201 	mvn.w	r2, #1
 8003e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7fd fb3e 	bl	80014e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00c      	beq.n	8003e8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d007      	beq.n	8003e8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f000 fdc8 	bl	8004a1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00c      	beq.n	8003eb0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d007      	beq.n	8003eb0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f9bd 	bl	800422a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00c      	beq.n	8003ed4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f003 0320 	and.w	r3, r3, #32
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d007      	beq.n	8003ed4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f06f 0220 	mvn.w	r2, #32
 8003ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 fd9a 	bl	8004a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d101      	bne.n	8003efa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	e0ae      	b.n	8004058 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b0c      	cmp	r3, #12
 8003f06:	f200 809f 	bhi.w	8004048 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f10:	08003f45 	.word	0x08003f45
 8003f14:	08004049 	.word	0x08004049
 8003f18:	08004049 	.word	0x08004049
 8003f1c:	08004049 	.word	0x08004049
 8003f20:	08003f85 	.word	0x08003f85
 8003f24:	08004049 	.word	0x08004049
 8003f28:	08004049 	.word	0x08004049
 8003f2c:	08004049 	.word	0x08004049
 8003f30:	08003fc7 	.word	0x08003fc7
 8003f34:	08004049 	.word	0x08004049
 8003f38:	08004049 	.word	0x08004049
 8003f3c:	08004049 	.word	0x08004049
 8003f40:	08004007 	.word	0x08004007
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 fa1e 	bl	800438c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699a      	ldr	r2, [r3, #24]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 0208 	orr.w	r2, r2, #8
 8003f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	699a      	ldr	r2, [r3, #24]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0204 	bic.w	r2, r2, #4
 8003f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	6999      	ldr	r1, [r3, #24]
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	691a      	ldr	r2, [r3, #16]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	619a      	str	r2, [r3, #24]
      break;
 8003f82:	e064      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68b9      	ldr	r1, [r7, #8]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 fa6e 	bl	800446c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699a      	ldr	r2, [r3, #24]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699a      	ldr	r2, [r3, #24]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6999      	ldr	r1, [r3, #24]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	021a      	lsls	r2, r3, #8
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	619a      	str	r2, [r3, #24]
      break;
 8003fc4:	e043      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68b9      	ldr	r1, [r7, #8]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f000 fac3 	bl	8004558 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	69da      	ldr	r2, [r3, #28]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0208 	orr.w	r2, r2, #8
 8003fe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	69da      	ldr	r2, [r3, #28]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0204 	bic.w	r2, r2, #4
 8003ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	69d9      	ldr	r1, [r3, #28]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	691a      	ldr	r2, [r3, #16]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	430a      	orrs	r2, r1
 8004002:	61da      	str	r2, [r3, #28]
      break;
 8004004:	e023      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68b9      	ldr	r1, [r7, #8]
 800400c:	4618      	mov	r0, r3
 800400e:	f000 fb17 	bl	8004640 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	69da      	ldr	r2, [r3, #28]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004020:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	69da      	ldr	r2, [r3, #28]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004030:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69d9      	ldr	r1, [r3, #28]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	021a      	lsls	r2, r3, #8
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	61da      	str	r2, [r3, #28]
      break;
 8004046:	e002      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	75fb      	strb	r3, [r7, #23]
      break;
 800404c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004056:	7dfb      	ldrb	r3, [r7, #23]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800406a:	2300      	movs	r3, #0
 800406c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_TIM_ConfigClockSource+0x1c>
 8004078:	2302      	movs	r3, #2
 800407a:	e0b4      	b.n	80041e6 <HAL_TIM_ConfigClockSource+0x186>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2202      	movs	r2, #2
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800409a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040b4:	d03e      	beq.n	8004134 <HAL_TIM_ConfigClockSource+0xd4>
 80040b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ba:	f200 8087 	bhi.w	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c2:	f000 8086 	beq.w	80041d2 <HAL_TIM_ConfigClockSource+0x172>
 80040c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040ca:	d87f      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040cc:	2b70      	cmp	r3, #112	@ 0x70
 80040ce:	d01a      	beq.n	8004106 <HAL_TIM_ConfigClockSource+0xa6>
 80040d0:	2b70      	cmp	r3, #112	@ 0x70
 80040d2:	d87b      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040d4:	2b60      	cmp	r3, #96	@ 0x60
 80040d6:	d050      	beq.n	800417a <HAL_TIM_ConfigClockSource+0x11a>
 80040d8:	2b60      	cmp	r3, #96	@ 0x60
 80040da:	d877      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040dc:	2b50      	cmp	r3, #80	@ 0x50
 80040de:	d03c      	beq.n	800415a <HAL_TIM_ConfigClockSource+0xfa>
 80040e0:	2b50      	cmp	r3, #80	@ 0x50
 80040e2:	d873      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040e4:	2b40      	cmp	r3, #64	@ 0x40
 80040e6:	d058      	beq.n	800419a <HAL_TIM_ConfigClockSource+0x13a>
 80040e8:	2b40      	cmp	r3, #64	@ 0x40
 80040ea:	d86f      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040ec:	2b30      	cmp	r3, #48	@ 0x30
 80040ee:	d064      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0x15a>
 80040f0:	2b30      	cmp	r3, #48	@ 0x30
 80040f2:	d86b      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040f4:	2b20      	cmp	r3, #32
 80040f6:	d060      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0x15a>
 80040f8:	2b20      	cmp	r3, #32
 80040fa:	d867      	bhi.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d05c      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0x15a>
 8004100:	2b10      	cmp	r3, #16
 8004102:	d05a      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0x15a>
 8004104:	e062      	b.n	80041cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004116:	f000 fb63 	bl	80047e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004128:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68ba      	ldr	r2, [r7, #8]
 8004130:	609a      	str	r2, [r3, #8]
      break;
 8004132:	e04f      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004144:	f000 fb4c 	bl	80047e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004156:	609a      	str	r2, [r3, #8]
      break;
 8004158:	e03c      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004166:	461a      	mov	r2, r3
 8004168:	f000 fac0 	bl	80046ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2150      	movs	r1, #80	@ 0x50
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fb19 	bl	80047aa <TIM_ITRx_SetConfig>
      break;
 8004178:	e02c      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004186:	461a      	mov	r2, r3
 8004188:	f000 fadf 	bl	800474a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2160      	movs	r1, #96	@ 0x60
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fb09 	bl	80047aa <TIM_ITRx_SetConfig>
      break;
 8004198:	e01c      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041a6:	461a      	mov	r2, r3
 80041a8:	f000 faa0 	bl	80046ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2140      	movs	r1, #64	@ 0x40
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 faf9 	bl	80047aa <TIM_ITRx_SetConfig>
      break;
 80041b8:	e00c      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4619      	mov	r1, r3
 80041c4:	4610      	mov	r0, r2
 80041c6:	f000 faf0 	bl	80047aa <TIM_ITRx_SetConfig>
      break;
 80041ca:	e003      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	73fb      	strb	r3, [r7, #15]
      break;
 80041d0:	e000      	b.n	80041d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041ee:	b480      	push	{r7}
 80041f0:	b083      	sub	sp, #12
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr

08004202 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004216:	b480      	push	{r7}
 8004218:	b083      	sub	sp, #12
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800421e:	bf00      	nop
 8004220:	370c      	adds	r7, #12
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800422a:	b480      	push	{r7}
 800422c:	b083      	sub	sp, #12
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
	...

08004240 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a43      	ldr	r2, [pc, #268]	@ (8004360 <TIM_Base_SetConfig+0x120>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d013      	beq.n	8004280 <TIM_Base_SetConfig+0x40>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800425e:	d00f      	beq.n	8004280 <TIM_Base_SetConfig+0x40>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a40      	ldr	r2, [pc, #256]	@ (8004364 <TIM_Base_SetConfig+0x124>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d00b      	beq.n	8004280 <TIM_Base_SetConfig+0x40>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a3f      	ldr	r2, [pc, #252]	@ (8004368 <TIM_Base_SetConfig+0x128>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d007      	beq.n	8004280 <TIM_Base_SetConfig+0x40>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4a3e      	ldr	r2, [pc, #248]	@ (800436c <TIM_Base_SetConfig+0x12c>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d003      	beq.n	8004280 <TIM_Base_SetConfig+0x40>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4a3d      	ldr	r2, [pc, #244]	@ (8004370 <TIM_Base_SetConfig+0x130>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d108      	bne.n	8004292 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	4313      	orrs	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a32      	ldr	r2, [pc, #200]	@ (8004360 <TIM_Base_SetConfig+0x120>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d02b      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042a0:	d027      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a2f      	ldr	r2, [pc, #188]	@ (8004364 <TIM_Base_SetConfig+0x124>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d023      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a2e      	ldr	r2, [pc, #184]	@ (8004368 <TIM_Base_SetConfig+0x128>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d01f      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a2d      	ldr	r2, [pc, #180]	@ (800436c <TIM_Base_SetConfig+0x12c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d01b      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a2c      	ldr	r2, [pc, #176]	@ (8004370 <TIM_Base_SetConfig+0x130>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d017      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a2b      	ldr	r2, [pc, #172]	@ (8004374 <TIM_Base_SetConfig+0x134>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d013      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a2a      	ldr	r2, [pc, #168]	@ (8004378 <TIM_Base_SetConfig+0x138>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d00f      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a29      	ldr	r2, [pc, #164]	@ (800437c <TIM_Base_SetConfig+0x13c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d00b      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a28      	ldr	r2, [pc, #160]	@ (8004380 <TIM_Base_SetConfig+0x140>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d007      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a27      	ldr	r2, [pc, #156]	@ (8004384 <TIM_Base_SetConfig+0x144>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d003      	beq.n	80042f2 <TIM_Base_SetConfig+0xb2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a26      	ldr	r2, [pc, #152]	@ (8004388 <TIM_Base_SetConfig+0x148>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d108      	bne.n	8004304 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4313      	orrs	r3, r2
 8004302:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	4313      	orrs	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	689a      	ldr	r2, [r3, #8]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a0e      	ldr	r2, [pc, #56]	@ (8004360 <TIM_Base_SetConfig+0x120>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_Base_SetConfig+0xf2>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a10      	ldr	r2, [pc, #64]	@ (8004370 <TIM_Base_SetConfig+0x130>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d103      	bne.n	800433a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	691a      	ldr	r2, [r3, #16]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f043 0204 	orr.w	r2, r3, #4
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	601a      	str	r2, [r3, #0]
}
 8004352:	bf00      	nop
 8004354:	3714      	adds	r7, #20
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	40010000 	.word	0x40010000
 8004364:	40000400 	.word	0x40000400
 8004368:	40000800 	.word	0x40000800
 800436c:	40000c00 	.word	0x40000c00
 8004370:	40010400 	.word	0x40010400
 8004374:	40014000 	.word	0x40014000
 8004378:	40014400 	.word	0x40014400
 800437c:	40014800 	.word	0x40014800
 8004380:	40001800 	.word	0x40001800
 8004384:	40001c00 	.word	0x40001c00
 8004388:	40002000 	.word	0x40002000

0800438c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800438c:	b480      	push	{r7}
 800438e:	b087      	sub	sp, #28
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	f023 0201 	bic.w	r2, r3, #1
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0303 	bic.w	r3, r3, #3
 80043c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f023 0302 	bic.w	r3, r3, #2
 80043d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	4313      	orrs	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a20      	ldr	r2, [pc, #128]	@ (8004464 <TIM_OC1_SetConfig+0xd8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d003      	beq.n	80043f0 <TIM_OC1_SetConfig+0x64>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a1f      	ldr	r2, [pc, #124]	@ (8004468 <TIM_OC1_SetConfig+0xdc>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d10c      	bne.n	800440a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f023 0308 	bic.w	r3, r3, #8
 80043f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	4313      	orrs	r3, r2
 8004400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f023 0304 	bic.w	r3, r3, #4
 8004408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a15      	ldr	r2, [pc, #84]	@ (8004464 <TIM_OC1_SetConfig+0xd8>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d003      	beq.n	800441a <TIM_OC1_SetConfig+0x8e>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <TIM_OC1_SetConfig+0xdc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d111      	bne.n	800443e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004420:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004428:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	4313      	orrs	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	4313      	orrs	r3, r2
 800443c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	621a      	str	r2, [r3, #32]
}
 8004458:	bf00      	nop
 800445a:	371c      	adds	r7, #28
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	40010000 	.word	0x40010000
 8004468:	40010400 	.word	0x40010400

0800446c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800446c:	b480      	push	{r7}
 800446e:	b087      	sub	sp, #28
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	f023 0210 	bic.w	r2, r3, #16
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800449a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	021b      	lsls	r3, r3, #8
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f023 0320 	bic.w	r3, r3, #32
 80044b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a22      	ldr	r2, [pc, #136]	@ (8004550 <TIM_OC2_SetConfig+0xe4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d003      	beq.n	80044d4 <TIM_OC2_SetConfig+0x68>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a21      	ldr	r2, [pc, #132]	@ (8004554 <TIM_OC2_SetConfig+0xe8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d10d      	bne.n	80044f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	011b      	lsls	r3, r3, #4
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a17      	ldr	r2, [pc, #92]	@ (8004550 <TIM_OC2_SetConfig+0xe4>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d003      	beq.n	8004500 <TIM_OC2_SetConfig+0x94>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a16      	ldr	r2, [pc, #88]	@ (8004554 <TIM_OC2_SetConfig+0xe8>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d113      	bne.n	8004528 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004506:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800450e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	621a      	str	r2, [r3, #32]
}
 8004542:	bf00      	nop
 8004544:	371c      	adds	r7, #28
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40010000 	.word	0x40010000
 8004554:	40010400 	.word	0x40010400

08004558 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f023 0303 	bic.w	r3, r3, #3
 800458e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	021b      	lsls	r3, r3, #8
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a21      	ldr	r2, [pc, #132]	@ (8004638 <TIM_OC3_SetConfig+0xe0>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d003      	beq.n	80045be <TIM_OC3_SetConfig+0x66>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a20      	ldr	r2, [pc, #128]	@ (800463c <TIM_OC3_SetConfig+0xe4>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d10d      	bne.n	80045da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a16      	ldr	r2, [pc, #88]	@ (8004638 <TIM_OC3_SetConfig+0xe0>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d003      	beq.n	80045ea <TIM_OC3_SetConfig+0x92>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a15      	ldr	r2, [pc, #84]	@ (800463c <TIM_OC3_SetConfig+0xe4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d113      	bne.n	8004612 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80045f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	4313      	orrs	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4313      	orrs	r3, r2
 8004610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	621a      	str	r2, [r3, #32]
}
 800462c:	bf00      	nop
 800462e:	371c      	adds	r7, #28
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	40010000 	.word	0x40010000
 800463c:	40010400 	.word	0x40010400

08004640 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004640:	b480      	push	{r7}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800466e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004676:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	021b      	lsls	r3, r3, #8
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	4313      	orrs	r3, r2
 8004682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800468a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	031b      	lsls	r3, r3, #12
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	4313      	orrs	r3, r2
 8004696:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <TIM_OC4_SetConfig+0xa4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_OC4_SetConfig+0x68>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a11      	ldr	r2, [pc, #68]	@ (80046e8 <TIM_OC4_SetConfig+0xa8>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d109      	bne.n	80046bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	019b      	lsls	r3, r3, #6
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	621a      	str	r2, [r3, #32]
}
 80046d6:	bf00      	nop
 80046d8:	371c      	adds	r7, #28
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	40010000 	.word	0x40010000
 80046e8:	40010400 	.word	0x40010400

080046ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b087      	sub	sp, #28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6a1b      	ldr	r3, [r3, #32]
 80046fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	f023 0201 	bic.w	r2, r3, #1
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	4313      	orrs	r3, r2
 8004720:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f023 030a 	bic.w	r3, r3, #10
 8004728:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	4313      	orrs	r3, r2
 8004730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	621a      	str	r2, [r3, #32]
}
 800473e:	bf00      	nop
 8004740:	371c      	adds	r7, #28
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800474a:	b480      	push	{r7}
 800474c:	b087      	sub	sp, #28
 800474e:	af00      	add	r7, sp, #0
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	60b9      	str	r1, [r7, #8]
 8004754:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6a1b      	ldr	r3, [r3, #32]
 8004760:	f023 0210 	bic.w	r2, r3, #16
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004774:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	031b      	lsls	r3, r3, #12
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004786:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	4313      	orrs	r3, r2
 8004790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	621a      	str	r2, [r3, #32]
}
 800479e:	bf00      	nop
 80047a0:	371c      	adds	r7, #28
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b085      	sub	sp, #20
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
 80047b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	f043 0307 	orr.w	r3, r3, #7
 80047cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	609a      	str	r2, [r3, #8]
}
 80047d4:	bf00      	nop
 80047d6:	3714      	adds	r7, #20
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
 80047ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	021a      	lsls	r2, r3, #8
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	431a      	orrs	r2, r3
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	4313      	orrs	r3, r2
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	4313      	orrs	r3, r2
 800480c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	609a      	str	r2, [r3, #8]
}
 8004814:	bf00      	nop
 8004816:	371c      	adds	r7, #28
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004820:	b480      	push	{r7}
 8004822:	b087      	sub	sp, #28
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f003 031f 	and.w	r3, r3, #31
 8004832:	2201      	movs	r2, #1
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a1a      	ldr	r2, [r3, #32]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	43db      	mvns	r3, r3
 8004842:	401a      	ands	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a1a      	ldr	r2, [r3, #32]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 031f 	and.w	r3, r3, #31
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	fa01 f303 	lsl.w	r3, r1, r3
 8004858:	431a      	orrs	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	621a      	str	r2, [r3, #32]
}
 800485e:	bf00      	nop
 8004860:	371c      	adds	r7, #28
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
	...

0800486c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004880:	2302      	movs	r3, #2
 8004882:	e05a      	b.n	800493a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68fa      	ldr	r2, [r7, #12]
 80048bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a21      	ldr	r2, [pc, #132]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d022      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d0:	d01d      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a1d      	ldr	r2, [pc, #116]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d018      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d013      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1a      	ldr	r2, [pc, #104]	@ (8004954 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d00e      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a18      	ldr	r2, [pc, #96]	@ (8004958 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d009      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a17      	ldr	r2, [pc, #92]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d004      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a15      	ldr	r2, [pc, #84]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d10c      	bne.n	8004928 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004914:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	4313      	orrs	r3, r2
 800491e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3714      	adds	r7, #20
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	40010000 	.word	0x40010000
 800494c:	40000400 	.word	0x40000400
 8004950:	40000800 	.word	0x40000800
 8004954:	40000c00 	.word	0x40000c00
 8004958:	40010400 	.word	0x40010400
 800495c:	40014000 	.word	0x40014000
 8004960:	40001800 	.word	0x40001800

08004964 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800497c:	2302      	movs	r3, #2
 800497e:	e03d      	b.n	80049fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	4313      	orrs	r3, r2
 80049da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e042      	b.n	8004ac8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d106      	bne.n	8004a5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7fd f980 	bl	8001d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2224      	movs	r2, #36	@ 0x24
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f973 	bl	8004d60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	691a      	ldr	r2, [r3, #16]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	695a      	ldr	r2, [r3, #20]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08a      	sub	sp, #40	@ 0x28
 8004ad4:	af02      	add	r7, sp, #8
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	603b      	str	r3, [r7, #0]
 8004adc:	4613      	mov	r3, r2
 8004ade:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d175      	bne.n	8004bdc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d002      	beq.n	8004afc <HAL_UART_Transmit+0x2c>
 8004af6:	88fb      	ldrh	r3, [r7, #6]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e06e      	b.n	8004bde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2221      	movs	r2, #33	@ 0x21
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b0e:	f7fd fa01 	bl	8001f14 <HAL_GetTick>
 8004b12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	88fa      	ldrh	r2, [r7, #6]
 8004b1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b28:	d108      	bne.n	8004b3c <HAL_UART_Transmit+0x6c>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d104      	bne.n	8004b3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	61bb      	str	r3, [r7, #24]
 8004b3a:	e003      	b.n	8004b44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b44:	e02e      	b.n	8004ba4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2180      	movs	r1, #128	@ 0x80
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f848 	bl	8004be6 <UART_WaitOnFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e03a      	b.n	8004bde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	461a      	mov	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	3302      	adds	r3, #2
 8004b82:	61bb      	str	r3, [r7, #24]
 8004b84:	e007      	b.n	8004b96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	781a      	ldrb	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	3301      	adds	r3, #1
 8004b94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1cb      	bne.n	8004b46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	2140      	movs	r1, #64	@ 0x40
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 f814 	bl	8004be6 <UART_WaitOnFlagUntilTimeout>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e006      	b.n	8004bde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	e000      	b.n	8004bde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004bdc:	2302      	movs	r3, #2
  }
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3720      	adds	r7, #32
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b086      	sub	sp, #24
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	603b      	str	r3, [r7, #0]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bf6:	e03b      	b.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf8:	6a3b      	ldr	r3, [r7, #32]
 8004bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfe:	d037      	beq.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c00:	f7fd f988 	bl	8001f14 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	6a3a      	ldr	r2, [r7, #32]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d302      	bcc.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e03a      	b.n	8004c90 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d023      	beq.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2b80      	cmp	r3, #128	@ 0x80
 8004c2c:	d020      	beq.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	2b40      	cmp	r3, #64	@ 0x40
 8004c32:	d01d      	beq.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d116      	bne.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c42:	2300      	movs	r3, #0
 8004c44:	617b      	str	r3, [r7, #20]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	617b      	str	r3, [r7, #20]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	617b      	str	r3, [r7, #20]
 8004c56:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f81d 	bl	8004c98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2208      	movs	r2, #8
 8004c62:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e00f      	b.n	8004c90 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	bf0c      	ite	eq
 8004c80:	2301      	moveq	r3, #1
 8004c82:	2300      	movne	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	461a      	mov	r2, r3
 8004c88:	79fb      	ldrb	r3, [r7, #7]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d0b4      	beq.n	8004bf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b095      	sub	sp, #84	@ 0x54
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	330c      	adds	r3, #12
 8004ca6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004caa:	e853 3f00 	ldrex	r3, [r3]
 8004cae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	330c      	adds	r3, #12
 8004cbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cc0:	643a      	str	r2, [r7, #64]	@ 0x40
 8004cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004cc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cc8:	e841 2300 	strex	r3, r2, [r1]
 8004ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e5      	bne.n	8004ca0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3314      	adds	r3, #20
 8004cda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	6a3b      	ldr	r3, [r7, #32]
 8004cde:	e853 3f00 	ldrex	r3, [r3]
 8004ce2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f023 0301 	bic.w	r3, r3, #1
 8004cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3314      	adds	r3, #20
 8004cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cfc:	e841 2300 	strex	r3, r2, [r1]
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1e5      	bne.n	8004cd4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d119      	bne.n	8004d44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	330c      	adds	r3, #12
 8004d16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	e853 3f00 	ldrex	r3, [r3]
 8004d1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f023 0310 	bic.w	r3, r3, #16
 8004d26:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	330c      	adds	r3, #12
 8004d2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d30:	61ba      	str	r2, [r7, #24]
 8004d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d34:	6979      	ldr	r1, [r7, #20]
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	e841 2300 	strex	r3, r2, [r1]
 8004d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1e5      	bne.n	8004d10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d52:	bf00      	nop
 8004d54:	3754      	adds	r7, #84	@ 0x54
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
	...

08004d60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d64:	b0c0      	sub	sp, #256	@ 0x100
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d7c:	68d9      	ldr	r1, [r3, #12]
 8004d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	ea40 0301 	orr.w	r3, r0, r1
 8004d88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	431a      	orrs	r2, r3
 8004d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	431a      	orrs	r2, r3
 8004da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004db8:	f021 010c 	bic.w	r1, r1, #12
 8004dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004dc6:	430b      	orrs	r3, r1
 8004dc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dda:	6999      	ldr	r1, [r3, #24]
 8004ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	ea40 0301 	orr.w	r3, r0, r1
 8004de6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	4b8f      	ldr	r3, [pc, #572]	@ (800502c <UART_SetConfig+0x2cc>)
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d005      	beq.n	8004e00 <UART_SetConfig+0xa0>
 8004df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	4b8d      	ldr	r3, [pc, #564]	@ (8005030 <UART_SetConfig+0x2d0>)
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d104      	bne.n	8004e0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e00:	f7fe f81e 	bl	8002e40 <HAL_RCC_GetPCLK2Freq>
 8004e04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e08:	e003      	b.n	8004e12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e0a:	f7fe f805 	bl	8002e18 <HAL_RCC_GetPCLK1Freq>
 8004e0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e1c:	f040 810c 	bne.w	8005038 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e24:	2200      	movs	r2, #0
 8004e26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e32:	4622      	mov	r2, r4
 8004e34:	462b      	mov	r3, r5
 8004e36:	1891      	adds	r1, r2, r2
 8004e38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e3a:	415b      	adcs	r3, r3
 8004e3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e42:	4621      	mov	r1, r4
 8004e44:	eb12 0801 	adds.w	r8, r2, r1
 8004e48:	4629      	mov	r1, r5
 8004e4a:	eb43 0901 	adc.w	r9, r3, r1
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	f04f 0300 	mov.w	r3, #0
 8004e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e62:	4690      	mov	r8, r2
 8004e64:	4699      	mov	r9, r3
 8004e66:	4623      	mov	r3, r4
 8004e68:	eb18 0303 	adds.w	r3, r8, r3
 8004e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e70:	462b      	mov	r3, r5
 8004e72:	eb49 0303 	adc.w	r3, r9, r3
 8004e76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004e8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e8e:	460b      	mov	r3, r1
 8004e90:	18db      	adds	r3, r3, r3
 8004e92:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e94:	4613      	mov	r3, r2
 8004e96:	eb42 0303 	adc.w	r3, r2, r3
 8004e9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ea0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ea4:	f7fb ff10 	bl	8000cc8 <__aeabi_uldivmod>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4b61      	ldr	r3, [pc, #388]	@ (8005034 <UART_SetConfig+0x2d4>)
 8004eae:	fba3 2302 	umull	r2, r3, r3, r2
 8004eb2:	095b      	lsrs	r3, r3, #5
 8004eb4:	011c      	lsls	r4, r3, #4
 8004eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ec0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004ec4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ec8:	4642      	mov	r2, r8
 8004eca:	464b      	mov	r3, r9
 8004ecc:	1891      	adds	r1, r2, r2
 8004ece:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ed0:	415b      	adcs	r3, r3
 8004ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ed4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ed8:	4641      	mov	r1, r8
 8004eda:	eb12 0a01 	adds.w	sl, r2, r1
 8004ede:	4649      	mov	r1, r9
 8004ee0:	eb43 0b01 	adc.w	fp, r3, r1
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	f04f 0300 	mov.w	r3, #0
 8004eec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ef0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ef4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ef8:	4692      	mov	sl, r2
 8004efa:	469b      	mov	fp, r3
 8004efc:	4643      	mov	r3, r8
 8004efe:	eb1a 0303 	adds.w	r3, sl, r3
 8004f02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f06:	464b      	mov	r3, r9
 8004f08:	eb4b 0303 	adc.w	r3, fp, r3
 8004f0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f24:	460b      	mov	r3, r1
 8004f26:	18db      	adds	r3, r3, r3
 8004f28:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	eb42 0303 	adc.w	r3, r2, r3
 8004f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f3a:	f7fb fec5 	bl	8000cc8 <__aeabi_uldivmod>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4611      	mov	r1, r2
 8004f44:	4b3b      	ldr	r3, [pc, #236]	@ (8005034 <UART_SetConfig+0x2d4>)
 8004f46:	fba3 2301 	umull	r2, r3, r3, r1
 8004f4a:	095b      	lsrs	r3, r3, #5
 8004f4c:	2264      	movs	r2, #100	@ 0x64
 8004f4e:	fb02 f303 	mul.w	r3, r2, r3
 8004f52:	1acb      	subs	r3, r1, r3
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f5a:	4b36      	ldr	r3, [pc, #216]	@ (8005034 <UART_SetConfig+0x2d4>)
 8004f5c:	fba3 2302 	umull	r2, r3, r3, r2
 8004f60:	095b      	lsrs	r3, r3, #5
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f68:	441c      	add	r4, r3
 8004f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004f78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004f7c:	4642      	mov	r2, r8
 8004f7e:	464b      	mov	r3, r9
 8004f80:	1891      	adds	r1, r2, r2
 8004f82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f84:	415b      	adcs	r3, r3
 8004f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f8c:	4641      	mov	r1, r8
 8004f8e:	1851      	adds	r1, r2, r1
 8004f90:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f92:	4649      	mov	r1, r9
 8004f94:	414b      	adcs	r3, r1
 8004f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f98:	f04f 0200 	mov.w	r2, #0
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004fa4:	4659      	mov	r1, fp
 8004fa6:	00cb      	lsls	r3, r1, #3
 8004fa8:	4651      	mov	r1, sl
 8004faa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fae:	4651      	mov	r1, sl
 8004fb0:	00ca      	lsls	r2, r1, #3
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	4642      	mov	r2, r8
 8004fba:	189b      	adds	r3, r3, r2
 8004fbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fc0:	464b      	mov	r3, r9
 8004fc2:	460a      	mov	r2, r1
 8004fc4:	eb42 0303 	adc.w	r3, r2, r3
 8004fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004fd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004fdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	18db      	adds	r3, r3, r3
 8004fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	eb42 0303 	adc.w	r3, r2, r3
 8004fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ff2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004ff6:	f7fb fe67 	bl	8000cc8 <__aeabi_uldivmod>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8005034 <UART_SetConfig+0x2d4>)
 8005000:	fba3 1302 	umull	r1, r3, r3, r2
 8005004:	095b      	lsrs	r3, r3, #5
 8005006:	2164      	movs	r1, #100	@ 0x64
 8005008:	fb01 f303 	mul.w	r3, r1, r3
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	00db      	lsls	r3, r3, #3
 8005010:	3332      	adds	r3, #50	@ 0x32
 8005012:	4a08      	ldr	r2, [pc, #32]	@ (8005034 <UART_SetConfig+0x2d4>)
 8005014:	fba2 2303 	umull	r2, r3, r2, r3
 8005018:	095b      	lsrs	r3, r3, #5
 800501a:	f003 0207 	and.w	r2, r3, #7
 800501e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4422      	add	r2, r4
 8005026:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005028:	e106      	b.n	8005238 <UART_SetConfig+0x4d8>
 800502a:	bf00      	nop
 800502c:	40011000 	.word	0x40011000
 8005030:	40011400 	.word	0x40011400
 8005034:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005038:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800503c:	2200      	movs	r2, #0
 800503e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005042:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005046:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800504a:	4642      	mov	r2, r8
 800504c:	464b      	mov	r3, r9
 800504e:	1891      	adds	r1, r2, r2
 8005050:	6239      	str	r1, [r7, #32]
 8005052:	415b      	adcs	r3, r3
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
 8005056:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800505a:	4641      	mov	r1, r8
 800505c:	1854      	adds	r4, r2, r1
 800505e:	4649      	mov	r1, r9
 8005060:	eb43 0501 	adc.w	r5, r3, r1
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	00eb      	lsls	r3, r5, #3
 800506e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005072:	00e2      	lsls	r2, r4, #3
 8005074:	4614      	mov	r4, r2
 8005076:	461d      	mov	r5, r3
 8005078:	4643      	mov	r3, r8
 800507a:	18e3      	adds	r3, r4, r3
 800507c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005080:	464b      	mov	r3, r9
 8005082:	eb45 0303 	adc.w	r3, r5, r3
 8005086:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800508a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005096:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800509a:	f04f 0200 	mov.w	r2, #0
 800509e:	f04f 0300 	mov.w	r3, #0
 80050a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050a6:	4629      	mov	r1, r5
 80050a8:	008b      	lsls	r3, r1, #2
 80050aa:	4621      	mov	r1, r4
 80050ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050b0:	4621      	mov	r1, r4
 80050b2:	008a      	lsls	r2, r1, #2
 80050b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80050b8:	f7fb fe06 	bl	8000cc8 <__aeabi_uldivmod>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	4b60      	ldr	r3, [pc, #384]	@ (8005244 <UART_SetConfig+0x4e4>)
 80050c2:	fba3 2302 	umull	r2, r3, r3, r2
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	011c      	lsls	r4, r3, #4
 80050ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ce:	2200      	movs	r2, #0
 80050d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80050d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80050dc:	4642      	mov	r2, r8
 80050de:	464b      	mov	r3, r9
 80050e0:	1891      	adds	r1, r2, r2
 80050e2:	61b9      	str	r1, [r7, #24]
 80050e4:	415b      	adcs	r3, r3
 80050e6:	61fb      	str	r3, [r7, #28]
 80050e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050ec:	4641      	mov	r1, r8
 80050ee:	1851      	adds	r1, r2, r1
 80050f0:	6139      	str	r1, [r7, #16]
 80050f2:	4649      	mov	r1, r9
 80050f4:	414b      	adcs	r3, r1
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005104:	4659      	mov	r1, fp
 8005106:	00cb      	lsls	r3, r1, #3
 8005108:	4651      	mov	r1, sl
 800510a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800510e:	4651      	mov	r1, sl
 8005110:	00ca      	lsls	r2, r1, #3
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	4603      	mov	r3, r0
 8005118:	4642      	mov	r2, r8
 800511a:	189b      	adds	r3, r3, r2
 800511c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005120:	464b      	mov	r3, r9
 8005122:	460a      	mov	r2, r1
 8005124:	eb42 0303 	adc.w	r3, r2, r3
 8005128:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005136:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005138:	f04f 0200 	mov.w	r2, #0
 800513c:	f04f 0300 	mov.w	r3, #0
 8005140:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005144:	4649      	mov	r1, r9
 8005146:	008b      	lsls	r3, r1, #2
 8005148:	4641      	mov	r1, r8
 800514a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800514e:	4641      	mov	r1, r8
 8005150:	008a      	lsls	r2, r1, #2
 8005152:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005156:	f7fb fdb7 	bl	8000cc8 <__aeabi_uldivmod>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4611      	mov	r1, r2
 8005160:	4b38      	ldr	r3, [pc, #224]	@ (8005244 <UART_SetConfig+0x4e4>)
 8005162:	fba3 2301 	umull	r2, r3, r3, r1
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	2264      	movs	r2, #100	@ 0x64
 800516a:	fb02 f303 	mul.w	r3, r2, r3
 800516e:	1acb      	subs	r3, r1, r3
 8005170:	011b      	lsls	r3, r3, #4
 8005172:	3332      	adds	r3, #50	@ 0x32
 8005174:	4a33      	ldr	r2, [pc, #204]	@ (8005244 <UART_SetConfig+0x4e4>)
 8005176:	fba2 2303 	umull	r2, r3, r2, r3
 800517a:	095b      	lsrs	r3, r3, #5
 800517c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005180:	441c      	add	r4, r3
 8005182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005186:	2200      	movs	r2, #0
 8005188:	673b      	str	r3, [r7, #112]	@ 0x70
 800518a:	677a      	str	r2, [r7, #116]	@ 0x74
 800518c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005190:	4642      	mov	r2, r8
 8005192:	464b      	mov	r3, r9
 8005194:	1891      	adds	r1, r2, r2
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	415b      	adcs	r3, r3
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051a0:	4641      	mov	r1, r8
 80051a2:	1851      	adds	r1, r2, r1
 80051a4:	6039      	str	r1, [r7, #0]
 80051a6:	4649      	mov	r1, r9
 80051a8:	414b      	adcs	r3, r1
 80051aa:	607b      	str	r3, [r7, #4]
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051b8:	4659      	mov	r1, fp
 80051ba:	00cb      	lsls	r3, r1, #3
 80051bc:	4651      	mov	r1, sl
 80051be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051c2:	4651      	mov	r1, sl
 80051c4:	00ca      	lsls	r2, r1, #3
 80051c6:	4610      	mov	r0, r2
 80051c8:	4619      	mov	r1, r3
 80051ca:	4603      	mov	r3, r0
 80051cc:	4642      	mov	r2, r8
 80051ce:	189b      	adds	r3, r3, r2
 80051d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051d2:	464b      	mov	r3, r9
 80051d4:	460a      	mov	r2, r1
 80051d6:	eb42 0303 	adc.w	r3, r2, r3
 80051da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80051e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80051e8:	f04f 0200 	mov.w	r2, #0
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80051f4:	4649      	mov	r1, r9
 80051f6:	008b      	lsls	r3, r1, #2
 80051f8:	4641      	mov	r1, r8
 80051fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051fe:	4641      	mov	r1, r8
 8005200:	008a      	lsls	r2, r1, #2
 8005202:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005206:	f7fb fd5f 	bl	8000cc8 <__aeabi_uldivmod>
 800520a:	4602      	mov	r2, r0
 800520c:	460b      	mov	r3, r1
 800520e:	4b0d      	ldr	r3, [pc, #52]	@ (8005244 <UART_SetConfig+0x4e4>)
 8005210:	fba3 1302 	umull	r1, r3, r3, r2
 8005214:	095b      	lsrs	r3, r3, #5
 8005216:	2164      	movs	r1, #100	@ 0x64
 8005218:	fb01 f303 	mul.w	r3, r1, r3
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	011b      	lsls	r3, r3, #4
 8005220:	3332      	adds	r3, #50	@ 0x32
 8005222:	4a08      	ldr	r2, [pc, #32]	@ (8005244 <UART_SetConfig+0x4e4>)
 8005224:	fba2 2303 	umull	r2, r3, r2, r3
 8005228:	095b      	lsrs	r3, r3, #5
 800522a:	f003 020f 	and.w	r2, r3, #15
 800522e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4422      	add	r2, r4
 8005236:	609a      	str	r2, [r3, #8]
}
 8005238:	bf00      	nop
 800523a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800523e:	46bd      	mov	sp, r7
 8005240:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005244:	51eb851f 	.word	0x51eb851f

08005248 <_strtol_l.isra.0>:
 8005248:	2b24      	cmp	r3, #36	@ 0x24
 800524a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800524e:	4686      	mov	lr, r0
 8005250:	4690      	mov	r8, r2
 8005252:	d801      	bhi.n	8005258 <_strtol_l.isra.0+0x10>
 8005254:	2b01      	cmp	r3, #1
 8005256:	d106      	bne.n	8005266 <_strtol_l.isra.0+0x1e>
 8005258:	f001 f942 	bl	80064e0 <__errno>
 800525c:	2316      	movs	r3, #22
 800525e:	6003      	str	r3, [r0, #0]
 8005260:	2000      	movs	r0, #0
 8005262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005266:	4834      	ldr	r0, [pc, #208]	@ (8005338 <_strtol_l.isra.0+0xf0>)
 8005268:	460d      	mov	r5, r1
 800526a:	462a      	mov	r2, r5
 800526c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005270:	5d06      	ldrb	r6, [r0, r4]
 8005272:	f016 0608 	ands.w	r6, r6, #8
 8005276:	d1f8      	bne.n	800526a <_strtol_l.isra.0+0x22>
 8005278:	2c2d      	cmp	r4, #45	@ 0x2d
 800527a:	d110      	bne.n	800529e <_strtol_l.isra.0+0x56>
 800527c:	782c      	ldrb	r4, [r5, #0]
 800527e:	2601      	movs	r6, #1
 8005280:	1c95      	adds	r5, r2, #2
 8005282:	f033 0210 	bics.w	r2, r3, #16
 8005286:	d115      	bne.n	80052b4 <_strtol_l.isra.0+0x6c>
 8005288:	2c30      	cmp	r4, #48	@ 0x30
 800528a:	d10d      	bne.n	80052a8 <_strtol_l.isra.0+0x60>
 800528c:	782a      	ldrb	r2, [r5, #0]
 800528e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005292:	2a58      	cmp	r2, #88	@ 0x58
 8005294:	d108      	bne.n	80052a8 <_strtol_l.isra.0+0x60>
 8005296:	786c      	ldrb	r4, [r5, #1]
 8005298:	3502      	adds	r5, #2
 800529a:	2310      	movs	r3, #16
 800529c:	e00a      	b.n	80052b4 <_strtol_l.isra.0+0x6c>
 800529e:	2c2b      	cmp	r4, #43	@ 0x2b
 80052a0:	bf04      	itt	eq
 80052a2:	782c      	ldrbeq	r4, [r5, #0]
 80052a4:	1c95      	addeq	r5, r2, #2
 80052a6:	e7ec      	b.n	8005282 <_strtol_l.isra.0+0x3a>
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1f6      	bne.n	800529a <_strtol_l.isra.0+0x52>
 80052ac:	2c30      	cmp	r4, #48	@ 0x30
 80052ae:	bf14      	ite	ne
 80052b0:	230a      	movne	r3, #10
 80052b2:	2308      	moveq	r3, #8
 80052b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80052b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80052bc:	2200      	movs	r2, #0
 80052be:	fbbc f9f3 	udiv	r9, ip, r3
 80052c2:	4610      	mov	r0, r2
 80052c4:	fb03 ca19 	mls	sl, r3, r9, ip
 80052c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80052cc:	2f09      	cmp	r7, #9
 80052ce:	d80f      	bhi.n	80052f0 <_strtol_l.isra.0+0xa8>
 80052d0:	463c      	mov	r4, r7
 80052d2:	42a3      	cmp	r3, r4
 80052d4:	dd1b      	ble.n	800530e <_strtol_l.isra.0+0xc6>
 80052d6:	1c57      	adds	r7, r2, #1
 80052d8:	d007      	beq.n	80052ea <_strtol_l.isra.0+0xa2>
 80052da:	4581      	cmp	r9, r0
 80052dc:	d314      	bcc.n	8005308 <_strtol_l.isra.0+0xc0>
 80052de:	d101      	bne.n	80052e4 <_strtol_l.isra.0+0x9c>
 80052e0:	45a2      	cmp	sl, r4
 80052e2:	db11      	blt.n	8005308 <_strtol_l.isra.0+0xc0>
 80052e4:	fb00 4003 	mla	r0, r0, r3, r4
 80052e8:	2201      	movs	r2, #1
 80052ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80052ee:	e7eb      	b.n	80052c8 <_strtol_l.isra.0+0x80>
 80052f0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80052f4:	2f19      	cmp	r7, #25
 80052f6:	d801      	bhi.n	80052fc <_strtol_l.isra.0+0xb4>
 80052f8:	3c37      	subs	r4, #55	@ 0x37
 80052fa:	e7ea      	b.n	80052d2 <_strtol_l.isra.0+0x8a>
 80052fc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005300:	2f19      	cmp	r7, #25
 8005302:	d804      	bhi.n	800530e <_strtol_l.isra.0+0xc6>
 8005304:	3c57      	subs	r4, #87	@ 0x57
 8005306:	e7e4      	b.n	80052d2 <_strtol_l.isra.0+0x8a>
 8005308:	f04f 32ff 	mov.w	r2, #4294967295
 800530c:	e7ed      	b.n	80052ea <_strtol_l.isra.0+0xa2>
 800530e:	1c53      	adds	r3, r2, #1
 8005310:	d108      	bne.n	8005324 <_strtol_l.isra.0+0xdc>
 8005312:	2322      	movs	r3, #34	@ 0x22
 8005314:	f8ce 3000 	str.w	r3, [lr]
 8005318:	4660      	mov	r0, ip
 800531a:	f1b8 0f00 	cmp.w	r8, #0
 800531e:	d0a0      	beq.n	8005262 <_strtol_l.isra.0+0x1a>
 8005320:	1e69      	subs	r1, r5, #1
 8005322:	e006      	b.n	8005332 <_strtol_l.isra.0+0xea>
 8005324:	b106      	cbz	r6, 8005328 <_strtol_l.isra.0+0xe0>
 8005326:	4240      	negs	r0, r0
 8005328:	f1b8 0f00 	cmp.w	r8, #0
 800532c:	d099      	beq.n	8005262 <_strtol_l.isra.0+0x1a>
 800532e:	2a00      	cmp	r2, #0
 8005330:	d1f6      	bne.n	8005320 <_strtol_l.isra.0+0xd8>
 8005332:	f8c8 1000 	str.w	r1, [r8]
 8005336:	e794      	b.n	8005262 <_strtol_l.isra.0+0x1a>
 8005338:	08009b01 	.word	0x08009b01

0800533c <_strtol_r>:
 800533c:	f7ff bf84 	b.w	8005248 <_strtol_l.isra.0>

08005340 <__cvt>:
 8005340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005344:	ec57 6b10 	vmov	r6, r7, d0
 8005348:	2f00      	cmp	r7, #0
 800534a:	460c      	mov	r4, r1
 800534c:	4619      	mov	r1, r3
 800534e:	463b      	mov	r3, r7
 8005350:	bfbb      	ittet	lt
 8005352:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005356:	461f      	movlt	r7, r3
 8005358:	2300      	movge	r3, #0
 800535a:	232d      	movlt	r3, #45	@ 0x2d
 800535c:	700b      	strb	r3, [r1, #0]
 800535e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005360:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005364:	4691      	mov	r9, r2
 8005366:	f023 0820 	bic.w	r8, r3, #32
 800536a:	bfbc      	itt	lt
 800536c:	4632      	movlt	r2, r6
 800536e:	4616      	movlt	r6, r2
 8005370:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005374:	d005      	beq.n	8005382 <__cvt+0x42>
 8005376:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800537a:	d100      	bne.n	800537e <__cvt+0x3e>
 800537c:	3401      	adds	r4, #1
 800537e:	2102      	movs	r1, #2
 8005380:	e000      	b.n	8005384 <__cvt+0x44>
 8005382:	2103      	movs	r1, #3
 8005384:	ab03      	add	r3, sp, #12
 8005386:	9301      	str	r3, [sp, #4]
 8005388:	ab02      	add	r3, sp, #8
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	ec47 6b10 	vmov	d0, r6, r7
 8005390:	4653      	mov	r3, sl
 8005392:	4622      	mov	r2, r4
 8005394:	f001 f960 	bl	8006658 <_dtoa_r>
 8005398:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800539c:	4605      	mov	r5, r0
 800539e:	d119      	bne.n	80053d4 <__cvt+0x94>
 80053a0:	f019 0f01 	tst.w	r9, #1
 80053a4:	d00e      	beq.n	80053c4 <__cvt+0x84>
 80053a6:	eb00 0904 	add.w	r9, r0, r4
 80053aa:	2200      	movs	r2, #0
 80053ac:	2300      	movs	r3, #0
 80053ae:	4630      	mov	r0, r6
 80053b0:	4639      	mov	r1, r7
 80053b2:	f7fb fba9 	bl	8000b08 <__aeabi_dcmpeq>
 80053b6:	b108      	cbz	r0, 80053bc <__cvt+0x7c>
 80053b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80053bc:	2230      	movs	r2, #48	@ 0x30
 80053be:	9b03      	ldr	r3, [sp, #12]
 80053c0:	454b      	cmp	r3, r9
 80053c2:	d31e      	bcc.n	8005402 <__cvt+0xc2>
 80053c4:	9b03      	ldr	r3, [sp, #12]
 80053c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80053c8:	1b5b      	subs	r3, r3, r5
 80053ca:	4628      	mov	r0, r5
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	b004      	add	sp, #16
 80053d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053d8:	eb00 0904 	add.w	r9, r0, r4
 80053dc:	d1e5      	bne.n	80053aa <__cvt+0x6a>
 80053de:	7803      	ldrb	r3, [r0, #0]
 80053e0:	2b30      	cmp	r3, #48	@ 0x30
 80053e2:	d10a      	bne.n	80053fa <__cvt+0xba>
 80053e4:	2200      	movs	r2, #0
 80053e6:	2300      	movs	r3, #0
 80053e8:	4630      	mov	r0, r6
 80053ea:	4639      	mov	r1, r7
 80053ec:	f7fb fb8c 	bl	8000b08 <__aeabi_dcmpeq>
 80053f0:	b918      	cbnz	r0, 80053fa <__cvt+0xba>
 80053f2:	f1c4 0401 	rsb	r4, r4, #1
 80053f6:	f8ca 4000 	str.w	r4, [sl]
 80053fa:	f8da 3000 	ldr.w	r3, [sl]
 80053fe:	4499      	add	r9, r3
 8005400:	e7d3      	b.n	80053aa <__cvt+0x6a>
 8005402:	1c59      	adds	r1, r3, #1
 8005404:	9103      	str	r1, [sp, #12]
 8005406:	701a      	strb	r2, [r3, #0]
 8005408:	e7d9      	b.n	80053be <__cvt+0x7e>

0800540a <__exponent>:
 800540a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800540c:	2900      	cmp	r1, #0
 800540e:	bfba      	itte	lt
 8005410:	4249      	neglt	r1, r1
 8005412:	232d      	movlt	r3, #45	@ 0x2d
 8005414:	232b      	movge	r3, #43	@ 0x2b
 8005416:	2909      	cmp	r1, #9
 8005418:	7002      	strb	r2, [r0, #0]
 800541a:	7043      	strb	r3, [r0, #1]
 800541c:	dd29      	ble.n	8005472 <__exponent+0x68>
 800541e:	f10d 0307 	add.w	r3, sp, #7
 8005422:	461d      	mov	r5, r3
 8005424:	270a      	movs	r7, #10
 8005426:	461a      	mov	r2, r3
 8005428:	fbb1 f6f7 	udiv	r6, r1, r7
 800542c:	fb07 1416 	mls	r4, r7, r6, r1
 8005430:	3430      	adds	r4, #48	@ 0x30
 8005432:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005436:	460c      	mov	r4, r1
 8005438:	2c63      	cmp	r4, #99	@ 0x63
 800543a:	f103 33ff 	add.w	r3, r3, #4294967295
 800543e:	4631      	mov	r1, r6
 8005440:	dcf1      	bgt.n	8005426 <__exponent+0x1c>
 8005442:	3130      	adds	r1, #48	@ 0x30
 8005444:	1e94      	subs	r4, r2, #2
 8005446:	f803 1c01 	strb.w	r1, [r3, #-1]
 800544a:	1c41      	adds	r1, r0, #1
 800544c:	4623      	mov	r3, r4
 800544e:	42ab      	cmp	r3, r5
 8005450:	d30a      	bcc.n	8005468 <__exponent+0x5e>
 8005452:	f10d 0309 	add.w	r3, sp, #9
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	42ac      	cmp	r4, r5
 800545a:	bf88      	it	hi
 800545c:	2300      	movhi	r3, #0
 800545e:	3302      	adds	r3, #2
 8005460:	4403      	add	r3, r0
 8005462:	1a18      	subs	r0, r3, r0
 8005464:	b003      	add	sp, #12
 8005466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005468:	f813 6b01 	ldrb.w	r6, [r3], #1
 800546c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005470:	e7ed      	b.n	800544e <__exponent+0x44>
 8005472:	2330      	movs	r3, #48	@ 0x30
 8005474:	3130      	adds	r1, #48	@ 0x30
 8005476:	7083      	strb	r3, [r0, #2]
 8005478:	70c1      	strb	r1, [r0, #3]
 800547a:	1d03      	adds	r3, r0, #4
 800547c:	e7f1      	b.n	8005462 <__exponent+0x58>
	...

08005480 <_printf_float>:
 8005480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005484:	b08d      	sub	sp, #52	@ 0x34
 8005486:	460c      	mov	r4, r1
 8005488:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800548c:	4616      	mov	r6, r2
 800548e:	461f      	mov	r7, r3
 8005490:	4605      	mov	r5, r0
 8005492:	f000 ffdb 	bl	800644c <_localeconv_r>
 8005496:	6803      	ldr	r3, [r0, #0]
 8005498:	9304      	str	r3, [sp, #16]
 800549a:	4618      	mov	r0, r3
 800549c:	f7fa ff08 	bl	80002b0 <strlen>
 80054a0:	2300      	movs	r3, #0
 80054a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80054a4:	f8d8 3000 	ldr.w	r3, [r8]
 80054a8:	9005      	str	r0, [sp, #20]
 80054aa:	3307      	adds	r3, #7
 80054ac:	f023 0307 	bic.w	r3, r3, #7
 80054b0:	f103 0208 	add.w	r2, r3, #8
 80054b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80054b8:	f8d4 b000 	ldr.w	fp, [r4]
 80054bc:	f8c8 2000 	str.w	r2, [r8]
 80054c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80054c8:	9307      	str	r3, [sp, #28]
 80054ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80054ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80054d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054d6:	4b9c      	ldr	r3, [pc, #624]	@ (8005748 <_printf_float+0x2c8>)
 80054d8:	f04f 32ff 	mov.w	r2, #4294967295
 80054dc:	f7fb fb46 	bl	8000b6c <__aeabi_dcmpun>
 80054e0:	bb70      	cbnz	r0, 8005540 <_printf_float+0xc0>
 80054e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054e6:	4b98      	ldr	r3, [pc, #608]	@ (8005748 <_printf_float+0x2c8>)
 80054e8:	f04f 32ff 	mov.w	r2, #4294967295
 80054ec:	f7fb fb20 	bl	8000b30 <__aeabi_dcmple>
 80054f0:	bb30      	cbnz	r0, 8005540 <_printf_float+0xc0>
 80054f2:	2200      	movs	r2, #0
 80054f4:	2300      	movs	r3, #0
 80054f6:	4640      	mov	r0, r8
 80054f8:	4649      	mov	r1, r9
 80054fa:	f7fb fb0f 	bl	8000b1c <__aeabi_dcmplt>
 80054fe:	b110      	cbz	r0, 8005506 <_printf_float+0x86>
 8005500:	232d      	movs	r3, #45	@ 0x2d
 8005502:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005506:	4a91      	ldr	r2, [pc, #580]	@ (800574c <_printf_float+0x2cc>)
 8005508:	4b91      	ldr	r3, [pc, #580]	@ (8005750 <_printf_float+0x2d0>)
 800550a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800550e:	bf8c      	ite	hi
 8005510:	4690      	movhi	r8, r2
 8005512:	4698      	movls	r8, r3
 8005514:	2303      	movs	r3, #3
 8005516:	6123      	str	r3, [r4, #16]
 8005518:	f02b 0304 	bic.w	r3, fp, #4
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	f04f 0900 	mov.w	r9, #0
 8005522:	9700      	str	r7, [sp, #0]
 8005524:	4633      	mov	r3, r6
 8005526:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005528:	4621      	mov	r1, r4
 800552a:	4628      	mov	r0, r5
 800552c:	f000 f9d2 	bl	80058d4 <_printf_common>
 8005530:	3001      	adds	r0, #1
 8005532:	f040 808d 	bne.w	8005650 <_printf_float+0x1d0>
 8005536:	f04f 30ff 	mov.w	r0, #4294967295
 800553a:	b00d      	add	sp, #52	@ 0x34
 800553c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005540:	4642      	mov	r2, r8
 8005542:	464b      	mov	r3, r9
 8005544:	4640      	mov	r0, r8
 8005546:	4649      	mov	r1, r9
 8005548:	f7fb fb10 	bl	8000b6c <__aeabi_dcmpun>
 800554c:	b140      	cbz	r0, 8005560 <_printf_float+0xe0>
 800554e:	464b      	mov	r3, r9
 8005550:	2b00      	cmp	r3, #0
 8005552:	bfbc      	itt	lt
 8005554:	232d      	movlt	r3, #45	@ 0x2d
 8005556:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800555a:	4a7e      	ldr	r2, [pc, #504]	@ (8005754 <_printf_float+0x2d4>)
 800555c:	4b7e      	ldr	r3, [pc, #504]	@ (8005758 <_printf_float+0x2d8>)
 800555e:	e7d4      	b.n	800550a <_printf_float+0x8a>
 8005560:	6863      	ldr	r3, [r4, #4]
 8005562:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005566:	9206      	str	r2, [sp, #24]
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	d13b      	bne.n	80055e4 <_printf_float+0x164>
 800556c:	2306      	movs	r3, #6
 800556e:	6063      	str	r3, [r4, #4]
 8005570:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005574:	2300      	movs	r3, #0
 8005576:	6022      	str	r2, [r4, #0]
 8005578:	9303      	str	r3, [sp, #12]
 800557a:	ab0a      	add	r3, sp, #40	@ 0x28
 800557c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005580:	ab09      	add	r3, sp, #36	@ 0x24
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	6861      	ldr	r1, [r4, #4]
 8005586:	ec49 8b10 	vmov	d0, r8, r9
 800558a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800558e:	4628      	mov	r0, r5
 8005590:	f7ff fed6 	bl	8005340 <__cvt>
 8005594:	9b06      	ldr	r3, [sp, #24]
 8005596:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005598:	2b47      	cmp	r3, #71	@ 0x47
 800559a:	4680      	mov	r8, r0
 800559c:	d129      	bne.n	80055f2 <_printf_float+0x172>
 800559e:	1cc8      	adds	r0, r1, #3
 80055a0:	db02      	blt.n	80055a8 <_printf_float+0x128>
 80055a2:	6863      	ldr	r3, [r4, #4]
 80055a4:	4299      	cmp	r1, r3
 80055a6:	dd41      	ble.n	800562c <_printf_float+0x1ac>
 80055a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80055ac:	fa5f fa8a 	uxtb.w	sl, sl
 80055b0:	3901      	subs	r1, #1
 80055b2:	4652      	mov	r2, sl
 80055b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80055b8:	9109      	str	r1, [sp, #36]	@ 0x24
 80055ba:	f7ff ff26 	bl	800540a <__exponent>
 80055be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055c0:	1813      	adds	r3, r2, r0
 80055c2:	2a01      	cmp	r2, #1
 80055c4:	4681      	mov	r9, r0
 80055c6:	6123      	str	r3, [r4, #16]
 80055c8:	dc02      	bgt.n	80055d0 <_printf_float+0x150>
 80055ca:	6822      	ldr	r2, [r4, #0]
 80055cc:	07d2      	lsls	r2, r2, #31
 80055ce:	d501      	bpl.n	80055d4 <_printf_float+0x154>
 80055d0:	3301      	adds	r3, #1
 80055d2:	6123      	str	r3, [r4, #16]
 80055d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0a2      	beq.n	8005522 <_printf_float+0xa2>
 80055dc:	232d      	movs	r3, #45	@ 0x2d
 80055de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055e2:	e79e      	b.n	8005522 <_printf_float+0xa2>
 80055e4:	9a06      	ldr	r2, [sp, #24]
 80055e6:	2a47      	cmp	r2, #71	@ 0x47
 80055e8:	d1c2      	bne.n	8005570 <_printf_float+0xf0>
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1c0      	bne.n	8005570 <_printf_float+0xf0>
 80055ee:	2301      	movs	r3, #1
 80055f0:	e7bd      	b.n	800556e <_printf_float+0xee>
 80055f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80055f6:	d9db      	bls.n	80055b0 <_printf_float+0x130>
 80055f8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80055fc:	d118      	bne.n	8005630 <_printf_float+0x1b0>
 80055fe:	2900      	cmp	r1, #0
 8005600:	6863      	ldr	r3, [r4, #4]
 8005602:	dd0b      	ble.n	800561c <_printf_float+0x19c>
 8005604:	6121      	str	r1, [r4, #16]
 8005606:	b913      	cbnz	r3, 800560e <_printf_float+0x18e>
 8005608:	6822      	ldr	r2, [r4, #0]
 800560a:	07d0      	lsls	r0, r2, #31
 800560c:	d502      	bpl.n	8005614 <_printf_float+0x194>
 800560e:	3301      	adds	r3, #1
 8005610:	440b      	add	r3, r1
 8005612:	6123      	str	r3, [r4, #16]
 8005614:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005616:	f04f 0900 	mov.w	r9, #0
 800561a:	e7db      	b.n	80055d4 <_printf_float+0x154>
 800561c:	b913      	cbnz	r3, 8005624 <_printf_float+0x1a4>
 800561e:	6822      	ldr	r2, [r4, #0]
 8005620:	07d2      	lsls	r2, r2, #31
 8005622:	d501      	bpl.n	8005628 <_printf_float+0x1a8>
 8005624:	3302      	adds	r3, #2
 8005626:	e7f4      	b.n	8005612 <_printf_float+0x192>
 8005628:	2301      	movs	r3, #1
 800562a:	e7f2      	b.n	8005612 <_printf_float+0x192>
 800562c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005632:	4299      	cmp	r1, r3
 8005634:	db05      	blt.n	8005642 <_printf_float+0x1c2>
 8005636:	6823      	ldr	r3, [r4, #0]
 8005638:	6121      	str	r1, [r4, #16]
 800563a:	07d8      	lsls	r0, r3, #31
 800563c:	d5ea      	bpl.n	8005614 <_printf_float+0x194>
 800563e:	1c4b      	adds	r3, r1, #1
 8005640:	e7e7      	b.n	8005612 <_printf_float+0x192>
 8005642:	2900      	cmp	r1, #0
 8005644:	bfd4      	ite	le
 8005646:	f1c1 0202 	rsble	r2, r1, #2
 800564a:	2201      	movgt	r2, #1
 800564c:	4413      	add	r3, r2
 800564e:	e7e0      	b.n	8005612 <_printf_float+0x192>
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	055a      	lsls	r2, r3, #21
 8005654:	d407      	bmi.n	8005666 <_printf_float+0x1e6>
 8005656:	6923      	ldr	r3, [r4, #16]
 8005658:	4642      	mov	r2, r8
 800565a:	4631      	mov	r1, r6
 800565c:	4628      	mov	r0, r5
 800565e:	47b8      	blx	r7
 8005660:	3001      	adds	r0, #1
 8005662:	d12b      	bne.n	80056bc <_printf_float+0x23c>
 8005664:	e767      	b.n	8005536 <_printf_float+0xb6>
 8005666:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800566a:	f240 80dd 	bls.w	8005828 <_printf_float+0x3a8>
 800566e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005672:	2200      	movs	r2, #0
 8005674:	2300      	movs	r3, #0
 8005676:	f7fb fa47 	bl	8000b08 <__aeabi_dcmpeq>
 800567a:	2800      	cmp	r0, #0
 800567c:	d033      	beq.n	80056e6 <_printf_float+0x266>
 800567e:	4a37      	ldr	r2, [pc, #220]	@ (800575c <_printf_float+0x2dc>)
 8005680:	2301      	movs	r3, #1
 8005682:	4631      	mov	r1, r6
 8005684:	4628      	mov	r0, r5
 8005686:	47b8      	blx	r7
 8005688:	3001      	adds	r0, #1
 800568a:	f43f af54 	beq.w	8005536 <_printf_float+0xb6>
 800568e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005692:	4543      	cmp	r3, r8
 8005694:	db02      	blt.n	800569c <_printf_float+0x21c>
 8005696:	6823      	ldr	r3, [r4, #0]
 8005698:	07d8      	lsls	r0, r3, #31
 800569a:	d50f      	bpl.n	80056bc <_printf_float+0x23c>
 800569c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056a0:	4631      	mov	r1, r6
 80056a2:	4628      	mov	r0, r5
 80056a4:	47b8      	blx	r7
 80056a6:	3001      	adds	r0, #1
 80056a8:	f43f af45 	beq.w	8005536 <_printf_float+0xb6>
 80056ac:	f04f 0900 	mov.w	r9, #0
 80056b0:	f108 38ff 	add.w	r8, r8, #4294967295
 80056b4:	f104 0a1a 	add.w	sl, r4, #26
 80056b8:	45c8      	cmp	r8, r9
 80056ba:	dc09      	bgt.n	80056d0 <_printf_float+0x250>
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	079b      	lsls	r3, r3, #30
 80056c0:	f100 8103 	bmi.w	80058ca <_printf_float+0x44a>
 80056c4:	68e0      	ldr	r0, [r4, #12]
 80056c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056c8:	4298      	cmp	r0, r3
 80056ca:	bfb8      	it	lt
 80056cc:	4618      	movlt	r0, r3
 80056ce:	e734      	b.n	800553a <_printf_float+0xba>
 80056d0:	2301      	movs	r3, #1
 80056d2:	4652      	mov	r2, sl
 80056d4:	4631      	mov	r1, r6
 80056d6:	4628      	mov	r0, r5
 80056d8:	47b8      	blx	r7
 80056da:	3001      	adds	r0, #1
 80056dc:	f43f af2b 	beq.w	8005536 <_printf_float+0xb6>
 80056e0:	f109 0901 	add.w	r9, r9, #1
 80056e4:	e7e8      	b.n	80056b8 <_printf_float+0x238>
 80056e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	dc39      	bgt.n	8005760 <_printf_float+0x2e0>
 80056ec:	4a1b      	ldr	r2, [pc, #108]	@ (800575c <_printf_float+0x2dc>)
 80056ee:	2301      	movs	r3, #1
 80056f0:	4631      	mov	r1, r6
 80056f2:	4628      	mov	r0, r5
 80056f4:	47b8      	blx	r7
 80056f6:	3001      	adds	r0, #1
 80056f8:	f43f af1d 	beq.w	8005536 <_printf_float+0xb6>
 80056fc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005700:	ea59 0303 	orrs.w	r3, r9, r3
 8005704:	d102      	bne.n	800570c <_printf_float+0x28c>
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	07d9      	lsls	r1, r3, #31
 800570a:	d5d7      	bpl.n	80056bc <_printf_float+0x23c>
 800570c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005710:	4631      	mov	r1, r6
 8005712:	4628      	mov	r0, r5
 8005714:	47b8      	blx	r7
 8005716:	3001      	adds	r0, #1
 8005718:	f43f af0d 	beq.w	8005536 <_printf_float+0xb6>
 800571c:	f04f 0a00 	mov.w	sl, #0
 8005720:	f104 0b1a 	add.w	fp, r4, #26
 8005724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005726:	425b      	negs	r3, r3
 8005728:	4553      	cmp	r3, sl
 800572a:	dc01      	bgt.n	8005730 <_printf_float+0x2b0>
 800572c:	464b      	mov	r3, r9
 800572e:	e793      	b.n	8005658 <_printf_float+0x1d8>
 8005730:	2301      	movs	r3, #1
 8005732:	465a      	mov	r2, fp
 8005734:	4631      	mov	r1, r6
 8005736:	4628      	mov	r0, r5
 8005738:	47b8      	blx	r7
 800573a:	3001      	adds	r0, #1
 800573c:	f43f aefb 	beq.w	8005536 <_printf_float+0xb6>
 8005740:	f10a 0a01 	add.w	sl, sl, #1
 8005744:	e7ee      	b.n	8005724 <_printf_float+0x2a4>
 8005746:	bf00      	nop
 8005748:	7fefffff 	.word	0x7fefffff
 800574c:	08009c05 	.word	0x08009c05
 8005750:	08009c01 	.word	0x08009c01
 8005754:	08009c0d 	.word	0x08009c0d
 8005758:	08009c09 	.word	0x08009c09
 800575c:	08009c11 	.word	0x08009c11
 8005760:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005762:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005766:	4553      	cmp	r3, sl
 8005768:	bfa8      	it	ge
 800576a:	4653      	movge	r3, sl
 800576c:	2b00      	cmp	r3, #0
 800576e:	4699      	mov	r9, r3
 8005770:	dc36      	bgt.n	80057e0 <_printf_float+0x360>
 8005772:	f04f 0b00 	mov.w	fp, #0
 8005776:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800577a:	f104 021a 	add.w	r2, r4, #26
 800577e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005780:	9306      	str	r3, [sp, #24]
 8005782:	eba3 0309 	sub.w	r3, r3, r9
 8005786:	455b      	cmp	r3, fp
 8005788:	dc31      	bgt.n	80057ee <_printf_float+0x36e>
 800578a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800578c:	459a      	cmp	sl, r3
 800578e:	dc3a      	bgt.n	8005806 <_printf_float+0x386>
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	07da      	lsls	r2, r3, #31
 8005794:	d437      	bmi.n	8005806 <_printf_float+0x386>
 8005796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005798:	ebaa 0903 	sub.w	r9, sl, r3
 800579c:	9b06      	ldr	r3, [sp, #24]
 800579e:	ebaa 0303 	sub.w	r3, sl, r3
 80057a2:	4599      	cmp	r9, r3
 80057a4:	bfa8      	it	ge
 80057a6:	4699      	movge	r9, r3
 80057a8:	f1b9 0f00 	cmp.w	r9, #0
 80057ac:	dc33      	bgt.n	8005816 <_printf_float+0x396>
 80057ae:	f04f 0800 	mov.w	r8, #0
 80057b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057b6:	f104 0b1a 	add.w	fp, r4, #26
 80057ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057bc:	ebaa 0303 	sub.w	r3, sl, r3
 80057c0:	eba3 0309 	sub.w	r3, r3, r9
 80057c4:	4543      	cmp	r3, r8
 80057c6:	f77f af79 	ble.w	80056bc <_printf_float+0x23c>
 80057ca:	2301      	movs	r3, #1
 80057cc:	465a      	mov	r2, fp
 80057ce:	4631      	mov	r1, r6
 80057d0:	4628      	mov	r0, r5
 80057d2:	47b8      	blx	r7
 80057d4:	3001      	adds	r0, #1
 80057d6:	f43f aeae 	beq.w	8005536 <_printf_float+0xb6>
 80057da:	f108 0801 	add.w	r8, r8, #1
 80057de:	e7ec      	b.n	80057ba <_printf_float+0x33a>
 80057e0:	4642      	mov	r2, r8
 80057e2:	4631      	mov	r1, r6
 80057e4:	4628      	mov	r0, r5
 80057e6:	47b8      	blx	r7
 80057e8:	3001      	adds	r0, #1
 80057ea:	d1c2      	bne.n	8005772 <_printf_float+0x2f2>
 80057ec:	e6a3      	b.n	8005536 <_printf_float+0xb6>
 80057ee:	2301      	movs	r3, #1
 80057f0:	4631      	mov	r1, r6
 80057f2:	4628      	mov	r0, r5
 80057f4:	9206      	str	r2, [sp, #24]
 80057f6:	47b8      	blx	r7
 80057f8:	3001      	adds	r0, #1
 80057fa:	f43f ae9c 	beq.w	8005536 <_printf_float+0xb6>
 80057fe:	9a06      	ldr	r2, [sp, #24]
 8005800:	f10b 0b01 	add.w	fp, fp, #1
 8005804:	e7bb      	b.n	800577e <_printf_float+0x2fe>
 8005806:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800580a:	4631      	mov	r1, r6
 800580c:	4628      	mov	r0, r5
 800580e:	47b8      	blx	r7
 8005810:	3001      	adds	r0, #1
 8005812:	d1c0      	bne.n	8005796 <_printf_float+0x316>
 8005814:	e68f      	b.n	8005536 <_printf_float+0xb6>
 8005816:	9a06      	ldr	r2, [sp, #24]
 8005818:	464b      	mov	r3, r9
 800581a:	4442      	add	r2, r8
 800581c:	4631      	mov	r1, r6
 800581e:	4628      	mov	r0, r5
 8005820:	47b8      	blx	r7
 8005822:	3001      	adds	r0, #1
 8005824:	d1c3      	bne.n	80057ae <_printf_float+0x32e>
 8005826:	e686      	b.n	8005536 <_printf_float+0xb6>
 8005828:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800582c:	f1ba 0f01 	cmp.w	sl, #1
 8005830:	dc01      	bgt.n	8005836 <_printf_float+0x3b6>
 8005832:	07db      	lsls	r3, r3, #31
 8005834:	d536      	bpl.n	80058a4 <_printf_float+0x424>
 8005836:	2301      	movs	r3, #1
 8005838:	4642      	mov	r2, r8
 800583a:	4631      	mov	r1, r6
 800583c:	4628      	mov	r0, r5
 800583e:	47b8      	blx	r7
 8005840:	3001      	adds	r0, #1
 8005842:	f43f ae78 	beq.w	8005536 <_printf_float+0xb6>
 8005846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800584a:	4631      	mov	r1, r6
 800584c:	4628      	mov	r0, r5
 800584e:	47b8      	blx	r7
 8005850:	3001      	adds	r0, #1
 8005852:	f43f ae70 	beq.w	8005536 <_printf_float+0xb6>
 8005856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800585a:	2200      	movs	r2, #0
 800585c:	2300      	movs	r3, #0
 800585e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005862:	f7fb f951 	bl	8000b08 <__aeabi_dcmpeq>
 8005866:	b9c0      	cbnz	r0, 800589a <_printf_float+0x41a>
 8005868:	4653      	mov	r3, sl
 800586a:	f108 0201 	add.w	r2, r8, #1
 800586e:	4631      	mov	r1, r6
 8005870:	4628      	mov	r0, r5
 8005872:	47b8      	blx	r7
 8005874:	3001      	adds	r0, #1
 8005876:	d10c      	bne.n	8005892 <_printf_float+0x412>
 8005878:	e65d      	b.n	8005536 <_printf_float+0xb6>
 800587a:	2301      	movs	r3, #1
 800587c:	465a      	mov	r2, fp
 800587e:	4631      	mov	r1, r6
 8005880:	4628      	mov	r0, r5
 8005882:	47b8      	blx	r7
 8005884:	3001      	adds	r0, #1
 8005886:	f43f ae56 	beq.w	8005536 <_printf_float+0xb6>
 800588a:	f108 0801 	add.w	r8, r8, #1
 800588e:	45d0      	cmp	r8, sl
 8005890:	dbf3      	blt.n	800587a <_printf_float+0x3fa>
 8005892:	464b      	mov	r3, r9
 8005894:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005898:	e6df      	b.n	800565a <_printf_float+0x1da>
 800589a:	f04f 0800 	mov.w	r8, #0
 800589e:	f104 0b1a 	add.w	fp, r4, #26
 80058a2:	e7f4      	b.n	800588e <_printf_float+0x40e>
 80058a4:	2301      	movs	r3, #1
 80058a6:	4642      	mov	r2, r8
 80058a8:	e7e1      	b.n	800586e <_printf_float+0x3ee>
 80058aa:	2301      	movs	r3, #1
 80058ac:	464a      	mov	r2, r9
 80058ae:	4631      	mov	r1, r6
 80058b0:	4628      	mov	r0, r5
 80058b2:	47b8      	blx	r7
 80058b4:	3001      	adds	r0, #1
 80058b6:	f43f ae3e 	beq.w	8005536 <_printf_float+0xb6>
 80058ba:	f108 0801 	add.w	r8, r8, #1
 80058be:	68e3      	ldr	r3, [r4, #12]
 80058c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80058c2:	1a5b      	subs	r3, r3, r1
 80058c4:	4543      	cmp	r3, r8
 80058c6:	dcf0      	bgt.n	80058aa <_printf_float+0x42a>
 80058c8:	e6fc      	b.n	80056c4 <_printf_float+0x244>
 80058ca:	f04f 0800 	mov.w	r8, #0
 80058ce:	f104 0919 	add.w	r9, r4, #25
 80058d2:	e7f4      	b.n	80058be <_printf_float+0x43e>

080058d4 <_printf_common>:
 80058d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058d8:	4616      	mov	r6, r2
 80058da:	4698      	mov	r8, r3
 80058dc:	688a      	ldr	r2, [r1, #8]
 80058de:	690b      	ldr	r3, [r1, #16]
 80058e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058e4:	4293      	cmp	r3, r2
 80058e6:	bfb8      	it	lt
 80058e8:	4613      	movlt	r3, r2
 80058ea:	6033      	str	r3, [r6, #0]
 80058ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058f0:	4607      	mov	r7, r0
 80058f2:	460c      	mov	r4, r1
 80058f4:	b10a      	cbz	r2, 80058fa <_printf_common+0x26>
 80058f6:	3301      	adds	r3, #1
 80058f8:	6033      	str	r3, [r6, #0]
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	0699      	lsls	r1, r3, #26
 80058fe:	bf42      	ittt	mi
 8005900:	6833      	ldrmi	r3, [r6, #0]
 8005902:	3302      	addmi	r3, #2
 8005904:	6033      	strmi	r3, [r6, #0]
 8005906:	6825      	ldr	r5, [r4, #0]
 8005908:	f015 0506 	ands.w	r5, r5, #6
 800590c:	d106      	bne.n	800591c <_printf_common+0x48>
 800590e:	f104 0a19 	add.w	sl, r4, #25
 8005912:	68e3      	ldr	r3, [r4, #12]
 8005914:	6832      	ldr	r2, [r6, #0]
 8005916:	1a9b      	subs	r3, r3, r2
 8005918:	42ab      	cmp	r3, r5
 800591a:	dc26      	bgt.n	800596a <_printf_common+0x96>
 800591c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005920:	6822      	ldr	r2, [r4, #0]
 8005922:	3b00      	subs	r3, #0
 8005924:	bf18      	it	ne
 8005926:	2301      	movne	r3, #1
 8005928:	0692      	lsls	r2, r2, #26
 800592a:	d42b      	bmi.n	8005984 <_printf_common+0xb0>
 800592c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005930:	4641      	mov	r1, r8
 8005932:	4638      	mov	r0, r7
 8005934:	47c8      	blx	r9
 8005936:	3001      	adds	r0, #1
 8005938:	d01e      	beq.n	8005978 <_printf_common+0xa4>
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	6922      	ldr	r2, [r4, #16]
 800593e:	f003 0306 	and.w	r3, r3, #6
 8005942:	2b04      	cmp	r3, #4
 8005944:	bf02      	ittt	eq
 8005946:	68e5      	ldreq	r5, [r4, #12]
 8005948:	6833      	ldreq	r3, [r6, #0]
 800594a:	1aed      	subeq	r5, r5, r3
 800594c:	68a3      	ldr	r3, [r4, #8]
 800594e:	bf0c      	ite	eq
 8005950:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005954:	2500      	movne	r5, #0
 8005956:	4293      	cmp	r3, r2
 8005958:	bfc4      	itt	gt
 800595a:	1a9b      	subgt	r3, r3, r2
 800595c:	18ed      	addgt	r5, r5, r3
 800595e:	2600      	movs	r6, #0
 8005960:	341a      	adds	r4, #26
 8005962:	42b5      	cmp	r5, r6
 8005964:	d11a      	bne.n	800599c <_printf_common+0xc8>
 8005966:	2000      	movs	r0, #0
 8005968:	e008      	b.n	800597c <_printf_common+0xa8>
 800596a:	2301      	movs	r3, #1
 800596c:	4652      	mov	r2, sl
 800596e:	4641      	mov	r1, r8
 8005970:	4638      	mov	r0, r7
 8005972:	47c8      	blx	r9
 8005974:	3001      	adds	r0, #1
 8005976:	d103      	bne.n	8005980 <_printf_common+0xac>
 8005978:	f04f 30ff 	mov.w	r0, #4294967295
 800597c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005980:	3501      	adds	r5, #1
 8005982:	e7c6      	b.n	8005912 <_printf_common+0x3e>
 8005984:	18e1      	adds	r1, r4, r3
 8005986:	1c5a      	adds	r2, r3, #1
 8005988:	2030      	movs	r0, #48	@ 0x30
 800598a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800598e:	4422      	add	r2, r4
 8005990:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005994:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005998:	3302      	adds	r3, #2
 800599a:	e7c7      	b.n	800592c <_printf_common+0x58>
 800599c:	2301      	movs	r3, #1
 800599e:	4622      	mov	r2, r4
 80059a0:	4641      	mov	r1, r8
 80059a2:	4638      	mov	r0, r7
 80059a4:	47c8      	blx	r9
 80059a6:	3001      	adds	r0, #1
 80059a8:	d0e6      	beq.n	8005978 <_printf_common+0xa4>
 80059aa:	3601      	adds	r6, #1
 80059ac:	e7d9      	b.n	8005962 <_printf_common+0x8e>
	...

080059b0 <_printf_i>:
 80059b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059b4:	7e0f      	ldrb	r7, [r1, #24]
 80059b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059b8:	2f78      	cmp	r7, #120	@ 0x78
 80059ba:	4691      	mov	r9, r2
 80059bc:	4680      	mov	r8, r0
 80059be:	460c      	mov	r4, r1
 80059c0:	469a      	mov	sl, r3
 80059c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80059c6:	d807      	bhi.n	80059d8 <_printf_i+0x28>
 80059c8:	2f62      	cmp	r7, #98	@ 0x62
 80059ca:	d80a      	bhi.n	80059e2 <_printf_i+0x32>
 80059cc:	2f00      	cmp	r7, #0
 80059ce:	f000 80d1 	beq.w	8005b74 <_printf_i+0x1c4>
 80059d2:	2f58      	cmp	r7, #88	@ 0x58
 80059d4:	f000 80b8 	beq.w	8005b48 <_printf_i+0x198>
 80059d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059e0:	e03a      	b.n	8005a58 <_printf_i+0xa8>
 80059e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059e6:	2b15      	cmp	r3, #21
 80059e8:	d8f6      	bhi.n	80059d8 <_printf_i+0x28>
 80059ea:	a101      	add	r1, pc, #4	@ (adr r1, 80059f0 <_printf_i+0x40>)
 80059ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059f0:	08005a49 	.word	0x08005a49
 80059f4:	08005a5d 	.word	0x08005a5d
 80059f8:	080059d9 	.word	0x080059d9
 80059fc:	080059d9 	.word	0x080059d9
 8005a00:	080059d9 	.word	0x080059d9
 8005a04:	080059d9 	.word	0x080059d9
 8005a08:	08005a5d 	.word	0x08005a5d
 8005a0c:	080059d9 	.word	0x080059d9
 8005a10:	080059d9 	.word	0x080059d9
 8005a14:	080059d9 	.word	0x080059d9
 8005a18:	080059d9 	.word	0x080059d9
 8005a1c:	08005b5b 	.word	0x08005b5b
 8005a20:	08005a87 	.word	0x08005a87
 8005a24:	08005b15 	.word	0x08005b15
 8005a28:	080059d9 	.word	0x080059d9
 8005a2c:	080059d9 	.word	0x080059d9
 8005a30:	08005b7d 	.word	0x08005b7d
 8005a34:	080059d9 	.word	0x080059d9
 8005a38:	08005a87 	.word	0x08005a87
 8005a3c:	080059d9 	.word	0x080059d9
 8005a40:	080059d9 	.word	0x080059d9
 8005a44:	08005b1d 	.word	0x08005b1d
 8005a48:	6833      	ldr	r3, [r6, #0]
 8005a4a:	1d1a      	adds	r2, r3, #4
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6032      	str	r2, [r6, #0]
 8005a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e09c      	b.n	8005b96 <_printf_i+0x1e6>
 8005a5c:	6833      	ldr	r3, [r6, #0]
 8005a5e:	6820      	ldr	r0, [r4, #0]
 8005a60:	1d19      	adds	r1, r3, #4
 8005a62:	6031      	str	r1, [r6, #0]
 8005a64:	0606      	lsls	r6, r0, #24
 8005a66:	d501      	bpl.n	8005a6c <_printf_i+0xbc>
 8005a68:	681d      	ldr	r5, [r3, #0]
 8005a6a:	e003      	b.n	8005a74 <_printf_i+0xc4>
 8005a6c:	0645      	lsls	r5, r0, #25
 8005a6e:	d5fb      	bpl.n	8005a68 <_printf_i+0xb8>
 8005a70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a74:	2d00      	cmp	r5, #0
 8005a76:	da03      	bge.n	8005a80 <_printf_i+0xd0>
 8005a78:	232d      	movs	r3, #45	@ 0x2d
 8005a7a:	426d      	negs	r5, r5
 8005a7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a80:	4858      	ldr	r0, [pc, #352]	@ (8005be4 <_printf_i+0x234>)
 8005a82:	230a      	movs	r3, #10
 8005a84:	e011      	b.n	8005aaa <_printf_i+0xfa>
 8005a86:	6821      	ldr	r1, [r4, #0]
 8005a88:	6833      	ldr	r3, [r6, #0]
 8005a8a:	0608      	lsls	r0, r1, #24
 8005a8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a90:	d402      	bmi.n	8005a98 <_printf_i+0xe8>
 8005a92:	0649      	lsls	r1, r1, #25
 8005a94:	bf48      	it	mi
 8005a96:	b2ad      	uxthmi	r5, r5
 8005a98:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a9a:	4852      	ldr	r0, [pc, #328]	@ (8005be4 <_printf_i+0x234>)
 8005a9c:	6033      	str	r3, [r6, #0]
 8005a9e:	bf14      	ite	ne
 8005aa0:	230a      	movne	r3, #10
 8005aa2:	2308      	moveq	r3, #8
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005aaa:	6866      	ldr	r6, [r4, #4]
 8005aac:	60a6      	str	r6, [r4, #8]
 8005aae:	2e00      	cmp	r6, #0
 8005ab0:	db05      	blt.n	8005abe <_printf_i+0x10e>
 8005ab2:	6821      	ldr	r1, [r4, #0]
 8005ab4:	432e      	orrs	r6, r5
 8005ab6:	f021 0104 	bic.w	r1, r1, #4
 8005aba:	6021      	str	r1, [r4, #0]
 8005abc:	d04b      	beq.n	8005b56 <_printf_i+0x1a6>
 8005abe:	4616      	mov	r6, r2
 8005ac0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ac4:	fb03 5711 	mls	r7, r3, r1, r5
 8005ac8:	5dc7      	ldrb	r7, [r0, r7]
 8005aca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ace:	462f      	mov	r7, r5
 8005ad0:	42bb      	cmp	r3, r7
 8005ad2:	460d      	mov	r5, r1
 8005ad4:	d9f4      	bls.n	8005ac0 <_printf_i+0x110>
 8005ad6:	2b08      	cmp	r3, #8
 8005ad8:	d10b      	bne.n	8005af2 <_printf_i+0x142>
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	07df      	lsls	r7, r3, #31
 8005ade:	d508      	bpl.n	8005af2 <_printf_i+0x142>
 8005ae0:	6923      	ldr	r3, [r4, #16]
 8005ae2:	6861      	ldr	r1, [r4, #4]
 8005ae4:	4299      	cmp	r1, r3
 8005ae6:	bfde      	ittt	le
 8005ae8:	2330      	movle	r3, #48	@ 0x30
 8005aea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005aee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005af2:	1b92      	subs	r2, r2, r6
 8005af4:	6122      	str	r2, [r4, #16]
 8005af6:	f8cd a000 	str.w	sl, [sp]
 8005afa:	464b      	mov	r3, r9
 8005afc:	aa03      	add	r2, sp, #12
 8005afe:	4621      	mov	r1, r4
 8005b00:	4640      	mov	r0, r8
 8005b02:	f7ff fee7 	bl	80058d4 <_printf_common>
 8005b06:	3001      	adds	r0, #1
 8005b08:	d14a      	bne.n	8005ba0 <_printf_i+0x1f0>
 8005b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0e:	b004      	add	sp, #16
 8005b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	f043 0320 	orr.w	r3, r3, #32
 8005b1a:	6023      	str	r3, [r4, #0]
 8005b1c:	4832      	ldr	r0, [pc, #200]	@ (8005be8 <_printf_i+0x238>)
 8005b1e:	2778      	movs	r7, #120	@ 0x78
 8005b20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b24:	6823      	ldr	r3, [r4, #0]
 8005b26:	6831      	ldr	r1, [r6, #0]
 8005b28:	061f      	lsls	r7, r3, #24
 8005b2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b2e:	d402      	bmi.n	8005b36 <_printf_i+0x186>
 8005b30:	065f      	lsls	r7, r3, #25
 8005b32:	bf48      	it	mi
 8005b34:	b2ad      	uxthmi	r5, r5
 8005b36:	6031      	str	r1, [r6, #0]
 8005b38:	07d9      	lsls	r1, r3, #31
 8005b3a:	bf44      	itt	mi
 8005b3c:	f043 0320 	orrmi.w	r3, r3, #32
 8005b40:	6023      	strmi	r3, [r4, #0]
 8005b42:	b11d      	cbz	r5, 8005b4c <_printf_i+0x19c>
 8005b44:	2310      	movs	r3, #16
 8005b46:	e7ad      	b.n	8005aa4 <_printf_i+0xf4>
 8005b48:	4826      	ldr	r0, [pc, #152]	@ (8005be4 <_printf_i+0x234>)
 8005b4a:	e7e9      	b.n	8005b20 <_printf_i+0x170>
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	f023 0320 	bic.w	r3, r3, #32
 8005b52:	6023      	str	r3, [r4, #0]
 8005b54:	e7f6      	b.n	8005b44 <_printf_i+0x194>
 8005b56:	4616      	mov	r6, r2
 8005b58:	e7bd      	b.n	8005ad6 <_printf_i+0x126>
 8005b5a:	6833      	ldr	r3, [r6, #0]
 8005b5c:	6825      	ldr	r5, [r4, #0]
 8005b5e:	6961      	ldr	r1, [r4, #20]
 8005b60:	1d18      	adds	r0, r3, #4
 8005b62:	6030      	str	r0, [r6, #0]
 8005b64:	062e      	lsls	r6, r5, #24
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	d501      	bpl.n	8005b6e <_printf_i+0x1be>
 8005b6a:	6019      	str	r1, [r3, #0]
 8005b6c:	e002      	b.n	8005b74 <_printf_i+0x1c4>
 8005b6e:	0668      	lsls	r0, r5, #25
 8005b70:	d5fb      	bpl.n	8005b6a <_printf_i+0x1ba>
 8005b72:	8019      	strh	r1, [r3, #0]
 8005b74:	2300      	movs	r3, #0
 8005b76:	6123      	str	r3, [r4, #16]
 8005b78:	4616      	mov	r6, r2
 8005b7a:	e7bc      	b.n	8005af6 <_printf_i+0x146>
 8005b7c:	6833      	ldr	r3, [r6, #0]
 8005b7e:	1d1a      	adds	r2, r3, #4
 8005b80:	6032      	str	r2, [r6, #0]
 8005b82:	681e      	ldr	r6, [r3, #0]
 8005b84:	6862      	ldr	r2, [r4, #4]
 8005b86:	2100      	movs	r1, #0
 8005b88:	4630      	mov	r0, r6
 8005b8a:	f7fa fb41 	bl	8000210 <memchr>
 8005b8e:	b108      	cbz	r0, 8005b94 <_printf_i+0x1e4>
 8005b90:	1b80      	subs	r0, r0, r6
 8005b92:	6060      	str	r0, [r4, #4]
 8005b94:	6863      	ldr	r3, [r4, #4]
 8005b96:	6123      	str	r3, [r4, #16]
 8005b98:	2300      	movs	r3, #0
 8005b9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b9e:	e7aa      	b.n	8005af6 <_printf_i+0x146>
 8005ba0:	6923      	ldr	r3, [r4, #16]
 8005ba2:	4632      	mov	r2, r6
 8005ba4:	4649      	mov	r1, r9
 8005ba6:	4640      	mov	r0, r8
 8005ba8:	47d0      	blx	sl
 8005baa:	3001      	adds	r0, #1
 8005bac:	d0ad      	beq.n	8005b0a <_printf_i+0x15a>
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	079b      	lsls	r3, r3, #30
 8005bb2:	d413      	bmi.n	8005bdc <_printf_i+0x22c>
 8005bb4:	68e0      	ldr	r0, [r4, #12]
 8005bb6:	9b03      	ldr	r3, [sp, #12]
 8005bb8:	4298      	cmp	r0, r3
 8005bba:	bfb8      	it	lt
 8005bbc:	4618      	movlt	r0, r3
 8005bbe:	e7a6      	b.n	8005b0e <_printf_i+0x15e>
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	4632      	mov	r2, r6
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	47d0      	blx	sl
 8005bca:	3001      	adds	r0, #1
 8005bcc:	d09d      	beq.n	8005b0a <_printf_i+0x15a>
 8005bce:	3501      	adds	r5, #1
 8005bd0:	68e3      	ldr	r3, [r4, #12]
 8005bd2:	9903      	ldr	r1, [sp, #12]
 8005bd4:	1a5b      	subs	r3, r3, r1
 8005bd6:	42ab      	cmp	r3, r5
 8005bd8:	dcf2      	bgt.n	8005bc0 <_printf_i+0x210>
 8005bda:	e7eb      	b.n	8005bb4 <_printf_i+0x204>
 8005bdc:	2500      	movs	r5, #0
 8005bde:	f104 0619 	add.w	r6, r4, #25
 8005be2:	e7f5      	b.n	8005bd0 <_printf_i+0x220>
 8005be4:	08009c13 	.word	0x08009c13
 8005be8:	08009c24 	.word	0x08009c24

08005bec <_scanf_float>:
 8005bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bf0:	b087      	sub	sp, #28
 8005bf2:	4691      	mov	r9, r2
 8005bf4:	9303      	str	r3, [sp, #12]
 8005bf6:	688b      	ldr	r3, [r1, #8]
 8005bf8:	1e5a      	subs	r2, r3, #1
 8005bfa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005bfe:	bf81      	itttt	hi
 8005c00:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005c04:	eb03 0b05 	addhi.w	fp, r3, r5
 8005c08:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005c0c:	608b      	strhi	r3, [r1, #8]
 8005c0e:	680b      	ldr	r3, [r1, #0]
 8005c10:	460a      	mov	r2, r1
 8005c12:	f04f 0500 	mov.w	r5, #0
 8005c16:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005c1a:	f842 3b1c 	str.w	r3, [r2], #28
 8005c1e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005c22:	4680      	mov	r8, r0
 8005c24:	460c      	mov	r4, r1
 8005c26:	bf98      	it	ls
 8005c28:	f04f 0b00 	movls.w	fp, #0
 8005c2c:	9201      	str	r2, [sp, #4]
 8005c2e:	4616      	mov	r6, r2
 8005c30:	46aa      	mov	sl, r5
 8005c32:	462f      	mov	r7, r5
 8005c34:	9502      	str	r5, [sp, #8]
 8005c36:	68a2      	ldr	r2, [r4, #8]
 8005c38:	b15a      	cbz	r2, 8005c52 <_scanf_float+0x66>
 8005c3a:	f8d9 3000 	ldr.w	r3, [r9]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	2b4e      	cmp	r3, #78	@ 0x4e
 8005c42:	d863      	bhi.n	8005d0c <_scanf_float+0x120>
 8005c44:	2b40      	cmp	r3, #64	@ 0x40
 8005c46:	d83b      	bhi.n	8005cc0 <_scanf_float+0xd4>
 8005c48:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005c4c:	b2c8      	uxtb	r0, r1
 8005c4e:	280e      	cmp	r0, #14
 8005c50:	d939      	bls.n	8005cc6 <_scanf_float+0xda>
 8005c52:	b11f      	cbz	r7, 8005c5c <_scanf_float+0x70>
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c5a:	6023      	str	r3, [r4, #0]
 8005c5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c60:	f1ba 0f01 	cmp.w	sl, #1
 8005c64:	f200 8114 	bhi.w	8005e90 <_scanf_float+0x2a4>
 8005c68:	9b01      	ldr	r3, [sp, #4]
 8005c6a:	429e      	cmp	r6, r3
 8005c6c:	f200 8105 	bhi.w	8005e7a <_scanf_float+0x28e>
 8005c70:	2001      	movs	r0, #1
 8005c72:	b007      	add	sp, #28
 8005c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c78:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005c7c:	2a0d      	cmp	r2, #13
 8005c7e:	d8e8      	bhi.n	8005c52 <_scanf_float+0x66>
 8005c80:	a101      	add	r1, pc, #4	@ (adr r1, 8005c88 <_scanf_float+0x9c>)
 8005c82:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005c86:	bf00      	nop
 8005c88:	08005dd1 	.word	0x08005dd1
 8005c8c:	08005c53 	.word	0x08005c53
 8005c90:	08005c53 	.word	0x08005c53
 8005c94:	08005c53 	.word	0x08005c53
 8005c98:	08005e2d 	.word	0x08005e2d
 8005c9c:	08005e07 	.word	0x08005e07
 8005ca0:	08005c53 	.word	0x08005c53
 8005ca4:	08005c53 	.word	0x08005c53
 8005ca8:	08005ddf 	.word	0x08005ddf
 8005cac:	08005c53 	.word	0x08005c53
 8005cb0:	08005c53 	.word	0x08005c53
 8005cb4:	08005c53 	.word	0x08005c53
 8005cb8:	08005c53 	.word	0x08005c53
 8005cbc:	08005d9b 	.word	0x08005d9b
 8005cc0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005cc4:	e7da      	b.n	8005c7c <_scanf_float+0x90>
 8005cc6:	290e      	cmp	r1, #14
 8005cc8:	d8c3      	bhi.n	8005c52 <_scanf_float+0x66>
 8005cca:	a001      	add	r0, pc, #4	@ (adr r0, 8005cd0 <_scanf_float+0xe4>)
 8005ccc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005cd0:	08005d8b 	.word	0x08005d8b
 8005cd4:	08005c53 	.word	0x08005c53
 8005cd8:	08005d8b 	.word	0x08005d8b
 8005cdc:	08005e1b 	.word	0x08005e1b
 8005ce0:	08005c53 	.word	0x08005c53
 8005ce4:	08005d2d 	.word	0x08005d2d
 8005ce8:	08005d71 	.word	0x08005d71
 8005cec:	08005d71 	.word	0x08005d71
 8005cf0:	08005d71 	.word	0x08005d71
 8005cf4:	08005d71 	.word	0x08005d71
 8005cf8:	08005d71 	.word	0x08005d71
 8005cfc:	08005d71 	.word	0x08005d71
 8005d00:	08005d71 	.word	0x08005d71
 8005d04:	08005d71 	.word	0x08005d71
 8005d08:	08005d71 	.word	0x08005d71
 8005d0c:	2b6e      	cmp	r3, #110	@ 0x6e
 8005d0e:	d809      	bhi.n	8005d24 <_scanf_float+0x138>
 8005d10:	2b60      	cmp	r3, #96	@ 0x60
 8005d12:	d8b1      	bhi.n	8005c78 <_scanf_float+0x8c>
 8005d14:	2b54      	cmp	r3, #84	@ 0x54
 8005d16:	d07b      	beq.n	8005e10 <_scanf_float+0x224>
 8005d18:	2b59      	cmp	r3, #89	@ 0x59
 8005d1a:	d19a      	bne.n	8005c52 <_scanf_float+0x66>
 8005d1c:	2d07      	cmp	r5, #7
 8005d1e:	d198      	bne.n	8005c52 <_scanf_float+0x66>
 8005d20:	2508      	movs	r5, #8
 8005d22:	e02f      	b.n	8005d84 <_scanf_float+0x198>
 8005d24:	2b74      	cmp	r3, #116	@ 0x74
 8005d26:	d073      	beq.n	8005e10 <_scanf_float+0x224>
 8005d28:	2b79      	cmp	r3, #121	@ 0x79
 8005d2a:	e7f6      	b.n	8005d1a <_scanf_float+0x12e>
 8005d2c:	6821      	ldr	r1, [r4, #0]
 8005d2e:	05c8      	lsls	r0, r1, #23
 8005d30:	d51e      	bpl.n	8005d70 <_scanf_float+0x184>
 8005d32:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005d36:	6021      	str	r1, [r4, #0]
 8005d38:	3701      	adds	r7, #1
 8005d3a:	f1bb 0f00 	cmp.w	fp, #0
 8005d3e:	d003      	beq.n	8005d48 <_scanf_float+0x15c>
 8005d40:	3201      	adds	r2, #1
 8005d42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d46:	60a2      	str	r2, [r4, #8]
 8005d48:	68a3      	ldr	r3, [r4, #8]
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	60a3      	str	r3, [r4, #8]
 8005d4e:	6923      	ldr	r3, [r4, #16]
 8005d50:	3301      	adds	r3, #1
 8005d52:	6123      	str	r3, [r4, #16]
 8005d54:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f8c9 3004 	str.w	r3, [r9, #4]
 8005d60:	f340 8082 	ble.w	8005e68 <_scanf_float+0x27c>
 8005d64:	f8d9 3000 	ldr.w	r3, [r9]
 8005d68:	3301      	adds	r3, #1
 8005d6a:	f8c9 3000 	str.w	r3, [r9]
 8005d6e:	e762      	b.n	8005c36 <_scanf_float+0x4a>
 8005d70:	eb1a 0105 	adds.w	r1, sl, r5
 8005d74:	f47f af6d 	bne.w	8005c52 <_scanf_float+0x66>
 8005d78:	6822      	ldr	r2, [r4, #0]
 8005d7a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005d7e:	6022      	str	r2, [r4, #0]
 8005d80:	460d      	mov	r5, r1
 8005d82:	468a      	mov	sl, r1
 8005d84:	f806 3b01 	strb.w	r3, [r6], #1
 8005d88:	e7de      	b.n	8005d48 <_scanf_float+0x15c>
 8005d8a:	6822      	ldr	r2, [r4, #0]
 8005d8c:	0610      	lsls	r0, r2, #24
 8005d8e:	f57f af60 	bpl.w	8005c52 <_scanf_float+0x66>
 8005d92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d96:	6022      	str	r2, [r4, #0]
 8005d98:	e7f4      	b.n	8005d84 <_scanf_float+0x198>
 8005d9a:	f1ba 0f00 	cmp.w	sl, #0
 8005d9e:	d10c      	bne.n	8005dba <_scanf_float+0x1ce>
 8005da0:	b977      	cbnz	r7, 8005dc0 <_scanf_float+0x1d4>
 8005da2:	6822      	ldr	r2, [r4, #0]
 8005da4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005da8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005dac:	d108      	bne.n	8005dc0 <_scanf_float+0x1d4>
 8005dae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005db2:	6022      	str	r2, [r4, #0]
 8005db4:	f04f 0a01 	mov.w	sl, #1
 8005db8:	e7e4      	b.n	8005d84 <_scanf_float+0x198>
 8005dba:	f1ba 0f02 	cmp.w	sl, #2
 8005dbe:	d050      	beq.n	8005e62 <_scanf_float+0x276>
 8005dc0:	2d01      	cmp	r5, #1
 8005dc2:	d002      	beq.n	8005dca <_scanf_float+0x1de>
 8005dc4:	2d04      	cmp	r5, #4
 8005dc6:	f47f af44 	bne.w	8005c52 <_scanf_float+0x66>
 8005dca:	3501      	adds	r5, #1
 8005dcc:	b2ed      	uxtb	r5, r5
 8005dce:	e7d9      	b.n	8005d84 <_scanf_float+0x198>
 8005dd0:	f1ba 0f01 	cmp.w	sl, #1
 8005dd4:	f47f af3d 	bne.w	8005c52 <_scanf_float+0x66>
 8005dd8:	f04f 0a02 	mov.w	sl, #2
 8005ddc:	e7d2      	b.n	8005d84 <_scanf_float+0x198>
 8005dde:	b975      	cbnz	r5, 8005dfe <_scanf_float+0x212>
 8005de0:	2f00      	cmp	r7, #0
 8005de2:	f47f af37 	bne.w	8005c54 <_scanf_float+0x68>
 8005de6:	6822      	ldr	r2, [r4, #0]
 8005de8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005dec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005df0:	f040 8103 	bne.w	8005ffa <_scanf_float+0x40e>
 8005df4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005df8:	6022      	str	r2, [r4, #0]
 8005dfa:	2501      	movs	r5, #1
 8005dfc:	e7c2      	b.n	8005d84 <_scanf_float+0x198>
 8005dfe:	2d03      	cmp	r5, #3
 8005e00:	d0e3      	beq.n	8005dca <_scanf_float+0x1de>
 8005e02:	2d05      	cmp	r5, #5
 8005e04:	e7df      	b.n	8005dc6 <_scanf_float+0x1da>
 8005e06:	2d02      	cmp	r5, #2
 8005e08:	f47f af23 	bne.w	8005c52 <_scanf_float+0x66>
 8005e0c:	2503      	movs	r5, #3
 8005e0e:	e7b9      	b.n	8005d84 <_scanf_float+0x198>
 8005e10:	2d06      	cmp	r5, #6
 8005e12:	f47f af1e 	bne.w	8005c52 <_scanf_float+0x66>
 8005e16:	2507      	movs	r5, #7
 8005e18:	e7b4      	b.n	8005d84 <_scanf_float+0x198>
 8005e1a:	6822      	ldr	r2, [r4, #0]
 8005e1c:	0591      	lsls	r1, r2, #22
 8005e1e:	f57f af18 	bpl.w	8005c52 <_scanf_float+0x66>
 8005e22:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005e26:	6022      	str	r2, [r4, #0]
 8005e28:	9702      	str	r7, [sp, #8]
 8005e2a:	e7ab      	b.n	8005d84 <_scanf_float+0x198>
 8005e2c:	6822      	ldr	r2, [r4, #0]
 8005e2e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005e32:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005e36:	d005      	beq.n	8005e44 <_scanf_float+0x258>
 8005e38:	0550      	lsls	r0, r2, #21
 8005e3a:	f57f af0a 	bpl.w	8005c52 <_scanf_float+0x66>
 8005e3e:	2f00      	cmp	r7, #0
 8005e40:	f000 80db 	beq.w	8005ffa <_scanf_float+0x40e>
 8005e44:	0591      	lsls	r1, r2, #22
 8005e46:	bf58      	it	pl
 8005e48:	9902      	ldrpl	r1, [sp, #8]
 8005e4a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e4e:	bf58      	it	pl
 8005e50:	1a79      	subpl	r1, r7, r1
 8005e52:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005e56:	bf58      	it	pl
 8005e58:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005e5c:	6022      	str	r2, [r4, #0]
 8005e5e:	2700      	movs	r7, #0
 8005e60:	e790      	b.n	8005d84 <_scanf_float+0x198>
 8005e62:	f04f 0a03 	mov.w	sl, #3
 8005e66:	e78d      	b.n	8005d84 <_scanf_float+0x198>
 8005e68:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	4640      	mov	r0, r8
 8005e70:	4798      	blx	r3
 8005e72:	2800      	cmp	r0, #0
 8005e74:	f43f aedf 	beq.w	8005c36 <_scanf_float+0x4a>
 8005e78:	e6eb      	b.n	8005c52 <_scanf_float+0x66>
 8005e7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005e7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005e82:	464a      	mov	r2, r9
 8005e84:	4640      	mov	r0, r8
 8005e86:	4798      	blx	r3
 8005e88:	6923      	ldr	r3, [r4, #16]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	6123      	str	r3, [r4, #16]
 8005e8e:	e6eb      	b.n	8005c68 <_scanf_float+0x7c>
 8005e90:	1e6b      	subs	r3, r5, #1
 8005e92:	2b06      	cmp	r3, #6
 8005e94:	d824      	bhi.n	8005ee0 <_scanf_float+0x2f4>
 8005e96:	2d02      	cmp	r5, #2
 8005e98:	d836      	bhi.n	8005f08 <_scanf_float+0x31c>
 8005e9a:	9b01      	ldr	r3, [sp, #4]
 8005e9c:	429e      	cmp	r6, r3
 8005e9e:	f67f aee7 	bls.w	8005c70 <_scanf_float+0x84>
 8005ea2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ea6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005eaa:	464a      	mov	r2, r9
 8005eac:	4640      	mov	r0, r8
 8005eae:	4798      	blx	r3
 8005eb0:	6923      	ldr	r3, [r4, #16]
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	6123      	str	r3, [r4, #16]
 8005eb6:	e7f0      	b.n	8005e9a <_scanf_float+0x2ae>
 8005eb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ebc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005ec0:	464a      	mov	r2, r9
 8005ec2:	4640      	mov	r0, r8
 8005ec4:	4798      	blx	r3
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	6123      	str	r3, [r4, #16]
 8005ecc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ed0:	fa5f fa8a 	uxtb.w	sl, sl
 8005ed4:	f1ba 0f02 	cmp.w	sl, #2
 8005ed8:	d1ee      	bne.n	8005eb8 <_scanf_float+0x2cc>
 8005eda:	3d03      	subs	r5, #3
 8005edc:	b2ed      	uxtb	r5, r5
 8005ede:	1b76      	subs	r6, r6, r5
 8005ee0:	6823      	ldr	r3, [r4, #0]
 8005ee2:	05da      	lsls	r2, r3, #23
 8005ee4:	d530      	bpl.n	8005f48 <_scanf_float+0x35c>
 8005ee6:	055b      	lsls	r3, r3, #21
 8005ee8:	d511      	bpl.n	8005f0e <_scanf_float+0x322>
 8005eea:	9b01      	ldr	r3, [sp, #4]
 8005eec:	429e      	cmp	r6, r3
 8005eee:	f67f aebf 	bls.w	8005c70 <_scanf_float+0x84>
 8005ef2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ef6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005efa:	464a      	mov	r2, r9
 8005efc:	4640      	mov	r0, r8
 8005efe:	4798      	blx	r3
 8005f00:	6923      	ldr	r3, [r4, #16]
 8005f02:	3b01      	subs	r3, #1
 8005f04:	6123      	str	r3, [r4, #16]
 8005f06:	e7f0      	b.n	8005eea <_scanf_float+0x2fe>
 8005f08:	46aa      	mov	sl, r5
 8005f0a:	46b3      	mov	fp, r6
 8005f0c:	e7de      	b.n	8005ecc <_scanf_float+0x2e0>
 8005f0e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005f12:	6923      	ldr	r3, [r4, #16]
 8005f14:	2965      	cmp	r1, #101	@ 0x65
 8005f16:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f1a:	f106 35ff 	add.w	r5, r6, #4294967295
 8005f1e:	6123      	str	r3, [r4, #16]
 8005f20:	d00c      	beq.n	8005f3c <_scanf_float+0x350>
 8005f22:	2945      	cmp	r1, #69	@ 0x45
 8005f24:	d00a      	beq.n	8005f3c <_scanf_float+0x350>
 8005f26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f2a:	464a      	mov	r2, r9
 8005f2c:	4640      	mov	r0, r8
 8005f2e:	4798      	blx	r3
 8005f30:	6923      	ldr	r3, [r4, #16]
 8005f32:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005f36:	3b01      	subs	r3, #1
 8005f38:	1eb5      	subs	r5, r6, #2
 8005f3a:	6123      	str	r3, [r4, #16]
 8005f3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f40:	464a      	mov	r2, r9
 8005f42:	4640      	mov	r0, r8
 8005f44:	4798      	blx	r3
 8005f46:	462e      	mov	r6, r5
 8005f48:	6822      	ldr	r2, [r4, #0]
 8005f4a:	f012 0210 	ands.w	r2, r2, #16
 8005f4e:	d001      	beq.n	8005f54 <_scanf_float+0x368>
 8005f50:	2000      	movs	r0, #0
 8005f52:	e68e      	b.n	8005c72 <_scanf_float+0x86>
 8005f54:	7032      	strb	r2, [r6, #0]
 8005f56:	6823      	ldr	r3, [r4, #0]
 8005f58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005f5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f60:	d125      	bne.n	8005fae <_scanf_float+0x3c2>
 8005f62:	9b02      	ldr	r3, [sp, #8]
 8005f64:	429f      	cmp	r7, r3
 8005f66:	d00a      	beq.n	8005f7e <_scanf_float+0x392>
 8005f68:	1bda      	subs	r2, r3, r7
 8005f6a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005f6e:	429e      	cmp	r6, r3
 8005f70:	bf28      	it	cs
 8005f72:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005f76:	4922      	ldr	r1, [pc, #136]	@ (8006000 <_scanf_float+0x414>)
 8005f78:	4630      	mov	r0, r6
 8005f7a:	f000 f965 	bl	8006248 <siprintf>
 8005f7e:	9901      	ldr	r1, [sp, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	4640      	mov	r0, r8
 8005f84:	f002 fce4 	bl	8008950 <_strtod_r>
 8005f88:	9b03      	ldr	r3, [sp, #12]
 8005f8a:	6821      	ldr	r1, [r4, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f011 0f02 	tst.w	r1, #2
 8005f92:	ec57 6b10 	vmov	r6, r7, d0
 8005f96:	f103 0204 	add.w	r2, r3, #4
 8005f9a:	d015      	beq.n	8005fc8 <_scanf_float+0x3dc>
 8005f9c:	9903      	ldr	r1, [sp, #12]
 8005f9e:	600a      	str	r2, [r1, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	e9c3 6700 	strd	r6, r7, [r3]
 8005fa6:	68e3      	ldr	r3, [r4, #12]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	60e3      	str	r3, [r4, #12]
 8005fac:	e7d0      	b.n	8005f50 <_scanf_float+0x364>
 8005fae:	9b04      	ldr	r3, [sp, #16]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d0e4      	beq.n	8005f7e <_scanf_float+0x392>
 8005fb4:	9905      	ldr	r1, [sp, #20]
 8005fb6:	230a      	movs	r3, #10
 8005fb8:	3101      	adds	r1, #1
 8005fba:	4640      	mov	r0, r8
 8005fbc:	f7ff f9be 	bl	800533c <_strtol_r>
 8005fc0:	9b04      	ldr	r3, [sp, #16]
 8005fc2:	9e05      	ldr	r6, [sp, #20]
 8005fc4:	1ac2      	subs	r2, r0, r3
 8005fc6:	e7d0      	b.n	8005f6a <_scanf_float+0x37e>
 8005fc8:	f011 0f04 	tst.w	r1, #4
 8005fcc:	9903      	ldr	r1, [sp, #12]
 8005fce:	600a      	str	r2, [r1, #0]
 8005fd0:	d1e6      	bne.n	8005fa0 <_scanf_float+0x3b4>
 8005fd2:	681d      	ldr	r5, [r3, #0]
 8005fd4:	4632      	mov	r2, r6
 8005fd6:	463b      	mov	r3, r7
 8005fd8:	4630      	mov	r0, r6
 8005fda:	4639      	mov	r1, r7
 8005fdc:	f7fa fdc6 	bl	8000b6c <__aeabi_dcmpun>
 8005fe0:	b128      	cbz	r0, 8005fee <_scanf_float+0x402>
 8005fe2:	4808      	ldr	r0, [pc, #32]	@ (8006004 <_scanf_float+0x418>)
 8005fe4:	f000 faaa 	bl	800653c <nanf>
 8005fe8:	ed85 0a00 	vstr	s0, [r5]
 8005fec:	e7db      	b.n	8005fa6 <_scanf_float+0x3ba>
 8005fee:	4630      	mov	r0, r6
 8005ff0:	4639      	mov	r1, r7
 8005ff2:	f7fa fe19 	bl	8000c28 <__aeabi_d2f>
 8005ff6:	6028      	str	r0, [r5, #0]
 8005ff8:	e7d5      	b.n	8005fa6 <_scanf_float+0x3ba>
 8005ffa:	2700      	movs	r7, #0
 8005ffc:	e62e      	b.n	8005c5c <_scanf_float+0x70>
 8005ffe:	bf00      	nop
 8006000:	08009c35 	.word	0x08009c35
 8006004:	08009d76 	.word	0x08009d76

08006008 <std>:
 8006008:	2300      	movs	r3, #0
 800600a:	b510      	push	{r4, lr}
 800600c:	4604      	mov	r4, r0
 800600e:	e9c0 3300 	strd	r3, r3, [r0]
 8006012:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006016:	6083      	str	r3, [r0, #8]
 8006018:	8181      	strh	r1, [r0, #12]
 800601a:	6643      	str	r3, [r0, #100]	@ 0x64
 800601c:	81c2      	strh	r2, [r0, #14]
 800601e:	6183      	str	r3, [r0, #24]
 8006020:	4619      	mov	r1, r3
 8006022:	2208      	movs	r2, #8
 8006024:	305c      	adds	r0, #92	@ 0x5c
 8006026:	f000 fa09 	bl	800643c <memset>
 800602a:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <std+0x58>)
 800602c:	6263      	str	r3, [r4, #36]	@ 0x24
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <std+0x5c>)
 8006030:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006032:	4b0d      	ldr	r3, [pc, #52]	@ (8006068 <std+0x60>)
 8006034:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006036:	4b0d      	ldr	r3, [pc, #52]	@ (800606c <std+0x64>)
 8006038:	6323      	str	r3, [r4, #48]	@ 0x30
 800603a:	4b0d      	ldr	r3, [pc, #52]	@ (8006070 <std+0x68>)
 800603c:	6224      	str	r4, [r4, #32]
 800603e:	429c      	cmp	r4, r3
 8006040:	d006      	beq.n	8006050 <std+0x48>
 8006042:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006046:	4294      	cmp	r4, r2
 8006048:	d002      	beq.n	8006050 <std+0x48>
 800604a:	33d0      	adds	r3, #208	@ 0xd0
 800604c:	429c      	cmp	r4, r3
 800604e:	d105      	bne.n	800605c <std+0x54>
 8006050:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006058:	f000 ba6c 	b.w	8006534 <__retarget_lock_init_recursive>
 800605c:	bd10      	pop	{r4, pc}
 800605e:	bf00      	nop
 8006060:	0800628d 	.word	0x0800628d
 8006064:	080062af 	.word	0x080062af
 8006068:	080062e7 	.word	0x080062e7
 800606c:	0800630b 	.word	0x0800630b
 8006070:	20000438 	.word	0x20000438

08006074 <stdio_exit_handler>:
 8006074:	4a02      	ldr	r2, [pc, #8]	@ (8006080 <stdio_exit_handler+0xc>)
 8006076:	4903      	ldr	r1, [pc, #12]	@ (8006084 <stdio_exit_handler+0x10>)
 8006078:	4803      	ldr	r0, [pc, #12]	@ (8006088 <stdio_exit_handler+0x14>)
 800607a:	f000 b869 	b.w	8006150 <_fwalk_sglue>
 800607e:	bf00      	nop
 8006080:	2000000c 	.word	0x2000000c
 8006084:	08008f99 	.word	0x08008f99
 8006088:	2000001c 	.word	0x2000001c

0800608c <cleanup_stdio>:
 800608c:	6841      	ldr	r1, [r0, #4]
 800608e:	4b0c      	ldr	r3, [pc, #48]	@ (80060c0 <cleanup_stdio+0x34>)
 8006090:	4299      	cmp	r1, r3
 8006092:	b510      	push	{r4, lr}
 8006094:	4604      	mov	r4, r0
 8006096:	d001      	beq.n	800609c <cleanup_stdio+0x10>
 8006098:	f002 ff7e 	bl	8008f98 <_fflush_r>
 800609c:	68a1      	ldr	r1, [r4, #8]
 800609e:	4b09      	ldr	r3, [pc, #36]	@ (80060c4 <cleanup_stdio+0x38>)
 80060a0:	4299      	cmp	r1, r3
 80060a2:	d002      	beq.n	80060aa <cleanup_stdio+0x1e>
 80060a4:	4620      	mov	r0, r4
 80060a6:	f002 ff77 	bl	8008f98 <_fflush_r>
 80060aa:	68e1      	ldr	r1, [r4, #12]
 80060ac:	4b06      	ldr	r3, [pc, #24]	@ (80060c8 <cleanup_stdio+0x3c>)
 80060ae:	4299      	cmp	r1, r3
 80060b0:	d004      	beq.n	80060bc <cleanup_stdio+0x30>
 80060b2:	4620      	mov	r0, r4
 80060b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b8:	f002 bf6e 	b.w	8008f98 <_fflush_r>
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	bf00      	nop
 80060c0:	20000438 	.word	0x20000438
 80060c4:	200004a0 	.word	0x200004a0
 80060c8:	20000508 	.word	0x20000508

080060cc <global_stdio_init.part.0>:
 80060cc:	b510      	push	{r4, lr}
 80060ce:	4b0b      	ldr	r3, [pc, #44]	@ (80060fc <global_stdio_init.part.0+0x30>)
 80060d0:	4c0b      	ldr	r4, [pc, #44]	@ (8006100 <global_stdio_init.part.0+0x34>)
 80060d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006104 <global_stdio_init.part.0+0x38>)
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	4620      	mov	r0, r4
 80060d8:	2200      	movs	r2, #0
 80060da:	2104      	movs	r1, #4
 80060dc:	f7ff ff94 	bl	8006008 <std>
 80060e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060e4:	2201      	movs	r2, #1
 80060e6:	2109      	movs	r1, #9
 80060e8:	f7ff ff8e 	bl	8006008 <std>
 80060ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80060f0:	2202      	movs	r2, #2
 80060f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f6:	2112      	movs	r1, #18
 80060f8:	f7ff bf86 	b.w	8006008 <std>
 80060fc:	20000570 	.word	0x20000570
 8006100:	20000438 	.word	0x20000438
 8006104:	08006075 	.word	0x08006075

08006108 <__sfp_lock_acquire>:
 8006108:	4801      	ldr	r0, [pc, #4]	@ (8006110 <__sfp_lock_acquire+0x8>)
 800610a:	f000 ba14 	b.w	8006536 <__retarget_lock_acquire_recursive>
 800610e:	bf00      	nop
 8006110:	20000579 	.word	0x20000579

08006114 <__sfp_lock_release>:
 8006114:	4801      	ldr	r0, [pc, #4]	@ (800611c <__sfp_lock_release+0x8>)
 8006116:	f000 ba0f 	b.w	8006538 <__retarget_lock_release_recursive>
 800611a:	bf00      	nop
 800611c:	20000579 	.word	0x20000579

08006120 <__sinit>:
 8006120:	b510      	push	{r4, lr}
 8006122:	4604      	mov	r4, r0
 8006124:	f7ff fff0 	bl	8006108 <__sfp_lock_acquire>
 8006128:	6a23      	ldr	r3, [r4, #32]
 800612a:	b11b      	cbz	r3, 8006134 <__sinit+0x14>
 800612c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006130:	f7ff bff0 	b.w	8006114 <__sfp_lock_release>
 8006134:	4b04      	ldr	r3, [pc, #16]	@ (8006148 <__sinit+0x28>)
 8006136:	6223      	str	r3, [r4, #32]
 8006138:	4b04      	ldr	r3, [pc, #16]	@ (800614c <__sinit+0x2c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1f5      	bne.n	800612c <__sinit+0xc>
 8006140:	f7ff ffc4 	bl	80060cc <global_stdio_init.part.0>
 8006144:	e7f2      	b.n	800612c <__sinit+0xc>
 8006146:	bf00      	nop
 8006148:	0800608d 	.word	0x0800608d
 800614c:	20000570 	.word	0x20000570

08006150 <_fwalk_sglue>:
 8006150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006154:	4607      	mov	r7, r0
 8006156:	4688      	mov	r8, r1
 8006158:	4614      	mov	r4, r2
 800615a:	2600      	movs	r6, #0
 800615c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006160:	f1b9 0901 	subs.w	r9, r9, #1
 8006164:	d505      	bpl.n	8006172 <_fwalk_sglue+0x22>
 8006166:	6824      	ldr	r4, [r4, #0]
 8006168:	2c00      	cmp	r4, #0
 800616a:	d1f7      	bne.n	800615c <_fwalk_sglue+0xc>
 800616c:	4630      	mov	r0, r6
 800616e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006172:	89ab      	ldrh	r3, [r5, #12]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d907      	bls.n	8006188 <_fwalk_sglue+0x38>
 8006178:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800617c:	3301      	adds	r3, #1
 800617e:	d003      	beq.n	8006188 <_fwalk_sglue+0x38>
 8006180:	4629      	mov	r1, r5
 8006182:	4638      	mov	r0, r7
 8006184:	47c0      	blx	r8
 8006186:	4306      	orrs	r6, r0
 8006188:	3568      	adds	r5, #104	@ 0x68
 800618a:	e7e9      	b.n	8006160 <_fwalk_sglue+0x10>

0800618c <_puts_r>:
 800618c:	6a03      	ldr	r3, [r0, #32]
 800618e:	b570      	push	{r4, r5, r6, lr}
 8006190:	6884      	ldr	r4, [r0, #8]
 8006192:	4605      	mov	r5, r0
 8006194:	460e      	mov	r6, r1
 8006196:	b90b      	cbnz	r3, 800619c <_puts_r+0x10>
 8006198:	f7ff ffc2 	bl	8006120 <__sinit>
 800619c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800619e:	07db      	lsls	r3, r3, #31
 80061a0:	d405      	bmi.n	80061ae <_puts_r+0x22>
 80061a2:	89a3      	ldrh	r3, [r4, #12]
 80061a4:	0598      	lsls	r0, r3, #22
 80061a6:	d402      	bmi.n	80061ae <_puts_r+0x22>
 80061a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061aa:	f000 f9c4 	bl	8006536 <__retarget_lock_acquire_recursive>
 80061ae:	89a3      	ldrh	r3, [r4, #12]
 80061b0:	0719      	lsls	r1, r3, #28
 80061b2:	d502      	bpl.n	80061ba <_puts_r+0x2e>
 80061b4:	6923      	ldr	r3, [r4, #16]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d135      	bne.n	8006226 <_puts_r+0x9a>
 80061ba:	4621      	mov	r1, r4
 80061bc:	4628      	mov	r0, r5
 80061be:	f000 f8e7 	bl	8006390 <__swsetup_r>
 80061c2:	b380      	cbz	r0, 8006226 <_puts_r+0x9a>
 80061c4:	f04f 35ff 	mov.w	r5, #4294967295
 80061c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061ca:	07da      	lsls	r2, r3, #31
 80061cc:	d405      	bmi.n	80061da <_puts_r+0x4e>
 80061ce:	89a3      	ldrh	r3, [r4, #12]
 80061d0:	059b      	lsls	r3, r3, #22
 80061d2:	d402      	bmi.n	80061da <_puts_r+0x4e>
 80061d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061d6:	f000 f9af 	bl	8006538 <__retarget_lock_release_recursive>
 80061da:	4628      	mov	r0, r5
 80061dc:	bd70      	pop	{r4, r5, r6, pc}
 80061de:	2b00      	cmp	r3, #0
 80061e0:	da04      	bge.n	80061ec <_puts_r+0x60>
 80061e2:	69a2      	ldr	r2, [r4, #24]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	dc17      	bgt.n	8006218 <_puts_r+0x8c>
 80061e8:	290a      	cmp	r1, #10
 80061ea:	d015      	beq.n	8006218 <_puts_r+0x8c>
 80061ec:	6823      	ldr	r3, [r4, #0]
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	6022      	str	r2, [r4, #0]
 80061f2:	7019      	strb	r1, [r3, #0]
 80061f4:	68a3      	ldr	r3, [r4, #8]
 80061f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80061fa:	3b01      	subs	r3, #1
 80061fc:	60a3      	str	r3, [r4, #8]
 80061fe:	2900      	cmp	r1, #0
 8006200:	d1ed      	bne.n	80061de <_puts_r+0x52>
 8006202:	2b00      	cmp	r3, #0
 8006204:	da11      	bge.n	800622a <_puts_r+0x9e>
 8006206:	4622      	mov	r2, r4
 8006208:	210a      	movs	r1, #10
 800620a:	4628      	mov	r0, r5
 800620c:	f000 f881 	bl	8006312 <__swbuf_r>
 8006210:	3001      	adds	r0, #1
 8006212:	d0d7      	beq.n	80061c4 <_puts_r+0x38>
 8006214:	250a      	movs	r5, #10
 8006216:	e7d7      	b.n	80061c8 <_puts_r+0x3c>
 8006218:	4622      	mov	r2, r4
 800621a:	4628      	mov	r0, r5
 800621c:	f000 f879 	bl	8006312 <__swbuf_r>
 8006220:	3001      	adds	r0, #1
 8006222:	d1e7      	bne.n	80061f4 <_puts_r+0x68>
 8006224:	e7ce      	b.n	80061c4 <_puts_r+0x38>
 8006226:	3e01      	subs	r6, #1
 8006228:	e7e4      	b.n	80061f4 <_puts_r+0x68>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	1c5a      	adds	r2, r3, #1
 800622e:	6022      	str	r2, [r4, #0]
 8006230:	220a      	movs	r2, #10
 8006232:	701a      	strb	r2, [r3, #0]
 8006234:	e7ee      	b.n	8006214 <_puts_r+0x88>
	...

08006238 <puts>:
 8006238:	4b02      	ldr	r3, [pc, #8]	@ (8006244 <puts+0xc>)
 800623a:	4601      	mov	r1, r0
 800623c:	6818      	ldr	r0, [r3, #0]
 800623e:	f7ff bfa5 	b.w	800618c <_puts_r>
 8006242:	bf00      	nop
 8006244:	20000018 	.word	0x20000018

08006248 <siprintf>:
 8006248:	b40e      	push	{r1, r2, r3}
 800624a:	b510      	push	{r4, lr}
 800624c:	b09d      	sub	sp, #116	@ 0x74
 800624e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006250:	9002      	str	r0, [sp, #8]
 8006252:	9006      	str	r0, [sp, #24]
 8006254:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006258:	480a      	ldr	r0, [pc, #40]	@ (8006284 <siprintf+0x3c>)
 800625a:	9107      	str	r1, [sp, #28]
 800625c:	9104      	str	r1, [sp, #16]
 800625e:	490a      	ldr	r1, [pc, #40]	@ (8006288 <siprintf+0x40>)
 8006260:	f853 2b04 	ldr.w	r2, [r3], #4
 8006264:	9105      	str	r1, [sp, #20]
 8006266:	2400      	movs	r4, #0
 8006268:	a902      	add	r1, sp, #8
 800626a:	6800      	ldr	r0, [r0, #0]
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006270:	f002 fbd0 	bl	8008a14 <_svfiprintf_r>
 8006274:	9b02      	ldr	r3, [sp, #8]
 8006276:	701c      	strb	r4, [r3, #0]
 8006278:	b01d      	add	sp, #116	@ 0x74
 800627a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800627e:	b003      	add	sp, #12
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	20000018 	.word	0x20000018
 8006288:	ffff0208 	.word	0xffff0208

0800628c <__sread>:
 800628c:	b510      	push	{r4, lr}
 800628e:	460c      	mov	r4, r1
 8006290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006294:	f000 f900 	bl	8006498 <_read_r>
 8006298:	2800      	cmp	r0, #0
 800629a:	bfab      	itete	ge
 800629c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800629e:	89a3      	ldrhlt	r3, [r4, #12]
 80062a0:	181b      	addge	r3, r3, r0
 80062a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80062a6:	bfac      	ite	ge
 80062a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062aa:	81a3      	strhlt	r3, [r4, #12]
 80062ac:	bd10      	pop	{r4, pc}

080062ae <__swrite>:
 80062ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062b2:	461f      	mov	r7, r3
 80062b4:	898b      	ldrh	r3, [r1, #12]
 80062b6:	05db      	lsls	r3, r3, #23
 80062b8:	4605      	mov	r5, r0
 80062ba:	460c      	mov	r4, r1
 80062bc:	4616      	mov	r6, r2
 80062be:	d505      	bpl.n	80062cc <__swrite+0x1e>
 80062c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c4:	2302      	movs	r3, #2
 80062c6:	2200      	movs	r2, #0
 80062c8:	f000 f8d4 	bl	8006474 <_lseek_r>
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062d6:	81a3      	strh	r3, [r4, #12]
 80062d8:	4632      	mov	r2, r6
 80062da:	463b      	mov	r3, r7
 80062dc:	4628      	mov	r0, r5
 80062de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062e2:	f000 b8eb 	b.w	80064bc <_write_r>

080062e6 <__sseek>:
 80062e6:	b510      	push	{r4, lr}
 80062e8:	460c      	mov	r4, r1
 80062ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ee:	f000 f8c1 	bl	8006474 <_lseek_r>
 80062f2:	1c43      	adds	r3, r0, #1
 80062f4:	89a3      	ldrh	r3, [r4, #12]
 80062f6:	bf15      	itete	ne
 80062f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006302:	81a3      	strheq	r3, [r4, #12]
 8006304:	bf18      	it	ne
 8006306:	81a3      	strhne	r3, [r4, #12]
 8006308:	bd10      	pop	{r4, pc}

0800630a <__sclose>:
 800630a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800630e:	f000 b8a1 	b.w	8006454 <_close_r>

08006312 <__swbuf_r>:
 8006312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006314:	460e      	mov	r6, r1
 8006316:	4614      	mov	r4, r2
 8006318:	4605      	mov	r5, r0
 800631a:	b118      	cbz	r0, 8006324 <__swbuf_r+0x12>
 800631c:	6a03      	ldr	r3, [r0, #32]
 800631e:	b90b      	cbnz	r3, 8006324 <__swbuf_r+0x12>
 8006320:	f7ff fefe 	bl	8006120 <__sinit>
 8006324:	69a3      	ldr	r3, [r4, #24]
 8006326:	60a3      	str	r3, [r4, #8]
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	071a      	lsls	r2, r3, #28
 800632c:	d501      	bpl.n	8006332 <__swbuf_r+0x20>
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	b943      	cbnz	r3, 8006344 <__swbuf_r+0x32>
 8006332:	4621      	mov	r1, r4
 8006334:	4628      	mov	r0, r5
 8006336:	f000 f82b 	bl	8006390 <__swsetup_r>
 800633a:	b118      	cbz	r0, 8006344 <__swbuf_r+0x32>
 800633c:	f04f 37ff 	mov.w	r7, #4294967295
 8006340:	4638      	mov	r0, r7
 8006342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	6922      	ldr	r2, [r4, #16]
 8006348:	1a98      	subs	r0, r3, r2
 800634a:	6963      	ldr	r3, [r4, #20]
 800634c:	b2f6      	uxtb	r6, r6
 800634e:	4283      	cmp	r3, r0
 8006350:	4637      	mov	r7, r6
 8006352:	dc05      	bgt.n	8006360 <__swbuf_r+0x4e>
 8006354:	4621      	mov	r1, r4
 8006356:	4628      	mov	r0, r5
 8006358:	f002 fe1e 	bl	8008f98 <_fflush_r>
 800635c:	2800      	cmp	r0, #0
 800635e:	d1ed      	bne.n	800633c <__swbuf_r+0x2a>
 8006360:	68a3      	ldr	r3, [r4, #8]
 8006362:	3b01      	subs	r3, #1
 8006364:	60a3      	str	r3, [r4, #8]
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	1c5a      	adds	r2, r3, #1
 800636a:	6022      	str	r2, [r4, #0]
 800636c:	701e      	strb	r6, [r3, #0]
 800636e:	6962      	ldr	r2, [r4, #20]
 8006370:	1c43      	adds	r3, r0, #1
 8006372:	429a      	cmp	r2, r3
 8006374:	d004      	beq.n	8006380 <__swbuf_r+0x6e>
 8006376:	89a3      	ldrh	r3, [r4, #12]
 8006378:	07db      	lsls	r3, r3, #31
 800637a:	d5e1      	bpl.n	8006340 <__swbuf_r+0x2e>
 800637c:	2e0a      	cmp	r6, #10
 800637e:	d1df      	bne.n	8006340 <__swbuf_r+0x2e>
 8006380:	4621      	mov	r1, r4
 8006382:	4628      	mov	r0, r5
 8006384:	f002 fe08 	bl	8008f98 <_fflush_r>
 8006388:	2800      	cmp	r0, #0
 800638a:	d0d9      	beq.n	8006340 <__swbuf_r+0x2e>
 800638c:	e7d6      	b.n	800633c <__swbuf_r+0x2a>
	...

08006390 <__swsetup_r>:
 8006390:	b538      	push	{r3, r4, r5, lr}
 8006392:	4b29      	ldr	r3, [pc, #164]	@ (8006438 <__swsetup_r+0xa8>)
 8006394:	4605      	mov	r5, r0
 8006396:	6818      	ldr	r0, [r3, #0]
 8006398:	460c      	mov	r4, r1
 800639a:	b118      	cbz	r0, 80063a4 <__swsetup_r+0x14>
 800639c:	6a03      	ldr	r3, [r0, #32]
 800639e:	b90b      	cbnz	r3, 80063a4 <__swsetup_r+0x14>
 80063a0:	f7ff febe 	bl	8006120 <__sinit>
 80063a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063a8:	0719      	lsls	r1, r3, #28
 80063aa:	d422      	bmi.n	80063f2 <__swsetup_r+0x62>
 80063ac:	06da      	lsls	r2, r3, #27
 80063ae:	d407      	bmi.n	80063c0 <__swsetup_r+0x30>
 80063b0:	2209      	movs	r2, #9
 80063b2:	602a      	str	r2, [r5, #0]
 80063b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063b8:	81a3      	strh	r3, [r4, #12]
 80063ba:	f04f 30ff 	mov.w	r0, #4294967295
 80063be:	e033      	b.n	8006428 <__swsetup_r+0x98>
 80063c0:	0758      	lsls	r0, r3, #29
 80063c2:	d512      	bpl.n	80063ea <__swsetup_r+0x5a>
 80063c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063c6:	b141      	cbz	r1, 80063da <__swsetup_r+0x4a>
 80063c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063cc:	4299      	cmp	r1, r3
 80063ce:	d002      	beq.n	80063d6 <__swsetup_r+0x46>
 80063d0:	4628      	mov	r0, r5
 80063d2:	f000 ff11 	bl	80071f8 <_free_r>
 80063d6:	2300      	movs	r3, #0
 80063d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80063da:	89a3      	ldrh	r3, [r4, #12]
 80063dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063e0:	81a3      	strh	r3, [r4, #12]
 80063e2:	2300      	movs	r3, #0
 80063e4:	6063      	str	r3, [r4, #4]
 80063e6:	6923      	ldr	r3, [r4, #16]
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	f043 0308 	orr.w	r3, r3, #8
 80063f0:	81a3      	strh	r3, [r4, #12]
 80063f2:	6923      	ldr	r3, [r4, #16]
 80063f4:	b94b      	cbnz	r3, 800640a <__swsetup_r+0x7a>
 80063f6:	89a3      	ldrh	r3, [r4, #12]
 80063f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80063fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006400:	d003      	beq.n	800640a <__swsetup_r+0x7a>
 8006402:	4621      	mov	r1, r4
 8006404:	4628      	mov	r0, r5
 8006406:	f002 fe15 	bl	8009034 <__smakebuf_r>
 800640a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800640e:	f013 0201 	ands.w	r2, r3, #1
 8006412:	d00a      	beq.n	800642a <__swsetup_r+0x9a>
 8006414:	2200      	movs	r2, #0
 8006416:	60a2      	str	r2, [r4, #8]
 8006418:	6962      	ldr	r2, [r4, #20]
 800641a:	4252      	negs	r2, r2
 800641c:	61a2      	str	r2, [r4, #24]
 800641e:	6922      	ldr	r2, [r4, #16]
 8006420:	b942      	cbnz	r2, 8006434 <__swsetup_r+0xa4>
 8006422:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006426:	d1c5      	bne.n	80063b4 <__swsetup_r+0x24>
 8006428:	bd38      	pop	{r3, r4, r5, pc}
 800642a:	0799      	lsls	r1, r3, #30
 800642c:	bf58      	it	pl
 800642e:	6962      	ldrpl	r2, [r4, #20]
 8006430:	60a2      	str	r2, [r4, #8]
 8006432:	e7f4      	b.n	800641e <__swsetup_r+0x8e>
 8006434:	2000      	movs	r0, #0
 8006436:	e7f7      	b.n	8006428 <__swsetup_r+0x98>
 8006438:	20000018 	.word	0x20000018

0800643c <memset>:
 800643c:	4402      	add	r2, r0
 800643e:	4603      	mov	r3, r0
 8006440:	4293      	cmp	r3, r2
 8006442:	d100      	bne.n	8006446 <memset+0xa>
 8006444:	4770      	bx	lr
 8006446:	f803 1b01 	strb.w	r1, [r3], #1
 800644a:	e7f9      	b.n	8006440 <memset+0x4>

0800644c <_localeconv_r>:
 800644c:	4800      	ldr	r0, [pc, #0]	@ (8006450 <_localeconv_r+0x4>)
 800644e:	4770      	bx	lr
 8006450:	20000158 	.word	0x20000158

08006454 <_close_r>:
 8006454:	b538      	push	{r3, r4, r5, lr}
 8006456:	4d06      	ldr	r5, [pc, #24]	@ (8006470 <_close_r+0x1c>)
 8006458:	2300      	movs	r3, #0
 800645a:	4604      	mov	r4, r0
 800645c:	4608      	mov	r0, r1
 800645e:	602b      	str	r3, [r5, #0]
 8006460:	f7fb f992 	bl	8001788 <_close>
 8006464:	1c43      	adds	r3, r0, #1
 8006466:	d102      	bne.n	800646e <_close_r+0x1a>
 8006468:	682b      	ldr	r3, [r5, #0]
 800646a:	b103      	cbz	r3, 800646e <_close_r+0x1a>
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	bd38      	pop	{r3, r4, r5, pc}
 8006470:	20000574 	.word	0x20000574

08006474 <_lseek_r>:
 8006474:	b538      	push	{r3, r4, r5, lr}
 8006476:	4d07      	ldr	r5, [pc, #28]	@ (8006494 <_lseek_r+0x20>)
 8006478:	4604      	mov	r4, r0
 800647a:	4608      	mov	r0, r1
 800647c:	4611      	mov	r1, r2
 800647e:	2200      	movs	r2, #0
 8006480:	602a      	str	r2, [r5, #0]
 8006482:	461a      	mov	r2, r3
 8006484:	f7fb f9a7 	bl	80017d6 <_lseek>
 8006488:	1c43      	adds	r3, r0, #1
 800648a:	d102      	bne.n	8006492 <_lseek_r+0x1e>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	b103      	cbz	r3, 8006492 <_lseek_r+0x1e>
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	bd38      	pop	{r3, r4, r5, pc}
 8006494:	20000574 	.word	0x20000574

08006498 <_read_r>:
 8006498:	b538      	push	{r3, r4, r5, lr}
 800649a:	4d07      	ldr	r5, [pc, #28]	@ (80064b8 <_read_r+0x20>)
 800649c:	4604      	mov	r4, r0
 800649e:	4608      	mov	r0, r1
 80064a0:	4611      	mov	r1, r2
 80064a2:	2200      	movs	r2, #0
 80064a4:	602a      	str	r2, [r5, #0]
 80064a6:	461a      	mov	r2, r3
 80064a8:	f7fb f935 	bl	8001716 <_read>
 80064ac:	1c43      	adds	r3, r0, #1
 80064ae:	d102      	bne.n	80064b6 <_read_r+0x1e>
 80064b0:	682b      	ldr	r3, [r5, #0]
 80064b2:	b103      	cbz	r3, 80064b6 <_read_r+0x1e>
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	bd38      	pop	{r3, r4, r5, pc}
 80064b8:	20000574 	.word	0x20000574

080064bc <_write_r>:
 80064bc:	b538      	push	{r3, r4, r5, lr}
 80064be:	4d07      	ldr	r5, [pc, #28]	@ (80064dc <_write_r+0x20>)
 80064c0:	4604      	mov	r4, r0
 80064c2:	4608      	mov	r0, r1
 80064c4:	4611      	mov	r1, r2
 80064c6:	2200      	movs	r2, #0
 80064c8:	602a      	str	r2, [r5, #0]
 80064ca:	461a      	mov	r2, r3
 80064cc:	f7fb f940 	bl	8001750 <_write>
 80064d0:	1c43      	adds	r3, r0, #1
 80064d2:	d102      	bne.n	80064da <_write_r+0x1e>
 80064d4:	682b      	ldr	r3, [r5, #0]
 80064d6:	b103      	cbz	r3, 80064da <_write_r+0x1e>
 80064d8:	6023      	str	r3, [r4, #0]
 80064da:	bd38      	pop	{r3, r4, r5, pc}
 80064dc:	20000574 	.word	0x20000574

080064e0 <__errno>:
 80064e0:	4b01      	ldr	r3, [pc, #4]	@ (80064e8 <__errno+0x8>)
 80064e2:	6818      	ldr	r0, [r3, #0]
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	20000018 	.word	0x20000018

080064ec <__libc_init_array>:
 80064ec:	b570      	push	{r4, r5, r6, lr}
 80064ee:	4d0d      	ldr	r5, [pc, #52]	@ (8006524 <__libc_init_array+0x38>)
 80064f0:	4c0d      	ldr	r4, [pc, #52]	@ (8006528 <__libc_init_array+0x3c>)
 80064f2:	1b64      	subs	r4, r4, r5
 80064f4:	10a4      	asrs	r4, r4, #2
 80064f6:	2600      	movs	r6, #0
 80064f8:	42a6      	cmp	r6, r4
 80064fa:	d109      	bne.n	8006510 <__libc_init_array+0x24>
 80064fc:	4d0b      	ldr	r5, [pc, #44]	@ (800652c <__libc_init_array+0x40>)
 80064fe:	4c0c      	ldr	r4, [pc, #48]	@ (8006530 <__libc_init_array+0x44>)
 8006500:	f003 fa68 	bl	80099d4 <_init>
 8006504:	1b64      	subs	r4, r4, r5
 8006506:	10a4      	asrs	r4, r4, #2
 8006508:	2600      	movs	r6, #0
 800650a:	42a6      	cmp	r6, r4
 800650c:	d105      	bne.n	800651a <__libc_init_array+0x2e>
 800650e:	bd70      	pop	{r4, r5, r6, pc}
 8006510:	f855 3b04 	ldr.w	r3, [r5], #4
 8006514:	4798      	blx	r3
 8006516:	3601      	adds	r6, #1
 8006518:	e7ee      	b.n	80064f8 <__libc_init_array+0xc>
 800651a:	f855 3b04 	ldr.w	r3, [r5], #4
 800651e:	4798      	blx	r3
 8006520:	3601      	adds	r6, #1
 8006522:	e7f2      	b.n	800650a <__libc_init_array+0x1e>
 8006524:	08009f30 	.word	0x08009f30
 8006528:	08009f30 	.word	0x08009f30
 800652c:	08009f30 	.word	0x08009f30
 8006530:	08009f34 	.word	0x08009f34

08006534 <__retarget_lock_init_recursive>:
 8006534:	4770      	bx	lr

08006536 <__retarget_lock_acquire_recursive>:
 8006536:	4770      	bx	lr

08006538 <__retarget_lock_release_recursive>:
 8006538:	4770      	bx	lr
	...

0800653c <nanf>:
 800653c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006544 <nanf+0x8>
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	7fc00000 	.word	0x7fc00000

08006548 <quorem>:
 8006548:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800654c:	6903      	ldr	r3, [r0, #16]
 800654e:	690c      	ldr	r4, [r1, #16]
 8006550:	42a3      	cmp	r3, r4
 8006552:	4607      	mov	r7, r0
 8006554:	db7e      	blt.n	8006654 <quorem+0x10c>
 8006556:	3c01      	subs	r4, #1
 8006558:	f101 0814 	add.w	r8, r1, #20
 800655c:	00a3      	lsls	r3, r4, #2
 800655e:	f100 0514 	add.w	r5, r0, #20
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006568:	9301      	str	r3, [sp, #4]
 800656a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800656e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006572:	3301      	adds	r3, #1
 8006574:	429a      	cmp	r2, r3
 8006576:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800657a:	fbb2 f6f3 	udiv	r6, r2, r3
 800657e:	d32e      	bcc.n	80065de <quorem+0x96>
 8006580:	f04f 0a00 	mov.w	sl, #0
 8006584:	46c4      	mov	ip, r8
 8006586:	46ae      	mov	lr, r5
 8006588:	46d3      	mov	fp, sl
 800658a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800658e:	b298      	uxth	r0, r3
 8006590:	fb06 a000 	mla	r0, r6, r0, sl
 8006594:	0c02      	lsrs	r2, r0, #16
 8006596:	0c1b      	lsrs	r3, r3, #16
 8006598:	fb06 2303 	mla	r3, r6, r3, r2
 800659c:	f8de 2000 	ldr.w	r2, [lr]
 80065a0:	b280      	uxth	r0, r0
 80065a2:	b292      	uxth	r2, r2
 80065a4:	1a12      	subs	r2, r2, r0
 80065a6:	445a      	add	r2, fp
 80065a8:	f8de 0000 	ldr.w	r0, [lr]
 80065ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80065b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80065ba:	b292      	uxth	r2, r2
 80065bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80065c0:	45e1      	cmp	r9, ip
 80065c2:	f84e 2b04 	str.w	r2, [lr], #4
 80065c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80065ca:	d2de      	bcs.n	800658a <quorem+0x42>
 80065cc:	9b00      	ldr	r3, [sp, #0]
 80065ce:	58eb      	ldr	r3, [r5, r3]
 80065d0:	b92b      	cbnz	r3, 80065de <quorem+0x96>
 80065d2:	9b01      	ldr	r3, [sp, #4]
 80065d4:	3b04      	subs	r3, #4
 80065d6:	429d      	cmp	r5, r3
 80065d8:	461a      	mov	r2, r3
 80065da:	d32f      	bcc.n	800663c <quorem+0xf4>
 80065dc:	613c      	str	r4, [r7, #16]
 80065de:	4638      	mov	r0, r7
 80065e0:	f001 f9c6 	bl	8007970 <__mcmp>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	db25      	blt.n	8006634 <quorem+0xec>
 80065e8:	4629      	mov	r1, r5
 80065ea:	2000      	movs	r0, #0
 80065ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80065f0:	f8d1 c000 	ldr.w	ip, [r1]
 80065f4:	fa1f fe82 	uxth.w	lr, r2
 80065f8:	fa1f f38c 	uxth.w	r3, ip
 80065fc:	eba3 030e 	sub.w	r3, r3, lr
 8006600:	4403      	add	r3, r0
 8006602:	0c12      	lsrs	r2, r2, #16
 8006604:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006608:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800660c:	b29b      	uxth	r3, r3
 800660e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006612:	45c1      	cmp	r9, r8
 8006614:	f841 3b04 	str.w	r3, [r1], #4
 8006618:	ea4f 4022 	mov.w	r0, r2, asr #16
 800661c:	d2e6      	bcs.n	80065ec <quorem+0xa4>
 800661e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006626:	b922      	cbnz	r2, 8006632 <quorem+0xea>
 8006628:	3b04      	subs	r3, #4
 800662a:	429d      	cmp	r5, r3
 800662c:	461a      	mov	r2, r3
 800662e:	d30b      	bcc.n	8006648 <quorem+0x100>
 8006630:	613c      	str	r4, [r7, #16]
 8006632:	3601      	adds	r6, #1
 8006634:	4630      	mov	r0, r6
 8006636:	b003      	add	sp, #12
 8006638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800663c:	6812      	ldr	r2, [r2, #0]
 800663e:	3b04      	subs	r3, #4
 8006640:	2a00      	cmp	r2, #0
 8006642:	d1cb      	bne.n	80065dc <quorem+0x94>
 8006644:	3c01      	subs	r4, #1
 8006646:	e7c6      	b.n	80065d6 <quorem+0x8e>
 8006648:	6812      	ldr	r2, [r2, #0]
 800664a:	3b04      	subs	r3, #4
 800664c:	2a00      	cmp	r2, #0
 800664e:	d1ef      	bne.n	8006630 <quorem+0xe8>
 8006650:	3c01      	subs	r4, #1
 8006652:	e7ea      	b.n	800662a <quorem+0xe2>
 8006654:	2000      	movs	r0, #0
 8006656:	e7ee      	b.n	8006636 <quorem+0xee>

08006658 <_dtoa_r>:
 8006658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800665c:	69c7      	ldr	r7, [r0, #28]
 800665e:	b097      	sub	sp, #92	@ 0x5c
 8006660:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006664:	ec55 4b10 	vmov	r4, r5, d0
 8006668:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800666a:	9107      	str	r1, [sp, #28]
 800666c:	4681      	mov	r9, r0
 800666e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006670:	9311      	str	r3, [sp, #68]	@ 0x44
 8006672:	b97f      	cbnz	r7, 8006694 <_dtoa_r+0x3c>
 8006674:	2010      	movs	r0, #16
 8006676:	f000 fe09 	bl	800728c <malloc>
 800667a:	4602      	mov	r2, r0
 800667c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006680:	b920      	cbnz	r0, 800668c <_dtoa_r+0x34>
 8006682:	4ba9      	ldr	r3, [pc, #676]	@ (8006928 <_dtoa_r+0x2d0>)
 8006684:	21ef      	movs	r1, #239	@ 0xef
 8006686:	48a9      	ldr	r0, [pc, #676]	@ (800692c <_dtoa_r+0x2d4>)
 8006688:	f002 fd86 	bl	8009198 <__assert_func>
 800668c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006690:	6007      	str	r7, [r0, #0]
 8006692:	60c7      	str	r7, [r0, #12]
 8006694:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006698:	6819      	ldr	r1, [r3, #0]
 800669a:	b159      	cbz	r1, 80066b4 <_dtoa_r+0x5c>
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	604a      	str	r2, [r1, #4]
 80066a0:	2301      	movs	r3, #1
 80066a2:	4093      	lsls	r3, r2
 80066a4:	608b      	str	r3, [r1, #8]
 80066a6:	4648      	mov	r0, r9
 80066a8:	f000 fee6 	bl	8007478 <_Bfree>
 80066ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80066b0:	2200      	movs	r2, #0
 80066b2:	601a      	str	r2, [r3, #0]
 80066b4:	1e2b      	subs	r3, r5, #0
 80066b6:	bfb9      	ittee	lt
 80066b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80066bc:	9305      	strlt	r3, [sp, #20]
 80066be:	2300      	movge	r3, #0
 80066c0:	6033      	strge	r3, [r6, #0]
 80066c2:	9f05      	ldr	r7, [sp, #20]
 80066c4:	4b9a      	ldr	r3, [pc, #616]	@ (8006930 <_dtoa_r+0x2d8>)
 80066c6:	bfbc      	itt	lt
 80066c8:	2201      	movlt	r2, #1
 80066ca:	6032      	strlt	r2, [r6, #0]
 80066cc:	43bb      	bics	r3, r7
 80066ce:	d112      	bne.n	80066f6 <_dtoa_r+0x9e>
 80066d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80066d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80066dc:	4323      	orrs	r3, r4
 80066de:	f000 855a 	beq.w	8007196 <_dtoa_r+0xb3e>
 80066e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006944 <_dtoa_r+0x2ec>
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 855c 	beq.w	80071a6 <_dtoa_r+0xb4e>
 80066ee:	f10a 0303 	add.w	r3, sl, #3
 80066f2:	f000 bd56 	b.w	80071a2 <_dtoa_r+0xb4a>
 80066f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80066fa:	2200      	movs	r2, #0
 80066fc:	ec51 0b17 	vmov	r0, r1, d7
 8006700:	2300      	movs	r3, #0
 8006702:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006706:	f7fa f9ff 	bl	8000b08 <__aeabi_dcmpeq>
 800670a:	4680      	mov	r8, r0
 800670c:	b158      	cbz	r0, 8006726 <_dtoa_r+0xce>
 800670e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006710:	2301      	movs	r3, #1
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006716:	b113      	cbz	r3, 800671e <_dtoa_r+0xc6>
 8006718:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800671a:	4b86      	ldr	r3, [pc, #536]	@ (8006934 <_dtoa_r+0x2dc>)
 800671c:	6013      	str	r3, [r2, #0]
 800671e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006948 <_dtoa_r+0x2f0>
 8006722:	f000 bd40 	b.w	80071a6 <_dtoa_r+0xb4e>
 8006726:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800672a:	aa14      	add	r2, sp, #80	@ 0x50
 800672c:	a915      	add	r1, sp, #84	@ 0x54
 800672e:	4648      	mov	r0, r9
 8006730:	f001 fa3e 	bl	8007bb0 <__d2b>
 8006734:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006738:	9002      	str	r0, [sp, #8]
 800673a:	2e00      	cmp	r6, #0
 800673c:	d078      	beq.n	8006830 <_dtoa_r+0x1d8>
 800673e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006740:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006748:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800674c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006750:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006754:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006758:	4619      	mov	r1, r3
 800675a:	2200      	movs	r2, #0
 800675c:	4b76      	ldr	r3, [pc, #472]	@ (8006938 <_dtoa_r+0x2e0>)
 800675e:	f7f9 fdb3 	bl	80002c8 <__aeabi_dsub>
 8006762:	a36b      	add	r3, pc, #428	@ (adr r3, 8006910 <_dtoa_r+0x2b8>)
 8006764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006768:	f7f9 ff66 	bl	8000638 <__aeabi_dmul>
 800676c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006918 <_dtoa_r+0x2c0>)
 800676e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006772:	f7f9 fdab 	bl	80002cc <__adddf3>
 8006776:	4604      	mov	r4, r0
 8006778:	4630      	mov	r0, r6
 800677a:	460d      	mov	r5, r1
 800677c:	f7f9 fef2 	bl	8000564 <__aeabi_i2d>
 8006780:	a367      	add	r3, pc, #412	@ (adr r3, 8006920 <_dtoa_r+0x2c8>)
 8006782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006786:	f7f9 ff57 	bl	8000638 <__aeabi_dmul>
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	4620      	mov	r0, r4
 8006790:	4629      	mov	r1, r5
 8006792:	f7f9 fd9b 	bl	80002cc <__adddf3>
 8006796:	4604      	mov	r4, r0
 8006798:	460d      	mov	r5, r1
 800679a:	f7fa f9fd 	bl	8000b98 <__aeabi_d2iz>
 800679e:	2200      	movs	r2, #0
 80067a0:	4607      	mov	r7, r0
 80067a2:	2300      	movs	r3, #0
 80067a4:	4620      	mov	r0, r4
 80067a6:	4629      	mov	r1, r5
 80067a8:	f7fa f9b8 	bl	8000b1c <__aeabi_dcmplt>
 80067ac:	b140      	cbz	r0, 80067c0 <_dtoa_r+0x168>
 80067ae:	4638      	mov	r0, r7
 80067b0:	f7f9 fed8 	bl	8000564 <__aeabi_i2d>
 80067b4:	4622      	mov	r2, r4
 80067b6:	462b      	mov	r3, r5
 80067b8:	f7fa f9a6 	bl	8000b08 <__aeabi_dcmpeq>
 80067bc:	b900      	cbnz	r0, 80067c0 <_dtoa_r+0x168>
 80067be:	3f01      	subs	r7, #1
 80067c0:	2f16      	cmp	r7, #22
 80067c2:	d852      	bhi.n	800686a <_dtoa_r+0x212>
 80067c4:	4b5d      	ldr	r3, [pc, #372]	@ (800693c <_dtoa_r+0x2e4>)
 80067c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067d2:	f7fa f9a3 	bl	8000b1c <__aeabi_dcmplt>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	d049      	beq.n	800686e <_dtoa_r+0x216>
 80067da:	3f01      	subs	r7, #1
 80067dc:	2300      	movs	r3, #0
 80067de:	9310      	str	r3, [sp, #64]	@ 0x40
 80067e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067e2:	1b9b      	subs	r3, r3, r6
 80067e4:	1e5a      	subs	r2, r3, #1
 80067e6:	bf45      	ittet	mi
 80067e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80067ec:	9300      	strmi	r3, [sp, #0]
 80067ee:	2300      	movpl	r3, #0
 80067f0:	2300      	movmi	r3, #0
 80067f2:	9206      	str	r2, [sp, #24]
 80067f4:	bf54      	ite	pl
 80067f6:	9300      	strpl	r3, [sp, #0]
 80067f8:	9306      	strmi	r3, [sp, #24]
 80067fa:	2f00      	cmp	r7, #0
 80067fc:	db39      	blt.n	8006872 <_dtoa_r+0x21a>
 80067fe:	9b06      	ldr	r3, [sp, #24]
 8006800:	970d      	str	r7, [sp, #52]	@ 0x34
 8006802:	443b      	add	r3, r7
 8006804:	9306      	str	r3, [sp, #24]
 8006806:	2300      	movs	r3, #0
 8006808:	9308      	str	r3, [sp, #32]
 800680a:	9b07      	ldr	r3, [sp, #28]
 800680c:	2b09      	cmp	r3, #9
 800680e:	d863      	bhi.n	80068d8 <_dtoa_r+0x280>
 8006810:	2b05      	cmp	r3, #5
 8006812:	bfc4      	itt	gt
 8006814:	3b04      	subgt	r3, #4
 8006816:	9307      	strgt	r3, [sp, #28]
 8006818:	9b07      	ldr	r3, [sp, #28]
 800681a:	f1a3 0302 	sub.w	r3, r3, #2
 800681e:	bfcc      	ite	gt
 8006820:	2400      	movgt	r4, #0
 8006822:	2401      	movle	r4, #1
 8006824:	2b03      	cmp	r3, #3
 8006826:	d863      	bhi.n	80068f0 <_dtoa_r+0x298>
 8006828:	e8df f003 	tbb	[pc, r3]
 800682c:	2b375452 	.word	0x2b375452
 8006830:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006834:	441e      	add	r6, r3
 8006836:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800683a:	2b20      	cmp	r3, #32
 800683c:	bfc1      	itttt	gt
 800683e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006842:	409f      	lslgt	r7, r3
 8006844:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006848:	fa24 f303 	lsrgt.w	r3, r4, r3
 800684c:	bfd6      	itet	le
 800684e:	f1c3 0320 	rsble	r3, r3, #32
 8006852:	ea47 0003 	orrgt.w	r0, r7, r3
 8006856:	fa04 f003 	lslle.w	r0, r4, r3
 800685a:	f7f9 fe73 	bl	8000544 <__aeabi_ui2d>
 800685e:	2201      	movs	r2, #1
 8006860:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006864:	3e01      	subs	r6, #1
 8006866:	9212      	str	r2, [sp, #72]	@ 0x48
 8006868:	e776      	b.n	8006758 <_dtoa_r+0x100>
 800686a:	2301      	movs	r3, #1
 800686c:	e7b7      	b.n	80067de <_dtoa_r+0x186>
 800686e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006870:	e7b6      	b.n	80067e0 <_dtoa_r+0x188>
 8006872:	9b00      	ldr	r3, [sp, #0]
 8006874:	1bdb      	subs	r3, r3, r7
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	427b      	negs	r3, r7
 800687a:	9308      	str	r3, [sp, #32]
 800687c:	2300      	movs	r3, #0
 800687e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006880:	e7c3      	b.n	800680a <_dtoa_r+0x1b2>
 8006882:	2301      	movs	r3, #1
 8006884:	9309      	str	r3, [sp, #36]	@ 0x24
 8006886:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006888:	eb07 0b03 	add.w	fp, r7, r3
 800688c:	f10b 0301 	add.w	r3, fp, #1
 8006890:	2b01      	cmp	r3, #1
 8006892:	9303      	str	r3, [sp, #12]
 8006894:	bfb8      	it	lt
 8006896:	2301      	movlt	r3, #1
 8006898:	e006      	b.n	80068a8 <_dtoa_r+0x250>
 800689a:	2301      	movs	r3, #1
 800689c:	9309      	str	r3, [sp, #36]	@ 0x24
 800689e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	dd28      	ble.n	80068f6 <_dtoa_r+0x29e>
 80068a4:	469b      	mov	fp, r3
 80068a6:	9303      	str	r3, [sp, #12]
 80068a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80068ac:	2100      	movs	r1, #0
 80068ae:	2204      	movs	r2, #4
 80068b0:	f102 0514 	add.w	r5, r2, #20
 80068b4:	429d      	cmp	r5, r3
 80068b6:	d926      	bls.n	8006906 <_dtoa_r+0x2ae>
 80068b8:	6041      	str	r1, [r0, #4]
 80068ba:	4648      	mov	r0, r9
 80068bc:	f000 fd9c 	bl	80073f8 <_Balloc>
 80068c0:	4682      	mov	sl, r0
 80068c2:	2800      	cmp	r0, #0
 80068c4:	d142      	bne.n	800694c <_dtoa_r+0x2f4>
 80068c6:	4b1e      	ldr	r3, [pc, #120]	@ (8006940 <_dtoa_r+0x2e8>)
 80068c8:	4602      	mov	r2, r0
 80068ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80068ce:	e6da      	b.n	8006686 <_dtoa_r+0x2e>
 80068d0:	2300      	movs	r3, #0
 80068d2:	e7e3      	b.n	800689c <_dtoa_r+0x244>
 80068d4:	2300      	movs	r3, #0
 80068d6:	e7d5      	b.n	8006884 <_dtoa_r+0x22c>
 80068d8:	2401      	movs	r4, #1
 80068da:	2300      	movs	r3, #0
 80068dc:	9307      	str	r3, [sp, #28]
 80068de:	9409      	str	r4, [sp, #36]	@ 0x24
 80068e0:	f04f 3bff 	mov.w	fp, #4294967295
 80068e4:	2200      	movs	r2, #0
 80068e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80068ea:	2312      	movs	r3, #18
 80068ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80068ee:	e7db      	b.n	80068a8 <_dtoa_r+0x250>
 80068f0:	2301      	movs	r3, #1
 80068f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80068f4:	e7f4      	b.n	80068e0 <_dtoa_r+0x288>
 80068f6:	f04f 0b01 	mov.w	fp, #1
 80068fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80068fe:	465b      	mov	r3, fp
 8006900:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006904:	e7d0      	b.n	80068a8 <_dtoa_r+0x250>
 8006906:	3101      	adds	r1, #1
 8006908:	0052      	lsls	r2, r2, #1
 800690a:	e7d1      	b.n	80068b0 <_dtoa_r+0x258>
 800690c:	f3af 8000 	nop.w
 8006910:	636f4361 	.word	0x636f4361
 8006914:	3fd287a7 	.word	0x3fd287a7
 8006918:	8b60c8b3 	.word	0x8b60c8b3
 800691c:	3fc68a28 	.word	0x3fc68a28
 8006920:	509f79fb 	.word	0x509f79fb
 8006924:	3fd34413 	.word	0x3fd34413
 8006928:	08009c47 	.word	0x08009c47
 800692c:	08009c5e 	.word	0x08009c5e
 8006930:	7ff00000 	.word	0x7ff00000
 8006934:	08009c12 	.word	0x08009c12
 8006938:	3ff80000 	.word	0x3ff80000
 800693c:	08009e10 	.word	0x08009e10
 8006940:	08009cb6 	.word	0x08009cb6
 8006944:	08009c43 	.word	0x08009c43
 8006948:	08009c11 	.word	0x08009c11
 800694c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006950:	6018      	str	r0, [r3, #0]
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	2b0e      	cmp	r3, #14
 8006956:	f200 80a1 	bhi.w	8006a9c <_dtoa_r+0x444>
 800695a:	2c00      	cmp	r4, #0
 800695c:	f000 809e 	beq.w	8006a9c <_dtoa_r+0x444>
 8006960:	2f00      	cmp	r7, #0
 8006962:	dd33      	ble.n	80069cc <_dtoa_r+0x374>
 8006964:	4b9c      	ldr	r3, [pc, #624]	@ (8006bd8 <_dtoa_r+0x580>)
 8006966:	f007 020f 	and.w	r2, r7, #15
 800696a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800696e:	ed93 7b00 	vldr	d7, [r3]
 8006972:	05f8      	lsls	r0, r7, #23
 8006974:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006978:	ea4f 1427 	mov.w	r4, r7, asr #4
 800697c:	d516      	bpl.n	80069ac <_dtoa_r+0x354>
 800697e:	4b97      	ldr	r3, [pc, #604]	@ (8006bdc <_dtoa_r+0x584>)
 8006980:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006988:	f7f9 ff80 	bl	800088c <__aeabi_ddiv>
 800698c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006990:	f004 040f 	and.w	r4, r4, #15
 8006994:	2603      	movs	r6, #3
 8006996:	4d91      	ldr	r5, [pc, #580]	@ (8006bdc <_dtoa_r+0x584>)
 8006998:	b954      	cbnz	r4, 80069b0 <_dtoa_r+0x358>
 800699a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800699e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069a2:	f7f9 ff73 	bl	800088c <__aeabi_ddiv>
 80069a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069aa:	e028      	b.n	80069fe <_dtoa_r+0x3a6>
 80069ac:	2602      	movs	r6, #2
 80069ae:	e7f2      	b.n	8006996 <_dtoa_r+0x33e>
 80069b0:	07e1      	lsls	r1, r4, #31
 80069b2:	d508      	bpl.n	80069c6 <_dtoa_r+0x36e>
 80069b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069bc:	f7f9 fe3c 	bl	8000638 <__aeabi_dmul>
 80069c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069c4:	3601      	adds	r6, #1
 80069c6:	1064      	asrs	r4, r4, #1
 80069c8:	3508      	adds	r5, #8
 80069ca:	e7e5      	b.n	8006998 <_dtoa_r+0x340>
 80069cc:	f000 80af 	beq.w	8006b2e <_dtoa_r+0x4d6>
 80069d0:	427c      	negs	r4, r7
 80069d2:	4b81      	ldr	r3, [pc, #516]	@ (8006bd8 <_dtoa_r+0x580>)
 80069d4:	4d81      	ldr	r5, [pc, #516]	@ (8006bdc <_dtoa_r+0x584>)
 80069d6:	f004 020f 	and.w	r2, r4, #15
 80069da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069e6:	f7f9 fe27 	bl	8000638 <__aeabi_dmul>
 80069ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ee:	1124      	asrs	r4, r4, #4
 80069f0:	2300      	movs	r3, #0
 80069f2:	2602      	movs	r6, #2
 80069f4:	2c00      	cmp	r4, #0
 80069f6:	f040 808f 	bne.w	8006b18 <_dtoa_r+0x4c0>
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1d3      	bne.n	80069a6 <_dtoa_r+0x34e>
 80069fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 8094 	beq.w	8006b32 <_dtoa_r+0x4da>
 8006a0a:	4b75      	ldr	r3, [pc, #468]	@ (8006be0 <_dtoa_r+0x588>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4620      	mov	r0, r4
 8006a10:	4629      	mov	r1, r5
 8006a12:	f7fa f883 	bl	8000b1c <__aeabi_dcmplt>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	f000 808b 	beq.w	8006b32 <_dtoa_r+0x4da>
 8006a1c:	9b03      	ldr	r3, [sp, #12]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 8087 	beq.w	8006b32 <_dtoa_r+0x4da>
 8006a24:	f1bb 0f00 	cmp.w	fp, #0
 8006a28:	dd34      	ble.n	8006a94 <_dtoa_r+0x43c>
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	4b6d      	ldr	r3, [pc, #436]	@ (8006be4 <_dtoa_r+0x58c>)
 8006a2e:	2200      	movs	r2, #0
 8006a30:	4629      	mov	r1, r5
 8006a32:	f7f9 fe01 	bl	8000638 <__aeabi_dmul>
 8006a36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006a3e:	3601      	adds	r6, #1
 8006a40:	465c      	mov	r4, fp
 8006a42:	4630      	mov	r0, r6
 8006a44:	f7f9 fd8e 	bl	8000564 <__aeabi_i2d>
 8006a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a4c:	f7f9 fdf4 	bl	8000638 <__aeabi_dmul>
 8006a50:	4b65      	ldr	r3, [pc, #404]	@ (8006be8 <_dtoa_r+0x590>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	f7f9 fc3a 	bl	80002cc <__adddf3>
 8006a58:	4605      	mov	r5, r0
 8006a5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006a5e:	2c00      	cmp	r4, #0
 8006a60:	d16a      	bne.n	8006b38 <_dtoa_r+0x4e0>
 8006a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a66:	4b61      	ldr	r3, [pc, #388]	@ (8006bec <_dtoa_r+0x594>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f7f9 fc2d 	bl	80002c8 <__aeabi_dsub>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a76:	462a      	mov	r2, r5
 8006a78:	4633      	mov	r3, r6
 8006a7a:	f7fa f86d 	bl	8000b58 <__aeabi_dcmpgt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	f040 8298 	bne.w	8006fb4 <_dtoa_r+0x95c>
 8006a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a88:	462a      	mov	r2, r5
 8006a8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006a8e:	f7fa f845 	bl	8000b1c <__aeabi_dcmplt>
 8006a92:	bb38      	cbnz	r0, 8006ae4 <_dtoa_r+0x48c>
 8006a94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006a98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006a9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f2c0 8157 	blt.w	8006d52 <_dtoa_r+0x6fa>
 8006aa4:	2f0e      	cmp	r7, #14
 8006aa6:	f300 8154 	bgt.w	8006d52 <_dtoa_r+0x6fa>
 8006aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8006bd8 <_dtoa_r+0x580>)
 8006aac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ab0:	ed93 7b00 	vldr	d7, [r3]
 8006ab4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	ed8d 7b00 	vstr	d7, [sp]
 8006abc:	f280 80e5 	bge.w	8006c8a <_dtoa_r+0x632>
 8006ac0:	9b03      	ldr	r3, [sp, #12]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f300 80e1 	bgt.w	8006c8a <_dtoa_r+0x632>
 8006ac8:	d10c      	bne.n	8006ae4 <_dtoa_r+0x48c>
 8006aca:	4b48      	ldr	r3, [pc, #288]	@ (8006bec <_dtoa_r+0x594>)
 8006acc:	2200      	movs	r2, #0
 8006ace:	ec51 0b17 	vmov	r0, r1, d7
 8006ad2:	f7f9 fdb1 	bl	8000638 <__aeabi_dmul>
 8006ad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ada:	f7fa f833 	bl	8000b44 <__aeabi_dcmpge>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	f000 8266 	beq.w	8006fb0 <_dtoa_r+0x958>
 8006ae4:	2400      	movs	r4, #0
 8006ae6:	4625      	mov	r5, r4
 8006ae8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006aea:	4656      	mov	r6, sl
 8006aec:	ea6f 0803 	mvn.w	r8, r3
 8006af0:	2700      	movs	r7, #0
 8006af2:	4621      	mov	r1, r4
 8006af4:	4648      	mov	r0, r9
 8006af6:	f000 fcbf 	bl	8007478 <_Bfree>
 8006afa:	2d00      	cmp	r5, #0
 8006afc:	f000 80bd 	beq.w	8006c7a <_dtoa_r+0x622>
 8006b00:	b12f      	cbz	r7, 8006b0e <_dtoa_r+0x4b6>
 8006b02:	42af      	cmp	r7, r5
 8006b04:	d003      	beq.n	8006b0e <_dtoa_r+0x4b6>
 8006b06:	4639      	mov	r1, r7
 8006b08:	4648      	mov	r0, r9
 8006b0a:	f000 fcb5 	bl	8007478 <_Bfree>
 8006b0e:	4629      	mov	r1, r5
 8006b10:	4648      	mov	r0, r9
 8006b12:	f000 fcb1 	bl	8007478 <_Bfree>
 8006b16:	e0b0      	b.n	8006c7a <_dtoa_r+0x622>
 8006b18:	07e2      	lsls	r2, r4, #31
 8006b1a:	d505      	bpl.n	8006b28 <_dtoa_r+0x4d0>
 8006b1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b20:	f7f9 fd8a 	bl	8000638 <__aeabi_dmul>
 8006b24:	3601      	adds	r6, #1
 8006b26:	2301      	movs	r3, #1
 8006b28:	1064      	asrs	r4, r4, #1
 8006b2a:	3508      	adds	r5, #8
 8006b2c:	e762      	b.n	80069f4 <_dtoa_r+0x39c>
 8006b2e:	2602      	movs	r6, #2
 8006b30:	e765      	b.n	80069fe <_dtoa_r+0x3a6>
 8006b32:	9c03      	ldr	r4, [sp, #12]
 8006b34:	46b8      	mov	r8, r7
 8006b36:	e784      	b.n	8006a42 <_dtoa_r+0x3ea>
 8006b38:	4b27      	ldr	r3, [pc, #156]	@ (8006bd8 <_dtoa_r+0x580>)
 8006b3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b44:	4454      	add	r4, sl
 8006b46:	2900      	cmp	r1, #0
 8006b48:	d054      	beq.n	8006bf4 <_dtoa_r+0x59c>
 8006b4a:	4929      	ldr	r1, [pc, #164]	@ (8006bf0 <_dtoa_r+0x598>)
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	f7f9 fe9d 	bl	800088c <__aeabi_ddiv>
 8006b52:	4633      	mov	r3, r6
 8006b54:	462a      	mov	r2, r5
 8006b56:	f7f9 fbb7 	bl	80002c8 <__aeabi_dsub>
 8006b5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b5e:	4656      	mov	r6, sl
 8006b60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b64:	f7fa f818 	bl	8000b98 <__aeabi_d2iz>
 8006b68:	4605      	mov	r5, r0
 8006b6a:	f7f9 fcfb 	bl	8000564 <__aeabi_i2d>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	460b      	mov	r3, r1
 8006b72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b76:	f7f9 fba7 	bl	80002c8 <__aeabi_dsub>
 8006b7a:	3530      	adds	r5, #48	@ 0x30
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b84:	f806 5b01 	strb.w	r5, [r6], #1
 8006b88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b8c:	f7f9 ffc6 	bl	8000b1c <__aeabi_dcmplt>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	d172      	bne.n	8006c7a <_dtoa_r+0x622>
 8006b94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b98:	4911      	ldr	r1, [pc, #68]	@ (8006be0 <_dtoa_r+0x588>)
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	f7f9 fb94 	bl	80002c8 <__aeabi_dsub>
 8006ba0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ba4:	f7f9 ffba 	bl	8000b1c <__aeabi_dcmplt>
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	f040 80b4 	bne.w	8006d16 <_dtoa_r+0x6be>
 8006bae:	42a6      	cmp	r6, r4
 8006bb0:	f43f af70 	beq.w	8006a94 <_dtoa_r+0x43c>
 8006bb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006be4 <_dtoa_r+0x58c>)
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f7f9 fd3c 	bl	8000638 <__aeabi_dmul>
 8006bc0:	4b08      	ldr	r3, [pc, #32]	@ (8006be4 <_dtoa_r+0x58c>)
 8006bc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bcc:	f7f9 fd34 	bl	8000638 <__aeabi_dmul>
 8006bd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bd4:	e7c4      	b.n	8006b60 <_dtoa_r+0x508>
 8006bd6:	bf00      	nop
 8006bd8:	08009e10 	.word	0x08009e10
 8006bdc:	08009de8 	.word	0x08009de8
 8006be0:	3ff00000 	.word	0x3ff00000
 8006be4:	40240000 	.word	0x40240000
 8006be8:	401c0000 	.word	0x401c0000
 8006bec:	40140000 	.word	0x40140000
 8006bf0:	3fe00000 	.word	0x3fe00000
 8006bf4:	4631      	mov	r1, r6
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f7f9 fd1e 	bl	8000638 <__aeabi_dmul>
 8006bfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006c02:	4656      	mov	r6, sl
 8006c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c08:	f7f9 ffc6 	bl	8000b98 <__aeabi_d2iz>
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	f7f9 fca9 	bl	8000564 <__aeabi_i2d>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c1a:	f7f9 fb55 	bl	80002c8 <__aeabi_dsub>
 8006c1e:	3530      	adds	r5, #48	@ 0x30
 8006c20:	f806 5b01 	strb.w	r5, [r6], #1
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	42a6      	cmp	r6, r4
 8006c2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c2e:	f04f 0200 	mov.w	r2, #0
 8006c32:	d124      	bne.n	8006c7e <_dtoa_r+0x626>
 8006c34:	4baf      	ldr	r3, [pc, #700]	@ (8006ef4 <_dtoa_r+0x89c>)
 8006c36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c3a:	f7f9 fb47 	bl	80002cc <__adddf3>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c46:	f7f9 ff87 	bl	8000b58 <__aeabi_dcmpgt>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d163      	bne.n	8006d16 <_dtoa_r+0x6be>
 8006c4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c52:	49a8      	ldr	r1, [pc, #672]	@ (8006ef4 <_dtoa_r+0x89c>)
 8006c54:	2000      	movs	r0, #0
 8006c56:	f7f9 fb37 	bl	80002c8 <__aeabi_dsub>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c62:	f7f9 ff5b 	bl	8000b1c <__aeabi_dcmplt>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	f43f af14 	beq.w	8006a94 <_dtoa_r+0x43c>
 8006c6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006c6e:	1e73      	subs	r3, r6, #1
 8006c70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c76:	2b30      	cmp	r3, #48	@ 0x30
 8006c78:	d0f8      	beq.n	8006c6c <_dtoa_r+0x614>
 8006c7a:	4647      	mov	r7, r8
 8006c7c:	e03b      	b.n	8006cf6 <_dtoa_r+0x69e>
 8006c7e:	4b9e      	ldr	r3, [pc, #632]	@ (8006ef8 <_dtoa_r+0x8a0>)
 8006c80:	f7f9 fcda 	bl	8000638 <__aeabi_dmul>
 8006c84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c88:	e7bc      	b.n	8006c04 <_dtoa_r+0x5ac>
 8006c8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006c8e:	4656      	mov	r6, sl
 8006c90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c94:	4620      	mov	r0, r4
 8006c96:	4629      	mov	r1, r5
 8006c98:	f7f9 fdf8 	bl	800088c <__aeabi_ddiv>
 8006c9c:	f7f9 ff7c 	bl	8000b98 <__aeabi_d2iz>
 8006ca0:	4680      	mov	r8, r0
 8006ca2:	f7f9 fc5f 	bl	8000564 <__aeabi_i2d>
 8006ca6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006caa:	f7f9 fcc5 	bl	8000638 <__aeabi_dmul>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006cba:	f7f9 fb05 	bl	80002c8 <__aeabi_dsub>
 8006cbe:	f806 4b01 	strb.w	r4, [r6], #1
 8006cc2:	9d03      	ldr	r5, [sp, #12]
 8006cc4:	eba6 040a 	sub.w	r4, r6, sl
 8006cc8:	42a5      	cmp	r5, r4
 8006cca:	4602      	mov	r2, r0
 8006ccc:	460b      	mov	r3, r1
 8006cce:	d133      	bne.n	8006d38 <_dtoa_r+0x6e0>
 8006cd0:	f7f9 fafc 	bl	80002cc <__adddf3>
 8006cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cd8:	4604      	mov	r4, r0
 8006cda:	460d      	mov	r5, r1
 8006cdc:	f7f9 ff3c 	bl	8000b58 <__aeabi_dcmpgt>
 8006ce0:	b9c0      	cbnz	r0, 8006d14 <_dtoa_r+0x6bc>
 8006ce2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	4629      	mov	r1, r5
 8006cea:	f7f9 ff0d 	bl	8000b08 <__aeabi_dcmpeq>
 8006cee:	b110      	cbz	r0, 8006cf6 <_dtoa_r+0x69e>
 8006cf0:	f018 0f01 	tst.w	r8, #1
 8006cf4:	d10e      	bne.n	8006d14 <_dtoa_r+0x6bc>
 8006cf6:	9902      	ldr	r1, [sp, #8]
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	f000 fbbd 	bl	8007478 <_Bfree>
 8006cfe:	2300      	movs	r3, #0
 8006d00:	7033      	strb	r3, [r6, #0]
 8006d02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d04:	3701      	adds	r7, #1
 8006d06:	601f      	str	r7, [r3, #0]
 8006d08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f000 824b 	beq.w	80071a6 <_dtoa_r+0xb4e>
 8006d10:	601e      	str	r6, [r3, #0]
 8006d12:	e248      	b.n	80071a6 <_dtoa_r+0xb4e>
 8006d14:	46b8      	mov	r8, r7
 8006d16:	4633      	mov	r3, r6
 8006d18:	461e      	mov	r6, r3
 8006d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d1e:	2a39      	cmp	r2, #57	@ 0x39
 8006d20:	d106      	bne.n	8006d30 <_dtoa_r+0x6d8>
 8006d22:	459a      	cmp	sl, r3
 8006d24:	d1f8      	bne.n	8006d18 <_dtoa_r+0x6c0>
 8006d26:	2230      	movs	r2, #48	@ 0x30
 8006d28:	f108 0801 	add.w	r8, r8, #1
 8006d2c:	f88a 2000 	strb.w	r2, [sl]
 8006d30:	781a      	ldrb	r2, [r3, #0]
 8006d32:	3201      	adds	r2, #1
 8006d34:	701a      	strb	r2, [r3, #0]
 8006d36:	e7a0      	b.n	8006c7a <_dtoa_r+0x622>
 8006d38:	4b6f      	ldr	r3, [pc, #444]	@ (8006ef8 <_dtoa_r+0x8a0>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f7f9 fc7c 	bl	8000638 <__aeabi_dmul>
 8006d40:	2200      	movs	r2, #0
 8006d42:	2300      	movs	r3, #0
 8006d44:	4604      	mov	r4, r0
 8006d46:	460d      	mov	r5, r1
 8006d48:	f7f9 fede 	bl	8000b08 <__aeabi_dcmpeq>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	d09f      	beq.n	8006c90 <_dtoa_r+0x638>
 8006d50:	e7d1      	b.n	8006cf6 <_dtoa_r+0x69e>
 8006d52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d54:	2a00      	cmp	r2, #0
 8006d56:	f000 80ea 	beq.w	8006f2e <_dtoa_r+0x8d6>
 8006d5a:	9a07      	ldr	r2, [sp, #28]
 8006d5c:	2a01      	cmp	r2, #1
 8006d5e:	f300 80cd 	bgt.w	8006efc <_dtoa_r+0x8a4>
 8006d62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006d64:	2a00      	cmp	r2, #0
 8006d66:	f000 80c1 	beq.w	8006eec <_dtoa_r+0x894>
 8006d6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d6e:	9c08      	ldr	r4, [sp, #32]
 8006d70:	9e00      	ldr	r6, [sp, #0]
 8006d72:	9a00      	ldr	r2, [sp, #0]
 8006d74:	441a      	add	r2, r3
 8006d76:	9200      	str	r2, [sp, #0]
 8006d78:	9a06      	ldr	r2, [sp, #24]
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	441a      	add	r2, r3
 8006d7e:	4648      	mov	r0, r9
 8006d80:	9206      	str	r2, [sp, #24]
 8006d82:	f000 fc77 	bl	8007674 <__i2b>
 8006d86:	4605      	mov	r5, r0
 8006d88:	b166      	cbz	r6, 8006da4 <_dtoa_r+0x74c>
 8006d8a:	9b06      	ldr	r3, [sp, #24]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	dd09      	ble.n	8006da4 <_dtoa_r+0x74c>
 8006d90:	42b3      	cmp	r3, r6
 8006d92:	9a00      	ldr	r2, [sp, #0]
 8006d94:	bfa8      	it	ge
 8006d96:	4633      	movge	r3, r6
 8006d98:	1ad2      	subs	r2, r2, r3
 8006d9a:	9200      	str	r2, [sp, #0]
 8006d9c:	9a06      	ldr	r2, [sp, #24]
 8006d9e:	1af6      	subs	r6, r6, r3
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	9306      	str	r3, [sp, #24]
 8006da4:	9b08      	ldr	r3, [sp, #32]
 8006da6:	b30b      	cbz	r3, 8006dec <_dtoa_r+0x794>
 8006da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f000 80c6 	beq.w	8006f3c <_dtoa_r+0x8e4>
 8006db0:	2c00      	cmp	r4, #0
 8006db2:	f000 80c0 	beq.w	8006f36 <_dtoa_r+0x8de>
 8006db6:	4629      	mov	r1, r5
 8006db8:	4622      	mov	r2, r4
 8006dba:	4648      	mov	r0, r9
 8006dbc:	f000 fd12 	bl	80077e4 <__pow5mult>
 8006dc0:	9a02      	ldr	r2, [sp, #8]
 8006dc2:	4601      	mov	r1, r0
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	4648      	mov	r0, r9
 8006dc8:	f000 fc6a 	bl	80076a0 <__multiply>
 8006dcc:	9902      	ldr	r1, [sp, #8]
 8006dce:	4680      	mov	r8, r0
 8006dd0:	4648      	mov	r0, r9
 8006dd2:	f000 fb51 	bl	8007478 <_Bfree>
 8006dd6:	9b08      	ldr	r3, [sp, #32]
 8006dd8:	1b1b      	subs	r3, r3, r4
 8006dda:	9308      	str	r3, [sp, #32]
 8006ddc:	f000 80b1 	beq.w	8006f42 <_dtoa_r+0x8ea>
 8006de0:	9a08      	ldr	r2, [sp, #32]
 8006de2:	4641      	mov	r1, r8
 8006de4:	4648      	mov	r0, r9
 8006de6:	f000 fcfd 	bl	80077e4 <__pow5mult>
 8006dea:	9002      	str	r0, [sp, #8]
 8006dec:	2101      	movs	r1, #1
 8006dee:	4648      	mov	r0, r9
 8006df0:	f000 fc40 	bl	8007674 <__i2b>
 8006df4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006df6:	4604      	mov	r4, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 81d8 	beq.w	80071ae <_dtoa_r+0xb56>
 8006dfe:	461a      	mov	r2, r3
 8006e00:	4601      	mov	r1, r0
 8006e02:	4648      	mov	r0, r9
 8006e04:	f000 fcee 	bl	80077e4 <__pow5mult>
 8006e08:	9b07      	ldr	r3, [sp, #28]
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	f300 809f 	bgt.w	8006f50 <_dtoa_r+0x8f8>
 8006e12:	9b04      	ldr	r3, [sp, #16]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f040 8097 	bne.w	8006f48 <_dtoa_r+0x8f0>
 8006e1a:	9b05      	ldr	r3, [sp, #20]
 8006e1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f040 8093 	bne.w	8006f4c <_dtoa_r+0x8f4>
 8006e26:	9b05      	ldr	r3, [sp, #20]
 8006e28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e2c:	0d1b      	lsrs	r3, r3, #20
 8006e2e:	051b      	lsls	r3, r3, #20
 8006e30:	b133      	cbz	r3, 8006e40 <_dtoa_r+0x7e8>
 8006e32:	9b00      	ldr	r3, [sp, #0]
 8006e34:	3301      	adds	r3, #1
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	9b06      	ldr	r3, [sp, #24]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	9306      	str	r3, [sp, #24]
 8006e3e:	2301      	movs	r3, #1
 8006e40:	9308      	str	r3, [sp, #32]
 8006e42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 81b8 	beq.w	80071ba <_dtoa_r+0xb62>
 8006e4a:	6923      	ldr	r3, [r4, #16]
 8006e4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e50:	6918      	ldr	r0, [r3, #16]
 8006e52:	f000 fbc3 	bl	80075dc <__hi0bits>
 8006e56:	f1c0 0020 	rsb	r0, r0, #32
 8006e5a:	9b06      	ldr	r3, [sp, #24]
 8006e5c:	4418      	add	r0, r3
 8006e5e:	f010 001f 	ands.w	r0, r0, #31
 8006e62:	f000 8082 	beq.w	8006f6a <_dtoa_r+0x912>
 8006e66:	f1c0 0320 	rsb	r3, r0, #32
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	dd73      	ble.n	8006f56 <_dtoa_r+0x8fe>
 8006e6e:	9b00      	ldr	r3, [sp, #0]
 8006e70:	f1c0 001c 	rsb	r0, r0, #28
 8006e74:	4403      	add	r3, r0
 8006e76:	9300      	str	r3, [sp, #0]
 8006e78:	9b06      	ldr	r3, [sp, #24]
 8006e7a:	4403      	add	r3, r0
 8006e7c:	4406      	add	r6, r0
 8006e7e:	9306      	str	r3, [sp, #24]
 8006e80:	9b00      	ldr	r3, [sp, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	dd05      	ble.n	8006e92 <_dtoa_r+0x83a>
 8006e86:	9902      	ldr	r1, [sp, #8]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4648      	mov	r0, r9
 8006e8c:	f000 fd04 	bl	8007898 <__lshift>
 8006e90:	9002      	str	r0, [sp, #8]
 8006e92:	9b06      	ldr	r3, [sp, #24]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	dd05      	ble.n	8006ea4 <_dtoa_r+0x84c>
 8006e98:	4621      	mov	r1, r4
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	4648      	mov	r0, r9
 8006e9e:	f000 fcfb 	bl	8007898 <__lshift>
 8006ea2:	4604      	mov	r4, r0
 8006ea4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d061      	beq.n	8006f6e <_dtoa_r+0x916>
 8006eaa:	9802      	ldr	r0, [sp, #8]
 8006eac:	4621      	mov	r1, r4
 8006eae:	f000 fd5f 	bl	8007970 <__mcmp>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	da5b      	bge.n	8006f6e <_dtoa_r+0x916>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	9902      	ldr	r1, [sp, #8]
 8006eba:	220a      	movs	r2, #10
 8006ebc:	4648      	mov	r0, r9
 8006ebe:	f000 fafd 	bl	80074bc <__multadd>
 8006ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	f107 38ff 	add.w	r8, r7, #4294967295
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f000 8177 	beq.w	80071be <_dtoa_r+0xb66>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	220a      	movs	r2, #10
 8006ed6:	4648      	mov	r0, r9
 8006ed8:	f000 faf0 	bl	80074bc <__multadd>
 8006edc:	f1bb 0f00 	cmp.w	fp, #0
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	dc6f      	bgt.n	8006fc4 <_dtoa_r+0x96c>
 8006ee4:	9b07      	ldr	r3, [sp, #28]
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	dc49      	bgt.n	8006f7e <_dtoa_r+0x926>
 8006eea:	e06b      	b.n	8006fc4 <_dtoa_r+0x96c>
 8006eec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006eee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ef2:	e73c      	b.n	8006d6e <_dtoa_r+0x716>
 8006ef4:	3fe00000 	.word	0x3fe00000
 8006ef8:	40240000 	.word	0x40240000
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	1e5c      	subs	r4, r3, #1
 8006f00:	9b08      	ldr	r3, [sp, #32]
 8006f02:	42a3      	cmp	r3, r4
 8006f04:	db09      	blt.n	8006f1a <_dtoa_r+0x8c2>
 8006f06:	1b1c      	subs	r4, r3, r4
 8006f08:	9b03      	ldr	r3, [sp, #12]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f6bf af30 	bge.w	8006d70 <_dtoa_r+0x718>
 8006f10:	9b00      	ldr	r3, [sp, #0]
 8006f12:	9a03      	ldr	r2, [sp, #12]
 8006f14:	1a9e      	subs	r6, r3, r2
 8006f16:	2300      	movs	r3, #0
 8006f18:	e72b      	b.n	8006d72 <_dtoa_r+0x71a>
 8006f1a:	9b08      	ldr	r3, [sp, #32]
 8006f1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f1e:	9408      	str	r4, [sp, #32]
 8006f20:	1ae3      	subs	r3, r4, r3
 8006f22:	441a      	add	r2, r3
 8006f24:	9e00      	ldr	r6, [sp, #0]
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	920d      	str	r2, [sp, #52]	@ 0x34
 8006f2a:	2400      	movs	r4, #0
 8006f2c:	e721      	b.n	8006d72 <_dtoa_r+0x71a>
 8006f2e:	9c08      	ldr	r4, [sp, #32]
 8006f30:	9e00      	ldr	r6, [sp, #0]
 8006f32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006f34:	e728      	b.n	8006d88 <_dtoa_r+0x730>
 8006f36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006f3a:	e751      	b.n	8006de0 <_dtoa_r+0x788>
 8006f3c:	9a08      	ldr	r2, [sp, #32]
 8006f3e:	9902      	ldr	r1, [sp, #8]
 8006f40:	e750      	b.n	8006de4 <_dtoa_r+0x78c>
 8006f42:	f8cd 8008 	str.w	r8, [sp, #8]
 8006f46:	e751      	b.n	8006dec <_dtoa_r+0x794>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	e779      	b.n	8006e40 <_dtoa_r+0x7e8>
 8006f4c:	9b04      	ldr	r3, [sp, #16]
 8006f4e:	e777      	b.n	8006e40 <_dtoa_r+0x7e8>
 8006f50:	2300      	movs	r3, #0
 8006f52:	9308      	str	r3, [sp, #32]
 8006f54:	e779      	b.n	8006e4a <_dtoa_r+0x7f2>
 8006f56:	d093      	beq.n	8006e80 <_dtoa_r+0x828>
 8006f58:	9a00      	ldr	r2, [sp, #0]
 8006f5a:	331c      	adds	r3, #28
 8006f5c:	441a      	add	r2, r3
 8006f5e:	9200      	str	r2, [sp, #0]
 8006f60:	9a06      	ldr	r2, [sp, #24]
 8006f62:	441a      	add	r2, r3
 8006f64:	441e      	add	r6, r3
 8006f66:	9206      	str	r2, [sp, #24]
 8006f68:	e78a      	b.n	8006e80 <_dtoa_r+0x828>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	e7f4      	b.n	8006f58 <_dtoa_r+0x900>
 8006f6e:	9b03      	ldr	r3, [sp, #12]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	46b8      	mov	r8, r7
 8006f74:	dc20      	bgt.n	8006fb8 <_dtoa_r+0x960>
 8006f76:	469b      	mov	fp, r3
 8006f78:	9b07      	ldr	r3, [sp, #28]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	dd1e      	ble.n	8006fbc <_dtoa_r+0x964>
 8006f7e:	f1bb 0f00 	cmp.w	fp, #0
 8006f82:	f47f adb1 	bne.w	8006ae8 <_dtoa_r+0x490>
 8006f86:	4621      	mov	r1, r4
 8006f88:	465b      	mov	r3, fp
 8006f8a:	2205      	movs	r2, #5
 8006f8c:	4648      	mov	r0, r9
 8006f8e:	f000 fa95 	bl	80074bc <__multadd>
 8006f92:	4601      	mov	r1, r0
 8006f94:	4604      	mov	r4, r0
 8006f96:	9802      	ldr	r0, [sp, #8]
 8006f98:	f000 fcea 	bl	8007970 <__mcmp>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	f77f ada3 	ble.w	8006ae8 <_dtoa_r+0x490>
 8006fa2:	4656      	mov	r6, sl
 8006fa4:	2331      	movs	r3, #49	@ 0x31
 8006fa6:	f806 3b01 	strb.w	r3, [r6], #1
 8006faa:	f108 0801 	add.w	r8, r8, #1
 8006fae:	e59f      	b.n	8006af0 <_dtoa_r+0x498>
 8006fb0:	9c03      	ldr	r4, [sp, #12]
 8006fb2:	46b8      	mov	r8, r7
 8006fb4:	4625      	mov	r5, r4
 8006fb6:	e7f4      	b.n	8006fa2 <_dtoa_r+0x94a>
 8006fb8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 8101 	beq.w	80071c6 <_dtoa_r+0xb6e>
 8006fc4:	2e00      	cmp	r6, #0
 8006fc6:	dd05      	ble.n	8006fd4 <_dtoa_r+0x97c>
 8006fc8:	4629      	mov	r1, r5
 8006fca:	4632      	mov	r2, r6
 8006fcc:	4648      	mov	r0, r9
 8006fce:	f000 fc63 	bl	8007898 <__lshift>
 8006fd2:	4605      	mov	r5, r0
 8006fd4:	9b08      	ldr	r3, [sp, #32]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d05c      	beq.n	8007094 <_dtoa_r+0xa3c>
 8006fda:	6869      	ldr	r1, [r5, #4]
 8006fdc:	4648      	mov	r0, r9
 8006fde:	f000 fa0b 	bl	80073f8 <_Balloc>
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	b928      	cbnz	r0, 8006ff2 <_dtoa_r+0x99a>
 8006fe6:	4b82      	ldr	r3, [pc, #520]	@ (80071f0 <_dtoa_r+0xb98>)
 8006fe8:	4602      	mov	r2, r0
 8006fea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006fee:	f7ff bb4a 	b.w	8006686 <_dtoa_r+0x2e>
 8006ff2:	692a      	ldr	r2, [r5, #16]
 8006ff4:	3202      	adds	r2, #2
 8006ff6:	0092      	lsls	r2, r2, #2
 8006ff8:	f105 010c 	add.w	r1, r5, #12
 8006ffc:	300c      	adds	r0, #12
 8006ffe:	f002 f8b3 	bl	8009168 <memcpy>
 8007002:	2201      	movs	r2, #1
 8007004:	4631      	mov	r1, r6
 8007006:	4648      	mov	r0, r9
 8007008:	f000 fc46 	bl	8007898 <__lshift>
 800700c:	f10a 0301 	add.w	r3, sl, #1
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	eb0a 030b 	add.w	r3, sl, fp
 8007016:	9308      	str	r3, [sp, #32]
 8007018:	9b04      	ldr	r3, [sp, #16]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	462f      	mov	r7, r5
 8007020:	9306      	str	r3, [sp, #24]
 8007022:	4605      	mov	r5, r0
 8007024:	9b00      	ldr	r3, [sp, #0]
 8007026:	9802      	ldr	r0, [sp, #8]
 8007028:	4621      	mov	r1, r4
 800702a:	f103 3bff 	add.w	fp, r3, #4294967295
 800702e:	f7ff fa8b 	bl	8006548 <quorem>
 8007032:	4603      	mov	r3, r0
 8007034:	3330      	adds	r3, #48	@ 0x30
 8007036:	9003      	str	r0, [sp, #12]
 8007038:	4639      	mov	r1, r7
 800703a:	9802      	ldr	r0, [sp, #8]
 800703c:	9309      	str	r3, [sp, #36]	@ 0x24
 800703e:	f000 fc97 	bl	8007970 <__mcmp>
 8007042:	462a      	mov	r2, r5
 8007044:	9004      	str	r0, [sp, #16]
 8007046:	4621      	mov	r1, r4
 8007048:	4648      	mov	r0, r9
 800704a:	f000 fcad 	bl	80079a8 <__mdiff>
 800704e:	68c2      	ldr	r2, [r0, #12]
 8007050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007052:	4606      	mov	r6, r0
 8007054:	bb02      	cbnz	r2, 8007098 <_dtoa_r+0xa40>
 8007056:	4601      	mov	r1, r0
 8007058:	9802      	ldr	r0, [sp, #8]
 800705a:	f000 fc89 	bl	8007970 <__mcmp>
 800705e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007060:	4602      	mov	r2, r0
 8007062:	4631      	mov	r1, r6
 8007064:	4648      	mov	r0, r9
 8007066:	920c      	str	r2, [sp, #48]	@ 0x30
 8007068:	9309      	str	r3, [sp, #36]	@ 0x24
 800706a:	f000 fa05 	bl	8007478 <_Bfree>
 800706e:	9b07      	ldr	r3, [sp, #28]
 8007070:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007072:	9e00      	ldr	r6, [sp, #0]
 8007074:	ea42 0103 	orr.w	r1, r2, r3
 8007078:	9b06      	ldr	r3, [sp, #24]
 800707a:	4319      	orrs	r1, r3
 800707c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707e:	d10d      	bne.n	800709c <_dtoa_r+0xa44>
 8007080:	2b39      	cmp	r3, #57	@ 0x39
 8007082:	d027      	beq.n	80070d4 <_dtoa_r+0xa7c>
 8007084:	9a04      	ldr	r2, [sp, #16]
 8007086:	2a00      	cmp	r2, #0
 8007088:	dd01      	ble.n	800708e <_dtoa_r+0xa36>
 800708a:	9b03      	ldr	r3, [sp, #12]
 800708c:	3331      	adds	r3, #49	@ 0x31
 800708e:	f88b 3000 	strb.w	r3, [fp]
 8007092:	e52e      	b.n	8006af2 <_dtoa_r+0x49a>
 8007094:	4628      	mov	r0, r5
 8007096:	e7b9      	b.n	800700c <_dtoa_r+0x9b4>
 8007098:	2201      	movs	r2, #1
 800709a:	e7e2      	b.n	8007062 <_dtoa_r+0xa0a>
 800709c:	9904      	ldr	r1, [sp, #16]
 800709e:	2900      	cmp	r1, #0
 80070a0:	db04      	blt.n	80070ac <_dtoa_r+0xa54>
 80070a2:	9807      	ldr	r0, [sp, #28]
 80070a4:	4301      	orrs	r1, r0
 80070a6:	9806      	ldr	r0, [sp, #24]
 80070a8:	4301      	orrs	r1, r0
 80070aa:	d120      	bne.n	80070ee <_dtoa_r+0xa96>
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	ddee      	ble.n	800708e <_dtoa_r+0xa36>
 80070b0:	9902      	ldr	r1, [sp, #8]
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	2201      	movs	r2, #1
 80070b6:	4648      	mov	r0, r9
 80070b8:	f000 fbee 	bl	8007898 <__lshift>
 80070bc:	4621      	mov	r1, r4
 80070be:	9002      	str	r0, [sp, #8]
 80070c0:	f000 fc56 	bl	8007970 <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	9b00      	ldr	r3, [sp, #0]
 80070c8:	dc02      	bgt.n	80070d0 <_dtoa_r+0xa78>
 80070ca:	d1e0      	bne.n	800708e <_dtoa_r+0xa36>
 80070cc:	07da      	lsls	r2, r3, #31
 80070ce:	d5de      	bpl.n	800708e <_dtoa_r+0xa36>
 80070d0:	2b39      	cmp	r3, #57	@ 0x39
 80070d2:	d1da      	bne.n	800708a <_dtoa_r+0xa32>
 80070d4:	2339      	movs	r3, #57	@ 0x39
 80070d6:	f88b 3000 	strb.w	r3, [fp]
 80070da:	4633      	mov	r3, r6
 80070dc:	461e      	mov	r6, r3
 80070de:	3b01      	subs	r3, #1
 80070e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80070e4:	2a39      	cmp	r2, #57	@ 0x39
 80070e6:	d04e      	beq.n	8007186 <_dtoa_r+0xb2e>
 80070e8:	3201      	adds	r2, #1
 80070ea:	701a      	strb	r2, [r3, #0]
 80070ec:	e501      	b.n	8006af2 <_dtoa_r+0x49a>
 80070ee:	2a00      	cmp	r2, #0
 80070f0:	dd03      	ble.n	80070fa <_dtoa_r+0xaa2>
 80070f2:	2b39      	cmp	r3, #57	@ 0x39
 80070f4:	d0ee      	beq.n	80070d4 <_dtoa_r+0xa7c>
 80070f6:	3301      	adds	r3, #1
 80070f8:	e7c9      	b.n	800708e <_dtoa_r+0xa36>
 80070fa:	9a00      	ldr	r2, [sp, #0]
 80070fc:	9908      	ldr	r1, [sp, #32]
 80070fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007102:	428a      	cmp	r2, r1
 8007104:	d028      	beq.n	8007158 <_dtoa_r+0xb00>
 8007106:	9902      	ldr	r1, [sp, #8]
 8007108:	2300      	movs	r3, #0
 800710a:	220a      	movs	r2, #10
 800710c:	4648      	mov	r0, r9
 800710e:	f000 f9d5 	bl	80074bc <__multadd>
 8007112:	42af      	cmp	r7, r5
 8007114:	9002      	str	r0, [sp, #8]
 8007116:	f04f 0300 	mov.w	r3, #0
 800711a:	f04f 020a 	mov.w	r2, #10
 800711e:	4639      	mov	r1, r7
 8007120:	4648      	mov	r0, r9
 8007122:	d107      	bne.n	8007134 <_dtoa_r+0xadc>
 8007124:	f000 f9ca 	bl	80074bc <__multadd>
 8007128:	4607      	mov	r7, r0
 800712a:	4605      	mov	r5, r0
 800712c:	9b00      	ldr	r3, [sp, #0]
 800712e:	3301      	adds	r3, #1
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	e777      	b.n	8007024 <_dtoa_r+0x9cc>
 8007134:	f000 f9c2 	bl	80074bc <__multadd>
 8007138:	4629      	mov	r1, r5
 800713a:	4607      	mov	r7, r0
 800713c:	2300      	movs	r3, #0
 800713e:	220a      	movs	r2, #10
 8007140:	4648      	mov	r0, r9
 8007142:	f000 f9bb 	bl	80074bc <__multadd>
 8007146:	4605      	mov	r5, r0
 8007148:	e7f0      	b.n	800712c <_dtoa_r+0xad4>
 800714a:	f1bb 0f00 	cmp.w	fp, #0
 800714e:	bfcc      	ite	gt
 8007150:	465e      	movgt	r6, fp
 8007152:	2601      	movle	r6, #1
 8007154:	4456      	add	r6, sl
 8007156:	2700      	movs	r7, #0
 8007158:	9902      	ldr	r1, [sp, #8]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	2201      	movs	r2, #1
 800715e:	4648      	mov	r0, r9
 8007160:	f000 fb9a 	bl	8007898 <__lshift>
 8007164:	4621      	mov	r1, r4
 8007166:	9002      	str	r0, [sp, #8]
 8007168:	f000 fc02 	bl	8007970 <__mcmp>
 800716c:	2800      	cmp	r0, #0
 800716e:	dcb4      	bgt.n	80070da <_dtoa_r+0xa82>
 8007170:	d102      	bne.n	8007178 <_dtoa_r+0xb20>
 8007172:	9b00      	ldr	r3, [sp, #0]
 8007174:	07db      	lsls	r3, r3, #31
 8007176:	d4b0      	bmi.n	80070da <_dtoa_r+0xa82>
 8007178:	4633      	mov	r3, r6
 800717a:	461e      	mov	r6, r3
 800717c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007180:	2a30      	cmp	r2, #48	@ 0x30
 8007182:	d0fa      	beq.n	800717a <_dtoa_r+0xb22>
 8007184:	e4b5      	b.n	8006af2 <_dtoa_r+0x49a>
 8007186:	459a      	cmp	sl, r3
 8007188:	d1a8      	bne.n	80070dc <_dtoa_r+0xa84>
 800718a:	2331      	movs	r3, #49	@ 0x31
 800718c:	f108 0801 	add.w	r8, r8, #1
 8007190:	f88a 3000 	strb.w	r3, [sl]
 8007194:	e4ad      	b.n	8006af2 <_dtoa_r+0x49a>
 8007196:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007198:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80071f4 <_dtoa_r+0xb9c>
 800719c:	b11b      	cbz	r3, 80071a6 <_dtoa_r+0xb4e>
 800719e:	f10a 0308 	add.w	r3, sl, #8
 80071a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80071a4:	6013      	str	r3, [r2, #0]
 80071a6:	4650      	mov	r0, sl
 80071a8:	b017      	add	sp, #92	@ 0x5c
 80071aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ae:	9b07      	ldr	r3, [sp, #28]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	f77f ae2e 	ble.w	8006e12 <_dtoa_r+0x7ba>
 80071b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071b8:	9308      	str	r3, [sp, #32]
 80071ba:	2001      	movs	r0, #1
 80071bc:	e64d      	b.n	8006e5a <_dtoa_r+0x802>
 80071be:	f1bb 0f00 	cmp.w	fp, #0
 80071c2:	f77f aed9 	ble.w	8006f78 <_dtoa_r+0x920>
 80071c6:	4656      	mov	r6, sl
 80071c8:	9802      	ldr	r0, [sp, #8]
 80071ca:	4621      	mov	r1, r4
 80071cc:	f7ff f9bc 	bl	8006548 <quorem>
 80071d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80071d4:	f806 3b01 	strb.w	r3, [r6], #1
 80071d8:	eba6 020a 	sub.w	r2, r6, sl
 80071dc:	4593      	cmp	fp, r2
 80071de:	ddb4      	ble.n	800714a <_dtoa_r+0xaf2>
 80071e0:	9902      	ldr	r1, [sp, #8]
 80071e2:	2300      	movs	r3, #0
 80071e4:	220a      	movs	r2, #10
 80071e6:	4648      	mov	r0, r9
 80071e8:	f000 f968 	bl	80074bc <__multadd>
 80071ec:	9002      	str	r0, [sp, #8]
 80071ee:	e7eb      	b.n	80071c8 <_dtoa_r+0xb70>
 80071f0:	08009cb6 	.word	0x08009cb6
 80071f4:	08009c3a 	.word	0x08009c3a

080071f8 <_free_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4605      	mov	r5, r0
 80071fc:	2900      	cmp	r1, #0
 80071fe:	d041      	beq.n	8007284 <_free_r+0x8c>
 8007200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007204:	1f0c      	subs	r4, r1, #4
 8007206:	2b00      	cmp	r3, #0
 8007208:	bfb8      	it	lt
 800720a:	18e4      	addlt	r4, r4, r3
 800720c:	f000 f8e8 	bl	80073e0 <__malloc_lock>
 8007210:	4a1d      	ldr	r2, [pc, #116]	@ (8007288 <_free_r+0x90>)
 8007212:	6813      	ldr	r3, [r2, #0]
 8007214:	b933      	cbnz	r3, 8007224 <_free_r+0x2c>
 8007216:	6063      	str	r3, [r4, #4]
 8007218:	6014      	str	r4, [r2, #0]
 800721a:	4628      	mov	r0, r5
 800721c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007220:	f000 b8e4 	b.w	80073ec <__malloc_unlock>
 8007224:	42a3      	cmp	r3, r4
 8007226:	d908      	bls.n	800723a <_free_r+0x42>
 8007228:	6820      	ldr	r0, [r4, #0]
 800722a:	1821      	adds	r1, r4, r0
 800722c:	428b      	cmp	r3, r1
 800722e:	bf01      	itttt	eq
 8007230:	6819      	ldreq	r1, [r3, #0]
 8007232:	685b      	ldreq	r3, [r3, #4]
 8007234:	1809      	addeq	r1, r1, r0
 8007236:	6021      	streq	r1, [r4, #0]
 8007238:	e7ed      	b.n	8007216 <_free_r+0x1e>
 800723a:	461a      	mov	r2, r3
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	b10b      	cbz	r3, 8007244 <_free_r+0x4c>
 8007240:	42a3      	cmp	r3, r4
 8007242:	d9fa      	bls.n	800723a <_free_r+0x42>
 8007244:	6811      	ldr	r1, [r2, #0]
 8007246:	1850      	adds	r0, r2, r1
 8007248:	42a0      	cmp	r0, r4
 800724a:	d10b      	bne.n	8007264 <_free_r+0x6c>
 800724c:	6820      	ldr	r0, [r4, #0]
 800724e:	4401      	add	r1, r0
 8007250:	1850      	adds	r0, r2, r1
 8007252:	4283      	cmp	r3, r0
 8007254:	6011      	str	r1, [r2, #0]
 8007256:	d1e0      	bne.n	800721a <_free_r+0x22>
 8007258:	6818      	ldr	r0, [r3, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	6053      	str	r3, [r2, #4]
 800725e:	4408      	add	r0, r1
 8007260:	6010      	str	r0, [r2, #0]
 8007262:	e7da      	b.n	800721a <_free_r+0x22>
 8007264:	d902      	bls.n	800726c <_free_r+0x74>
 8007266:	230c      	movs	r3, #12
 8007268:	602b      	str	r3, [r5, #0]
 800726a:	e7d6      	b.n	800721a <_free_r+0x22>
 800726c:	6820      	ldr	r0, [r4, #0]
 800726e:	1821      	adds	r1, r4, r0
 8007270:	428b      	cmp	r3, r1
 8007272:	bf04      	itt	eq
 8007274:	6819      	ldreq	r1, [r3, #0]
 8007276:	685b      	ldreq	r3, [r3, #4]
 8007278:	6063      	str	r3, [r4, #4]
 800727a:	bf04      	itt	eq
 800727c:	1809      	addeq	r1, r1, r0
 800727e:	6021      	streq	r1, [r4, #0]
 8007280:	6054      	str	r4, [r2, #4]
 8007282:	e7ca      	b.n	800721a <_free_r+0x22>
 8007284:	bd38      	pop	{r3, r4, r5, pc}
 8007286:	bf00      	nop
 8007288:	20000580 	.word	0x20000580

0800728c <malloc>:
 800728c:	4b02      	ldr	r3, [pc, #8]	@ (8007298 <malloc+0xc>)
 800728e:	4601      	mov	r1, r0
 8007290:	6818      	ldr	r0, [r3, #0]
 8007292:	f000 b825 	b.w	80072e0 <_malloc_r>
 8007296:	bf00      	nop
 8007298:	20000018 	.word	0x20000018

0800729c <sbrk_aligned>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	4e0f      	ldr	r6, [pc, #60]	@ (80072dc <sbrk_aligned+0x40>)
 80072a0:	460c      	mov	r4, r1
 80072a2:	6831      	ldr	r1, [r6, #0]
 80072a4:	4605      	mov	r5, r0
 80072a6:	b911      	cbnz	r1, 80072ae <sbrk_aligned+0x12>
 80072a8:	f001 ff4e 	bl	8009148 <_sbrk_r>
 80072ac:	6030      	str	r0, [r6, #0]
 80072ae:	4621      	mov	r1, r4
 80072b0:	4628      	mov	r0, r5
 80072b2:	f001 ff49 	bl	8009148 <_sbrk_r>
 80072b6:	1c43      	adds	r3, r0, #1
 80072b8:	d103      	bne.n	80072c2 <sbrk_aligned+0x26>
 80072ba:	f04f 34ff 	mov.w	r4, #4294967295
 80072be:	4620      	mov	r0, r4
 80072c0:	bd70      	pop	{r4, r5, r6, pc}
 80072c2:	1cc4      	adds	r4, r0, #3
 80072c4:	f024 0403 	bic.w	r4, r4, #3
 80072c8:	42a0      	cmp	r0, r4
 80072ca:	d0f8      	beq.n	80072be <sbrk_aligned+0x22>
 80072cc:	1a21      	subs	r1, r4, r0
 80072ce:	4628      	mov	r0, r5
 80072d0:	f001 ff3a 	bl	8009148 <_sbrk_r>
 80072d4:	3001      	adds	r0, #1
 80072d6:	d1f2      	bne.n	80072be <sbrk_aligned+0x22>
 80072d8:	e7ef      	b.n	80072ba <sbrk_aligned+0x1e>
 80072da:	bf00      	nop
 80072dc:	2000057c 	.word	0x2000057c

080072e0 <_malloc_r>:
 80072e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e4:	1ccd      	adds	r5, r1, #3
 80072e6:	f025 0503 	bic.w	r5, r5, #3
 80072ea:	3508      	adds	r5, #8
 80072ec:	2d0c      	cmp	r5, #12
 80072ee:	bf38      	it	cc
 80072f0:	250c      	movcc	r5, #12
 80072f2:	2d00      	cmp	r5, #0
 80072f4:	4606      	mov	r6, r0
 80072f6:	db01      	blt.n	80072fc <_malloc_r+0x1c>
 80072f8:	42a9      	cmp	r1, r5
 80072fa:	d904      	bls.n	8007306 <_malloc_r+0x26>
 80072fc:	230c      	movs	r3, #12
 80072fe:	6033      	str	r3, [r6, #0]
 8007300:	2000      	movs	r0, #0
 8007302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007306:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073dc <_malloc_r+0xfc>
 800730a:	f000 f869 	bl	80073e0 <__malloc_lock>
 800730e:	f8d8 3000 	ldr.w	r3, [r8]
 8007312:	461c      	mov	r4, r3
 8007314:	bb44      	cbnz	r4, 8007368 <_malloc_r+0x88>
 8007316:	4629      	mov	r1, r5
 8007318:	4630      	mov	r0, r6
 800731a:	f7ff ffbf 	bl	800729c <sbrk_aligned>
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	4604      	mov	r4, r0
 8007322:	d158      	bne.n	80073d6 <_malloc_r+0xf6>
 8007324:	f8d8 4000 	ldr.w	r4, [r8]
 8007328:	4627      	mov	r7, r4
 800732a:	2f00      	cmp	r7, #0
 800732c:	d143      	bne.n	80073b6 <_malloc_r+0xd6>
 800732e:	2c00      	cmp	r4, #0
 8007330:	d04b      	beq.n	80073ca <_malloc_r+0xea>
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	4639      	mov	r1, r7
 8007336:	4630      	mov	r0, r6
 8007338:	eb04 0903 	add.w	r9, r4, r3
 800733c:	f001 ff04 	bl	8009148 <_sbrk_r>
 8007340:	4581      	cmp	r9, r0
 8007342:	d142      	bne.n	80073ca <_malloc_r+0xea>
 8007344:	6821      	ldr	r1, [r4, #0]
 8007346:	1a6d      	subs	r5, r5, r1
 8007348:	4629      	mov	r1, r5
 800734a:	4630      	mov	r0, r6
 800734c:	f7ff ffa6 	bl	800729c <sbrk_aligned>
 8007350:	3001      	adds	r0, #1
 8007352:	d03a      	beq.n	80073ca <_malloc_r+0xea>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	442b      	add	r3, r5
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	f8d8 3000 	ldr.w	r3, [r8]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	bb62      	cbnz	r2, 80073bc <_malloc_r+0xdc>
 8007362:	f8c8 7000 	str.w	r7, [r8]
 8007366:	e00f      	b.n	8007388 <_malloc_r+0xa8>
 8007368:	6822      	ldr	r2, [r4, #0]
 800736a:	1b52      	subs	r2, r2, r5
 800736c:	d420      	bmi.n	80073b0 <_malloc_r+0xd0>
 800736e:	2a0b      	cmp	r2, #11
 8007370:	d917      	bls.n	80073a2 <_malloc_r+0xc2>
 8007372:	1961      	adds	r1, r4, r5
 8007374:	42a3      	cmp	r3, r4
 8007376:	6025      	str	r5, [r4, #0]
 8007378:	bf18      	it	ne
 800737a:	6059      	strne	r1, [r3, #4]
 800737c:	6863      	ldr	r3, [r4, #4]
 800737e:	bf08      	it	eq
 8007380:	f8c8 1000 	streq.w	r1, [r8]
 8007384:	5162      	str	r2, [r4, r5]
 8007386:	604b      	str	r3, [r1, #4]
 8007388:	4630      	mov	r0, r6
 800738a:	f000 f82f 	bl	80073ec <__malloc_unlock>
 800738e:	f104 000b 	add.w	r0, r4, #11
 8007392:	1d23      	adds	r3, r4, #4
 8007394:	f020 0007 	bic.w	r0, r0, #7
 8007398:	1ac2      	subs	r2, r0, r3
 800739a:	bf1c      	itt	ne
 800739c:	1a1b      	subne	r3, r3, r0
 800739e:	50a3      	strne	r3, [r4, r2]
 80073a0:	e7af      	b.n	8007302 <_malloc_r+0x22>
 80073a2:	6862      	ldr	r2, [r4, #4]
 80073a4:	42a3      	cmp	r3, r4
 80073a6:	bf0c      	ite	eq
 80073a8:	f8c8 2000 	streq.w	r2, [r8]
 80073ac:	605a      	strne	r2, [r3, #4]
 80073ae:	e7eb      	b.n	8007388 <_malloc_r+0xa8>
 80073b0:	4623      	mov	r3, r4
 80073b2:	6864      	ldr	r4, [r4, #4]
 80073b4:	e7ae      	b.n	8007314 <_malloc_r+0x34>
 80073b6:	463c      	mov	r4, r7
 80073b8:	687f      	ldr	r7, [r7, #4]
 80073ba:	e7b6      	b.n	800732a <_malloc_r+0x4a>
 80073bc:	461a      	mov	r2, r3
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	42a3      	cmp	r3, r4
 80073c2:	d1fb      	bne.n	80073bc <_malloc_r+0xdc>
 80073c4:	2300      	movs	r3, #0
 80073c6:	6053      	str	r3, [r2, #4]
 80073c8:	e7de      	b.n	8007388 <_malloc_r+0xa8>
 80073ca:	230c      	movs	r3, #12
 80073cc:	6033      	str	r3, [r6, #0]
 80073ce:	4630      	mov	r0, r6
 80073d0:	f000 f80c 	bl	80073ec <__malloc_unlock>
 80073d4:	e794      	b.n	8007300 <_malloc_r+0x20>
 80073d6:	6005      	str	r5, [r0, #0]
 80073d8:	e7d6      	b.n	8007388 <_malloc_r+0xa8>
 80073da:	bf00      	nop
 80073dc:	20000580 	.word	0x20000580

080073e0 <__malloc_lock>:
 80073e0:	4801      	ldr	r0, [pc, #4]	@ (80073e8 <__malloc_lock+0x8>)
 80073e2:	f7ff b8a8 	b.w	8006536 <__retarget_lock_acquire_recursive>
 80073e6:	bf00      	nop
 80073e8:	20000578 	.word	0x20000578

080073ec <__malloc_unlock>:
 80073ec:	4801      	ldr	r0, [pc, #4]	@ (80073f4 <__malloc_unlock+0x8>)
 80073ee:	f7ff b8a3 	b.w	8006538 <__retarget_lock_release_recursive>
 80073f2:	bf00      	nop
 80073f4:	20000578 	.word	0x20000578

080073f8 <_Balloc>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	69c6      	ldr	r6, [r0, #28]
 80073fc:	4604      	mov	r4, r0
 80073fe:	460d      	mov	r5, r1
 8007400:	b976      	cbnz	r6, 8007420 <_Balloc+0x28>
 8007402:	2010      	movs	r0, #16
 8007404:	f7ff ff42 	bl	800728c <malloc>
 8007408:	4602      	mov	r2, r0
 800740a:	61e0      	str	r0, [r4, #28]
 800740c:	b920      	cbnz	r0, 8007418 <_Balloc+0x20>
 800740e:	4b18      	ldr	r3, [pc, #96]	@ (8007470 <_Balloc+0x78>)
 8007410:	4818      	ldr	r0, [pc, #96]	@ (8007474 <_Balloc+0x7c>)
 8007412:	216b      	movs	r1, #107	@ 0x6b
 8007414:	f001 fec0 	bl	8009198 <__assert_func>
 8007418:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800741c:	6006      	str	r6, [r0, #0]
 800741e:	60c6      	str	r6, [r0, #12]
 8007420:	69e6      	ldr	r6, [r4, #28]
 8007422:	68f3      	ldr	r3, [r6, #12]
 8007424:	b183      	cbz	r3, 8007448 <_Balloc+0x50>
 8007426:	69e3      	ldr	r3, [r4, #28]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800742e:	b9b8      	cbnz	r0, 8007460 <_Balloc+0x68>
 8007430:	2101      	movs	r1, #1
 8007432:	fa01 f605 	lsl.w	r6, r1, r5
 8007436:	1d72      	adds	r2, r6, #5
 8007438:	0092      	lsls	r2, r2, #2
 800743a:	4620      	mov	r0, r4
 800743c:	f001 feca 	bl	80091d4 <_calloc_r>
 8007440:	b160      	cbz	r0, 800745c <_Balloc+0x64>
 8007442:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007446:	e00e      	b.n	8007466 <_Balloc+0x6e>
 8007448:	2221      	movs	r2, #33	@ 0x21
 800744a:	2104      	movs	r1, #4
 800744c:	4620      	mov	r0, r4
 800744e:	f001 fec1 	bl	80091d4 <_calloc_r>
 8007452:	69e3      	ldr	r3, [r4, #28]
 8007454:	60f0      	str	r0, [r6, #12]
 8007456:	68db      	ldr	r3, [r3, #12]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e4      	bne.n	8007426 <_Balloc+0x2e>
 800745c:	2000      	movs	r0, #0
 800745e:	bd70      	pop	{r4, r5, r6, pc}
 8007460:	6802      	ldr	r2, [r0, #0]
 8007462:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007466:	2300      	movs	r3, #0
 8007468:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800746c:	e7f7      	b.n	800745e <_Balloc+0x66>
 800746e:	bf00      	nop
 8007470:	08009c47 	.word	0x08009c47
 8007474:	08009cc7 	.word	0x08009cc7

08007478 <_Bfree>:
 8007478:	b570      	push	{r4, r5, r6, lr}
 800747a:	69c6      	ldr	r6, [r0, #28]
 800747c:	4605      	mov	r5, r0
 800747e:	460c      	mov	r4, r1
 8007480:	b976      	cbnz	r6, 80074a0 <_Bfree+0x28>
 8007482:	2010      	movs	r0, #16
 8007484:	f7ff ff02 	bl	800728c <malloc>
 8007488:	4602      	mov	r2, r0
 800748a:	61e8      	str	r0, [r5, #28]
 800748c:	b920      	cbnz	r0, 8007498 <_Bfree+0x20>
 800748e:	4b09      	ldr	r3, [pc, #36]	@ (80074b4 <_Bfree+0x3c>)
 8007490:	4809      	ldr	r0, [pc, #36]	@ (80074b8 <_Bfree+0x40>)
 8007492:	218f      	movs	r1, #143	@ 0x8f
 8007494:	f001 fe80 	bl	8009198 <__assert_func>
 8007498:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800749c:	6006      	str	r6, [r0, #0]
 800749e:	60c6      	str	r6, [r0, #12]
 80074a0:	b13c      	cbz	r4, 80074b2 <_Bfree+0x3a>
 80074a2:	69eb      	ldr	r3, [r5, #28]
 80074a4:	6862      	ldr	r2, [r4, #4]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074ac:	6021      	str	r1, [r4, #0]
 80074ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074b2:	bd70      	pop	{r4, r5, r6, pc}
 80074b4:	08009c47 	.word	0x08009c47
 80074b8:	08009cc7 	.word	0x08009cc7

080074bc <__multadd>:
 80074bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c0:	690d      	ldr	r5, [r1, #16]
 80074c2:	4607      	mov	r7, r0
 80074c4:	460c      	mov	r4, r1
 80074c6:	461e      	mov	r6, r3
 80074c8:	f101 0c14 	add.w	ip, r1, #20
 80074cc:	2000      	movs	r0, #0
 80074ce:	f8dc 3000 	ldr.w	r3, [ip]
 80074d2:	b299      	uxth	r1, r3
 80074d4:	fb02 6101 	mla	r1, r2, r1, r6
 80074d8:	0c1e      	lsrs	r6, r3, #16
 80074da:	0c0b      	lsrs	r3, r1, #16
 80074dc:	fb02 3306 	mla	r3, r2, r6, r3
 80074e0:	b289      	uxth	r1, r1
 80074e2:	3001      	adds	r0, #1
 80074e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074e8:	4285      	cmp	r5, r0
 80074ea:	f84c 1b04 	str.w	r1, [ip], #4
 80074ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074f2:	dcec      	bgt.n	80074ce <__multadd+0x12>
 80074f4:	b30e      	cbz	r6, 800753a <__multadd+0x7e>
 80074f6:	68a3      	ldr	r3, [r4, #8]
 80074f8:	42ab      	cmp	r3, r5
 80074fa:	dc19      	bgt.n	8007530 <__multadd+0x74>
 80074fc:	6861      	ldr	r1, [r4, #4]
 80074fe:	4638      	mov	r0, r7
 8007500:	3101      	adds	r1, #1
 8007502:	f7ff ff79 	bl	80073f8 <_Balloc>
 8007506:	4680      	mov	r8, r0
 8007508:	b928      	cbnz	r0, 8007516 <__multadd+0x5a>
 800750a:	4602      	mov	r2, r0
 800750c:	4b0c      	ldr	r3, [pc, #48]	@ (8007540 <__multadd+0x84>)
 800750e:	480d      	ldr	r0, [pc, #52]	@ (8007544 <__multadd+0x88>)
 8007510:	21ba      	movs	r1, #186	@ 0xba
 8007512:	f001 fe41 	bl	8009198 <__assert_func>
 8007516:	6922      	ldr	r2, [r4, #16]
 8007518:	3202      	adds	r2, #2
 800751a:	f104 010c 	add.w	r1, r4, #12
 800751e:	0092      	lsls	r2, r2, #2
 8007520:	300c      	adds	r0, #12
 8007522:	f001 fe21 	bl	8009168 <memcpy>
 8007526:	4621      	mov	r1, r4
 8007528:	4638      	mov	r0, r7
 800752a:	f7ff ffa5 	bl	8007478 <_Bfree>
 800752e:	4644      	mov	r4, r8
 8007530:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007534:	3501      	adds	r5, #1
 8007536:	615e      	str	r6, [r3, #20]
 8007538:	6125      	str	r5, [r4, #16]
 800753a:	4620      	mov	r0, r4
 800753c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007540:	08009cb6 	.word	0x08009cb6
 8007544:	08009cc7 	.word	0x08009cc7

08007548 <__s2b>:
 8007548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800754c:	460c      	mov	r4, r1
 800754e:	4615      	mov	r5, r2
 8007550:	461f      	mov	r7, r3
 8007552:	2209      	movs	r2, #9
 8007554:	3308      	adds	r3, #8
 8007556:	4606      	mov	r6, r0
 8007558:	fb93 f3f2 	sdiv	r3, r3, r2
 800755c:	2100      	movs	r1, #0
 800755e:	2201      	movs	r2, #1
 8007560:	429a      	cmp	r2, r3
 8007562:	db09      	blt.n	8007578 <__s2b+0x30>
 8007564:	4630      	mov	r0, r6
 8007566:	f7ff ff47 	bl	80073f8 <_Balloc>
 800756a:	b940      	cbnz	r0, 800757e <__s2b+0x36>
 800756c:	4602      	mov	r2, r0
 800756e:	4b19      	ldr	r3, [pc, #100]	@ (80075d4 <__s2b+0x8c>)
 8007570:	4819      	ldr	r0, [pc, #100]	@ (80075d8 <__s2b+0x90>)
 8007572:	21d3      	movs	r1, #211	@ 0xd3
 8007574:	f001 fe10 	bl	8009198 <__assert_func>
 8007578:	0052      	lsls	r2, r2, #1
 800757a:	3101      	adds	r1, #1
 800757c:	e7f0      	b.n	8007560 <__s2b+0x18>
 800757e:	9b08      	ldr	r3, [sp, #32]
 8007580:	6143      	str	r3, [r0, #20]
 8007582:	2d09      	cmp	r5, #9
 8007584:	f04f 0301 	mov.w	r3, #1
 8007588:	6103      	str	r3, [r0, #16]
 800758a:	dd16      	ble.n	80075ba <__s2b+0x72>
 800758c:	f104 0909 	add.w	r9, r4, #9
 8007590:	46c8      	mov	r8, r9
 8007592:	442c      	add	r4, r5
 8007594:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007598:	4601      	mov	r1, r0
 800759a:	3b30      	subs	r3, #48	@ 0x30
 800759c:	220a      	movs	r2, #10
 800759e:	4630      	mov	r0, r6
 80075a0:	f7ff ff8c 	bl	80074bc <__multadd>
 80075a4:	45a0      	cmp	r8, r4
 80075a6:	d1f5      	bne.n	8007594 <__s2b+0x4c>
 80075a8:	f1a5 0408 	sub.w	r4, r5, #8
 80075ac:	444c      	add	r4, r9
 80075ae:	1b2d      	subs	r5, r5, r4
 80075b0:	1963      	adds	r3, r4, r5
 80075b2:	42bb      	cmp	r3, r7
 80075b4:	db04      	blt.n	80075c0 <__s2b+0x78>
 80075b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075ba:	340a      	adds	r4, #10
 80075bc:	2509      	movs	r5, #9
 80075be:	e7f6      	b.n	80075ae <__s2b+0x66>
 80075c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80075c4:	4601      	mov	r1, r0
 80075c6:	3b30      	subs	r3, #48	@ 0x30
 80075c8:	220a      	movs	r2, #10
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7ff ff76 	bl	80074bc <__multadd>
 80075d0:	e7ee      	b.n	80075b0 <__s2b+0x68>
 80075d2:	bf00      	nop
 80075d4:	08009cb6 	.word	0x08009cb6
 80075d8:	08009cc7 	.word	0x08009cc7

080075dc <__hi0bits>:
 80075dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80075e0:	4603      	mov	r3, r0
 80075e2:	bf36      	itet	cc
 80075e4:	0403      	lslcc	r3, r0, #16
 80075e6:	2000      	movcs	r0, #0
 80075e8:	2010      	movcc	r0, #16
 80075ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075ee:	bf3c      	itt	cc
 80075f0:	021b      	lslcc	r3, r3, #8
 80075f2:	3008      	addcc	r0, #8
 80075f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075f8:	bf3c      	itt	cc
 80075fa:	011b      	lslcc	r3, r3, #4
 80075fc:	3004      	addcc	r0, #4
 80075fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007602:	bf3c      	itt	cc
 8007604:	009b      	lslcc	r3, r3, #2
 8007606:	3002      	addcc	r0, #2
 8007608:	2b00      	cmp	r3, #0
 800760a:	db05      	blt.n	8007618 <__hi0bits+0x3c>
 800760c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007610:	f100 0001 	add.w	r0, r0, #1
 8007614:	bf08      	it	eq
 8007616:	2020      	moveq	r0, #32
 8007618:	4770      	bx	lr

0800761a <__lo0bits>:
 800761a:	6803      	ldr	r3, [r0, #0]
 800761c:	4602      	mov	r2, r0
 800761e:	f013 0007 	ands.w	r0, r3, #7
 8007622:	d00b      	beq.n	800763c <__lo0bits+0x22>
 8007624:	07d9      	lsls	r1, r3, #31
 8007626:	d421      	bmi.n	800766c <__lo0bits+0x52>
 8007628:	0798      	lsls	r0, r3, #30
 800762a:	bf49      	itett	mi
 800762c:	085b      	lsrmi	r3, r3, #1
 800762e:	089b      	lsrpl	r3, r3, #2
 8007630:	2001      	movmi	r0, #1
 8007632:	6013      	strmi	r3, [r2, #0]
 8007634:	bf5c      	itt	pl
 8007636:	6013      	strpl	r3, [r2, #0]
 8007638:	2002      	movpl	r0, #2
 800763a:	4770      	bx	lr
 800763c:	b299      	uxth	r1, r3
 800763e:	b909      	cbnz	r1, 8007644 <__lo0bits+0x2a>
 8007640:	0c1b      	lsrs	r3, r3, #16
 8007642:	2010      	movs	r0, #16
 8007644:	b2d9      	uxtb	r1, r3
 8007646:	b909      	cbnz	r1, 800764c <__lo0bits+0x32>
 8007648:	3008      	adds	r0, #8
 800764a:	0a1b      	lsrs	r3, r3, #8
 800764c:	0719      	lsls	r1, r3, #28
 800764e:	bf04      	itt	eq
 8007650:	091b      	lsreq	r3, r3, #4
 8007652:	3004      	addeq	r0, #4
 8007654:	0799      	lsls	r1, r3, #30
 8007656:	bf04      	itt	eq
 8007658:	089b      	lsreq	r3, r3, #2
 800765a:	3002      	addeq	r0, #2
 800765c:	07d9      	lsls	r1, r3, #31
 800765e:	d403      	bmi.n	8007668 <__lo0bits+0x4e>
 8007660:	085b      	lsrs	r3, r3, #1
 8007662:	f100 0001 	add.w	r0, r0, #1
 8007666:	d003      	beq.n	8007670 <__lo0bits+0x56>
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	4770      	bx	lr
 800766c:	2000      	movs	r0, #0
 800766e:	4770      	bx	lr
 8007670:	2020      	movs	r0, #32
 8007672:	4770      	bx	lr

08007674 <__i2b>:
 8007674:	b510      	push	{r4, lr}
 8007676:	460c      	mov	r4, r1
 8007678:	2101      	movs	r1, #1
 800767a:	f7ff febd 	bl	80073f8 <_Balloc>
 800767e:	4602      	mov	r2, r0
 8007680:	b928      	cbnz	r0, 800768e <__i2b+0x1a>
 8007682:	4b05      	ldr	r3, [pc, #20]	@ (8007698 <__i2b+0x24>)
 8007684:	4805      	ldr	r0, [pc, #20]	@ (800769c <__i2b+0x28>)
 8007686:	f240 1145 	movw	r1, #325	@ 0x145
 800768a:	f001 fd85 	bl	8009198 <__assert_func>
 800768e:	2301      	movs	r3, #1
 8007690:	6144      	str	r4, [r0, #20]
 8007692:	6103      	str	r3, [r0, #16]
 8007694:	bd10      	pop	{r4, pc}
 8007696:	bf00      	nop
 8007698:	08009cb6 	.word	0x08009cb6
 800769c:	08009cc7 	.word	0x08009cc7

080076a0 <__multiply>:
 80076a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a4:	4617      	mov	r7, r2
 80076a6:	690a      	ldr	r2, [r1, #16]
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	bfa8      	it	ge
 80076ae:	463b      	movge	r3, r7
 80076b0:	4689      	mov	r9, r1
 80076b2:	bfa4      	itt	ge
 80076b4:	460f      	movge	r7, r1
 80076b6:	4699      	movge	r9, r3
 80076b8:	693d      	ldr	r5, [r7, #16]
 80076ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	6879      	ldr	r1, [r7, #4]
 80076c2:	eb05 060a 	add.w	r6, r5, sl
 80076c6:	42b3      	cmp	r3, r6
 80076c8:	b085      	sub	sp, #20
 80076ca:	bfb8      	it	lt
 80076cc:	3101      	addlt	r1, #1
 80076ce:	f7ff fe93 	bl	80073f8 <_Balloc>
 80076d2:	b930      	cbnz	r0, 80076e2 <__multiply+0x42>
 80076d4:	4602      	mov	r2, r0
 80076d6:	4b41      	ldr	r3, [pc, #260]	@ (80077dc <__multiply+0x13c>)
 80076d8:	4841      	ldr	r0, [pc, #260]	@ (80077e0 <__multiply+0x140>)
 80076da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80076de:	f001 fd5b 	bl	8009198 <__assert_func>
 80076e2:	f100 0414 	add.w	r4, r0, #20
 80076e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80076ea:	4623      	mov	r3, r4
 80076ec:	2200      	movs	r2, #0
 80076ee:	4573      	cmp	r3, lr
 80076f0:	d320      	bcc.n	8007734 <__multiply+0x94>
 80076f2:	f107 0814 	add.w	r8, r7, #20
 80076f6:	f109 0114 	add.w	r1, r9, #20
 80076fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80076fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007702:	9302      	str	r3, [sp, #8]
 8007704:	1beb      	subs	r3, r5, r7
 8007706:	3b15      	subs	r3, #21
 8007708:	f023 0303 	bic.w	r3, r3, #3
 800770c:	3304      	adds	r3, #4
 800770e:	3715      	adds	r7, #21
 8007710:	42bd      	cmp	r5, r7
 8007712:	bf38      	it	cc
 8007714:	2304      	movcc	r3, #4
 8007716:	9301      	str	r3, [sp, #4]
 8007718:	9b02      	ldr	r3, [sp, #8]
 800771a:	9103      	str	r1, [sp, #12]
 800771c:	428b      	cmp	r3, r1
 800771e:	d80c      	bhi.n	800773a <__multiply+0x9a>
 8007720:	2e00      	cmp	r6, #0
 8007722:	dd03      	ble.n	800772c <__multiply+0x8c>
 8007724:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007728:	2b00      	cmp	r3, #0
 800772a:	d055      	beq.n	80077d8 <__multiply+0x138>
 800772c:	6106      	str	r6, [r0, #16]
 800772e:	b005      	add	sp, #20
 8007730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007734:	f843 2b04 	str.w	r2, [r3], #4
 8007738:	e7d9      	b.n	80076ee <__multiply+0x4e>
 800773a:	f8b1 a000 	ldrh.w	sl, [r1]
 800773e:	f1ba 0f00 	cmp.w	sl, #0
 8007742:	d01f      	beq.n	8007784 <__multiply+0xe4>
 8007744:	46c4      	mov	ip, r8
 8007746:	46a1      	mov	r9, r4
 8007748:	2700      	movs	r7, #0
 800774a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800774e:	f8d9 3000 	ldr.w	r3, [r9]
 8007752:	fa1f fb82 	uxth.w	fp, r2
 8007756:	b29b      	uxth	r3, r3
 8007758:	fb0a 330b 	mla	r3, sl, fp, r3
 800775c:	443b      	add	r3, r7
 800775e:	f8d9 7000 	ldr.w	r7, [r9]
 8007762:	0c12      	lsrs	r2, r2, #16
 8007764:	0c3f      	lsrs	r7, r7, #16
 8007766:	fb0a 7202 	mla	r2, sl, r2, r7
 800776a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800776e:	b29b      	uxth	r3, r3
 8007770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007774:	4565      	cmp	r5, ip
 8007776:	f849 3b04 	str.w	r3, [r9], #4
 800777a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800777e:	d8e4      	bhi.n	800774a <__multiply+0xaa>
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	50e7      	str	r7, [r4, r3]
 8007784:	9b03      	ldr	r3, [sp, #12]
 8007786:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800778a:	3104      	adds	r1, #4
 800778c:	f1b9 0f00 	cmp.w	r9, #0
 8007790:	d020      	beq.n	80077d4 <__multiply+0x134>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	4647      	mov	r7, r8
 8007796:	46a4      	mov	ip, r4
 8007798:	f04f 0a00 	mov.w	sl, #0
 800779c:	f8b7 b000 	ldrh.w	fp, [r7]
 80077a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80077a4:	fb09 220b 	mla	r2, r9, fp, r2
 80077a8:	4452      	add	r2, sl
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077b0:	f84c 3b04 	str.w	r3, [ip], #4
 80077b4:	f857 3b04 	ldr.w	r3, [r7], #4
 80077b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077bc:	f8bc 3000 	ldrh.w	r3, [ip]
 80077c0:	fb09 330a 	mla	r3, r9, sl, r3
 80077c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80077c8:	42bd      	cmp	r5, r7
 80077ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077ce:	d8e5      	bhi.n	800779c <__multiply+0xfc>
 80077d0:	9a01      	ldr	r2, [sp, #4]
 80077d2:	50a3      	str	r3, [r4, r2]
 80077d4:	3404      	adds	r4, #4
 80077d6:	e79f      	b.n	8007718 <__multiply+0x78>
 80077d8:	3e01      	subs	r6, #1
 80077da:	e7a1      	b.n	8007720 <__multiply+0x80>
 80077dc:	08009cb6 	.word	0x08009cb6
 80077e0:	08009cc7 	.word	0x08009cc7

080077e4 <__pow5mult>:
 80077e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e8:	4615      	mov	r5, r2
 80077ea:	f012 0203 	ands.w	r2, r2, #3
 80077ee:	4607      	mov	r7, r0
 80077f0:	460e      	mov	r6, r1
 80077f2:	d007      	beq.n	8007804 <__pow5mult+0x20>
 80077f4:	4c25      	ldr	r4, [pc, #148]	@ (800788c <__pow5mult+0xa8>)
 80077f6:	3a01      	subs	r2, #1
 80077f8:	2300      	movs	r3, #0
 80077fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077fe:	f7ff fe5d 	bl	80074bc <__multadd>
 8007802:	4606      	mov	r6, r0
 8007804:	10ad      	asrs	r5, r5, #2
 8007806:	d03d      	beq.n	8007884 <__pow5mult+0xa0>
 8007808:	69fc      	ldr	r4, [r7, #28]
 800780a:	b97c      	cbnz	r4, 800782c <__pow5mult+0x48>
 800780c:	2010      	movs	r0, #16
 800780e:	f7ff fd3d 	bl	800728c <malloc>
 8007812:	4602      	mov	r2, r0
 8007814:	61f8      	str	r0, [r7, #28]
 8007816:	b928      	cbnz	r0, 8007824 <__pow5mult+0x40>
 8007818:	4b1d      	ldr	r3, [pc, #116]	@ (8007890 <__pow5mult+0xac>)
 800781a:	481e      	ldr	r0, [pc, #120]	@ (8007894 <__pow5mult+0xb0>)
 800781c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007820:	f001 fcba 	bl	8009198 <__assert_func>
 8007824:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007828:	6004      	str	r4, [r0, #0]
 800782a:	60c4      	str	r4, [r0, #12]
 800782c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007830:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007834:	b94c      	cbnz	r4, 800784a <__pow5mult+0x66>
 8007836:	f240 2171 	movw	r1, #625	@ 0x271
 800783a:	4638      	mov	r0, r7
 800783c:	f7ff ff1a 	bl	8007674 <__i2b>
 8007840:	2300      	movs	r3, #0
 8007842:	f8c8 0008 	str.w	r0, [r8, #8]
 8007846:	4604      	mov	r4, r0
 8007848:	6003      	str	r3, [r0, #0]
 800784a:	f04f 0900 	mov.w	r9, #0
 800784e:	07eb      	lsls	r3, r5, #31
 8007850:	d50a      	bpl.n	8007868 <__pow5mult+0x84>
 8007852:	4631      	mov	r1, r6
 8007854:	4622      	mov	r2, r4
 8007856:	4638      	mov	r0, r7
 8007858:	f7ff ff22 	bl	80076a0 <__multiply>
 800785c:	4631      	mov	r1, r6
 800785e:	4680      	mov	r8, r0
 8007860:	4638      	mov	r0, r7
 8007862:	f7ff fe09 	bl	8007478 <_Bfree>
 8007866:	4646      	mov	r6, r8
 8007868:	106d      	asrs	r5, r5, #1
 800786a:	d00b      	beq.n	8007884 <__pow5mult+0xa0>
 800786c:	6820      	ldr	r0, [r4, #0]
 800786e:	b938      	cbnz	r0, 8007880 <__pow5mult+0x9c>
 8007870:	4622      	mov	r2, r4
 8007872:	4621      	mov	r1, r4
 8007874:	4638      	mov	r0, r7
 8007876:	f7ff ff13 	bl	80076a0 <__multiply>
 800787a:	6020      	str	r0, [r4, #0]
 800787c:	f8c0 9000 	str.w	r9, [r0]
 8007880:	4604      	mov	r4, r0
 8007882:	e7e4      	b.n	800784e <__pow5mult+0x6a>
 8007884:	4630      	mov	r0, r6
 8007886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800788a:	bf00      	nop
 800788c:	08009dd8 	.word	0x08009dd8
 8007890:	08009c47 	.word	0x08009c47
 8007894:	08009cc7 	.word	0x08009cc7

08007898 <__lshift>:
 8007898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800789c:	460c      	mov	r4, r1
 800789e:	6849      	ldr	r1, [r1, #4]
 80078a0:	6923      	ldr	r3, [r4, #16]
 80078a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80078a6:	68a3      	ldr	r3, [r4, #8]
 80078a8:	4607      	mov	r7, r0
 80078aa:	4691      	mov	r9, r2
 80078ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80078b0:	f108 0601 	add.w	r6, r8, #1
 80078b4:	42b3      	cmp	r3, r6
 80078b6:	db0b      	blt.n	80078d0 <__lshift+0x38>
 80078b8:	4638      	mov	r0, r7
 80078ba:	f7ff fd9d 	bl	80073f8 <_Balloc>
 80078be:	4605      	mov	r5, r0
 80078c0:	b948      	cbnz	r0, 80078d6 <__lshift+0x3e>
 80078c2:	4602      	mov	r2, r0
 80078c4:	4b28      	ldr	r3, [pc, #160]	@ (8007968 <__lshift+0xd0>)
 80078c6:	4829      	ldr	r0, [pc, #164]	@ (800796c <__lshift+0xd4>)
 80078c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80078cc:	f001 fc64 	bl	8009198 <__assert_func>
 80078d0:	3101      	adds	r1, #1
 80078d2:	005b      	lsls	r3, r3, #1
 80078d4:	e7ee      	b.n	80078b4 <__lshift+0x1c>
 80078d6:	2300      	movs	r3, #0
 80078d8:	f100 0114 	add.w	r1, r0, #20
 80078dc:	f100 0210 	add.w	r2, r0, #16
 80078e0:	4618      	mov	r0, r3
 80078e2:	4553      	cmp	r3, sl
 80078e4:	db33      	blt.n	800794e <__lshift+0xb6>
 80078e6:	6920      	ldr	r0, [r4, #16]
 80078e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078ec:	f104 0314 	add.w	r3, r4, #20
 80078f0:	f019 091f 	ands.w	r9, r9, #31
 80078f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80078fc:	d02b      	beq.n	8007956 <__lshift+0xbe>
 80078fe:	f1c9 0e20 	rsb	lr, r9, #32
 8007902:	468a      	mov	sl, r1
 8007904:	2200      	movs	r2, #0
 8007906:	6818      	ldr	r0, [r3, #0]
 8007908:	fa00 f009 	lsl.w	r0, r0, r9
 800790c:	4310      	orrs	r0, r2
 800790e:	f84a 0b04 	str.w	r0, [sl], #4
 8007912:	f853 2b04 	ldr.w	r2, [r3], #4
 8007916:	459c      	cmp	ip, r3
 8007918:	fa22 f20e 	lsr.w	r2, r2, lr
 800791c:	d8f3      	bhi.n	8007906 <__lshift+0x6e>
 800791e:	ebac 0304 	sub.w	r3, ip, r4
 8007922:	3b15      	subs	r3, #21
 8007924:	f023 0303 	bic.w	r3, r3, #3
 8007928:	3304      	adds	r3, #4
 800792a:	f104 0015 	add.w	r0, r4, #21
 800792e:	4560      	cmp	r0, ip
 8007930:	bf88      	it	hi
 8007932:	2304      	movhi	r3, #4
 8007934:	50ca      	str	r2, [r1, r3]
 8007936:	b10a      	cbz	r2, 800793c <__lshift+0xa4>
 8007938:	f108 0602 	add.w	r6, r8, #2
 800793c:	3e01      	subs	r6, #1
 800793e:	4638      	mov	r0, r7
 8007940:	612e      	str	r6, [r5, #16]
 8007942:	4621      	mov	r1, r4
 8007944:	f7ff fd98 	bl	8007478 <_Bfree>
 8007948:	4628      	mov	r0, r5
 800794a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007952:	3301      	adds	r3, #1
 8007954:	e7c5      	b.n	80078e2 <__lshift+0x4a>
 8007956:	3904      	subs	r1, #4
 8007958:	f853 2b04 	ldr.w	r2, [r3], #4
 800795c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007960:	459c      	cmp	ip, r3
 8007962:	d8f9      	bhi.n	8007958 <__lshift+0xc0>
 8007964:	e7ea      	b.n	800793c <__lshift+0xa4>
 8007966:	bf00      	nop
 8007968:	08009cb6 	.word	0x08009cb6
 800796c:	08009cc7 	.word	0x08009cc7

08007970 <__mcmp>:
 8007970:	690a      	ldr	r2, [r1, #16]
 8007972:	4603      	mov	r3, r0
 8007974:	6900      	ldr	r0, [r0, #16]
 8007976:	1a80      	subs	r0, r0, r2
 8007978:	b530      	push	{r4, r5, lr}
 800797a:	d10e      	bne.n	800799a <__mcmp+0x2a>
 800797c:	3314      	adds	r3, #20
 800797e:	3114      	adds	r1, #20
 8007980:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007984:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007988:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800798c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007990:	4295      	cmp	r5, r2
 8007992:	d003      	beq.n	800799c <__mcmp+0x2c>
 8007994:	d205      	bcs.n	80079a2 <__mcmp+0x32>
 8007996:	f04f 30ff 	mov.w	r0, #4294967295
 800799a:	bd30      	pop	{r4, r5, pc}
 800799c:	42a3      	cmp	r3, r4
 800799e:	d3f3      	bcc.n	8007988 <__mcmp+0x18>
 80079a0:	e7fb      	b.n	800799a <__mcmp+0x2a>
 80079a2:	2001      	movs	r0, #1
 80079a4:	e7f9      	b.n	800799a <__mcmp+0x2a>
	...

080079a8 <__mdiff>:
 80079a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ac:	4689      	mov	r9, r1
 80079ae:	4606      	mov	r6, r0
 80079b0:	4611      	mov	r1, r2
 80079b2:	4648      	mov	r0, r9
 80079b4:	4614      	mov	r4, r2
 80079b6:	f7ff ffdb 	bl	8007970 <__mcmp>
 80079ba:	1e05      	subs	r5, r0, #0
 80079bc:	d112      	bne.n	80079e4 <__mdiff+0x3c>
 80079be:	4629      	mov	r1, r5
 80079c0:	4630      	mov	r0, r6
 80079c2:	f7ff fd19 	bl	80073f8 <_Balloc>
 80079c6:	4602      	mov	r2, r0
 80079c8:	b928      	cbnz	r0, 80079d6 <__mdiff+0x2e>
 80079ca:	4b3f      	ldr	r3, [pc, #252]	@ (8007ac8 <__mdiff+0x120>)
 80079cc:	f240 2137 	movw	r1, #567	@ 0x237
 80079d0:	483e      	ldr	r0, [pc, #248]	@ (8007acc <__mdiff+0x124>)
 80079d2:	f001 fbe1 	bl	8009198 <__assert_func>
 80079d6:	2301      	movs	r3, #1
 80079d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079dc:	4610      	mov	r0, r2
 80079de:	b003      	add	sp, #12
 80079e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e4:	bfbc      	itt	lt
 80079e6:	464b      	movlt	r3, r9
 80079e8:	46a1      	movlt	r9, r4
 80079ea:	4630      	mov	r0, r6
 80079ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80079f0:	bfba      	itte	lt
 80079f2:	461c      	movlt	r4, r3
 80079f4:	2501      	movlt	r5, #1
 80079f6:	2500      	movge	r5, #0
 80079f8:	f7ff fcfe 	bl	80073f8 <_Balloc>
 80079fc:	4602      	mov	r2, r0
 80079fe:	b918      	cbnz	r0, 8007a08 <__mdiff+0x60>
 8007a00:	4b31      	ldr	r3, [pc, #196]	@ (8007ac8 <__mdiff+0x120>)
 8007a02:	f240 2145 	movw	r1, #581	@ 0x245
 8007a06:	e7e3      	b.n	80079d0 <__mdiff+0x28>
 8007a08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007a0c:	6926      	ldr	r6, [r4, #16]
 8007a0e:	60c5      	str	r5, [r0, #12]
 8007a10:	f109 0310 	add.w	r3, r9, #16
 8007a14:	f109 0514 	add.w	r5, r9, #20
 8007a18:	f104 0e14 	add.w	lr, r4, #20
 8007a1c:	f100 0b14 	add.w	fp, r0, #20
 8007a20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	46d9      	mov	r9, fp
 8007a2c:	f04f 0c00 	mov.w	ip, #0
 8007a30:	9b01      	ldr	r3, [sp, #4]
 8007a32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	fa1f f38a 	uxth.w	r3, sl
 8007a40:	4619      	mov	r1, r3
 8007a42:	b283      	uxth	r3, r0
 8007a44:	1acb      	subs	r3, r1, r3
 8007a46:	0c00      	lsrs	r0, r0, #16
 8007a48:	4463      	add	r3, ip
 8007a4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007a4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007a58:	4576      	cmp	r6, lr
 8007a5a:	f849 3b04 	str.w	r3, [r9], #4
 8007a5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a62:	d8e5      	bhi.n	8007a30 <__mdiff+0x88>
 8007a64:	1b33      	subs	r3, r6, r4
 8007a66:	3b15      	subs	r3, #21
 8007a68:	f023 0303 	bic.w	r3, r3, #3
 8007a6c:	3415      	adds	r4, #21
 8007a6e:	3304      	adds	r3, #4
 8007a70:	42a6      	cmp	r6, r4
 8007a72:	bf38      	it	cc
 8007a74:	2304      	movcc	r3, #4
 8007a76:	441d      	add	r5, r3
 8007a78:	445b      	add	r3, fp
 8007a7a:	461e      	mov	r6, r3
 8007a7c:	462c      	mov	r4, r5
 8007a7e:	4544      	cmp	r4, r8
 8007a80:	d30e      	bcc.n	8007aa0 <__mdiff+0xf8>
 8007a82:	f108 0103 	add.w	r1, r8, #3
 8007a86:	1b49      	subs	r1, r1, r5
 8007a88:	f021 0103 	bic.w	r1, r1, #3
 8007a8c:	3d03      	subs	r5, #3
 8007a8e:	45a8      	cmp	r8, r5
 8007a90:	bf38      	it	cc
 8007a92:	2100      	movcc	r1, #0
 8007a94:	440b      	add	r3, r1
 8007a96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a9a:	b191      	cbz	r1, 8007ac2 <__mdiff+0x11a>
 8007a9c:	6117      	str	r7, [r2, #16]
 8007a9e:	e79d      	b.n	80079dc <__mdiff+0x34>
 8007aa0:	f854 1b04 	ldr.w	r1, [r4], #4
 8007aa4:	46e6      	mov	lr, ip
 8007aa6:	0c08      	lsrs	r0, r1, #16
 8007aa8:	fa1c fc81 	uxtah	ip, ip, r1
 8007aac:	4471      	add	r1, lr
 8007aae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ab2:	b289      	uxth	r1, r1
 8007ab4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ab8:	f846 1b04 	str.w	r1, [r6], #4
 8007abc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ac0:	e7dd      	b.n	8007a7e <__mdiff+0xd6>
 8007ac2:	3f01      	subs	r7, #1
 8007ac4:	e7e7      	b.n	8007a96 <__mdiff+0xee>
 8007ac6:	bf00      	nop
 8007ac8:	08009cb6 	.word	0x08009cb6
 8007acc:	08009cc7 	.word	0x08009cc7

08007ad0 <__ulp>:
 8007ad0:	b082      	sub	sp, #8
 8007ad2:	ed8d 0b00 	vstr	d0, [sp]
 8007ad6:	9a01      	ldr	r2, [sp, #4]
 8007ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8007b18 <__ulp+0x48>)
 8007ada:	4013      	ands	r3, r2
 8007adc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	dc08      	bgt.n	8007af6 <__ulp+0x26>
 8007ae4:	425b      	negs	r3, r3
 8007ae6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007aea:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007aee:	da04      	bge.n	8007afa <__ulp+0x2a>
 8007af0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007af4:	4113      	asrs	r3, r2
 8007af6:	2200      	movs	r2, #0
 8007af8:	e008      	b.n	8007b0c <__ulp+0x3c>
 8007afa:	f1a2 0314 	sub.w	r3, r2, #20
 8007afe:	2b1e      	cmp	r3, #30
 8007b00:	bfda      	itte	le
 8007b02:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007b06:	40da      	lsrle	r2, r3
 8007b08:	2201      	movgt	r2, #1
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4610      	mov	r0, r2
 8007b10:	ec41 0b10 	vmov	d0, r0, r1
 8007b14:	b002      	add	sp, #8
 8007b16:	4770      	bx	lr
 8007b18:	7ff00000 	.word	0x7ff00000

08007b1c <__b2d>:
 8007b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b20:	6906      	ldr	r6, [r0, #16]
 8007b22:	f100 0814 	add.w	r8, r0, #20
 8007b26:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007b2a:	1f37      	subs	r7, r6, #4
 8007b2c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007b30:	4610      	mov	r0, r2
 8007b32:	f7ff fd53 	bl	80075dc <__hi0bits>
 8007b36:	f1c0 0320 	rsb	r3, r0, #32
 8007b3a:	280a      	cmp	r0, #10
 8007b3c:	600b      	str	r3, [r1, #0]
 8007b3e:	491b      	ldr	r1, [pc, #108]	@ (8007bac <__b2d+0x90>)
 8007b40:	dc15      	bgt.n	8007b6e <__b2d+0x52>
 8007b42:	f1c0 0c0b 	rsb	ip, r0, #11
 8007b46:	fa22 f30c 	lsr.w	r3, r2, ip
 8007b4a:	45b8      	cmp	r8, r7
 8007b4c:	ea43 0501 	orr.w	r5, r3, r1
 8007b50:	bf34      	ite	cc
 8007b52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007b56:	2300      	movcs	r3, #0
 8007b58:	3015      	adds	r0, #21
 8007b5a:	fa02 f000 	lsl.w	r0, r2, r0
 8007b5e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007b62:	4303      	orrs	r3, r0
 8007b64:	461c      	mov	r4, r3
 8007b66:	ec45 4b10 	vmov	d0, r4, r5
 8007b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b6e:	45b8      	cmp	r8, r7
 8007b70:	bf3a      	itte	cc
 8007b72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007b76:	f1a6 0708 	subcc.w	r7, r6, #8
 8007b7a:	2300      	movcs	r3, #0
 8007b7c:	380b      	subs	r0, #11
 8007b7e:	d012      	beq.n	8007ba6 <__b2d+0x8a>
 8007b80:	f1c0 0120 	rsb	r1, r0, #32
 8007b84:	fa23 f401 	lsr.w	r4, r3, r1
 8007b88:	4082      	lsls	r2, r0
 8007b8a:	4322      	orrs	r2, r4
 8007b8c:	4547      	cmp	r7, r8
 8007b8e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007b92:	bf8c      	ite	hi
 8007b94:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007b98:	2200      	movls	r2, #0
 8007b9a:	4083      	lsls	r3, r0
 8007b9c:	40ca      	lsrs	r2, r1
 8007b9e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	e7de      	b.n	8007b64 <__b2d+0x48>
 8007ba6:	ea42 0501 	orr.w	r5, r2, r1
 8007baa:	e7db      	b.n	8007b64 <__b2d+0x48>
 8007bac:	3ff00000 	.word	0x3ff00000

08007bb0 <__d2b>:
 8007bb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bb4:	460f      	mov	r7, r1
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	ec59 8b10 	vmov	r8, r9, d0
 8007bbc:	4616      	mov	r6, r2
 8007bbe:	f7ff fc1b 	bl	80073f8 <_Balloc>
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	b930      	cbnz	r0, 8007bd4 <__d2b+0x24>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	4b23      	ldr	r3, [pc, #140]	@ (8007c58 <__d2b+0xa8>)
 8007bca:	4824      	ldr	r0, [pc, #144]	@ (8007c5c <__d2b+0xac>)
 8007bcc:	f240 310f 	movw	r1, #783	@ 0x30f
 8007bd0:	f001 fae2 	bl	8009198 <__assert_func>
 8007bd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007bd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bdc:	b10d      	cbz	r5, 8007be2 <__d2b+0x32>
 8007bde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007be2:	9301      	str	r3, [sp, #4]
 8007be4:	f1b8 0300 	subs.w	r3, r8, #0
 8007be8:	d023      	beq.n	8007c32 <__d2b+0x82>
 8007bea:	4668      	mov	r0, sp
 8007bec:	9300      	str	r3, [sp, #0]
 8007bee:	f7ff fd14 	bl	800761a <__lo0bits>
 8007bf2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007bf6:	b1d0      	cbz	r0, 8007c2e <__d2b+0x7e>
 8007bf8:	f1c0 0320 	rsb	r3, r0, #32
 8007bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007c00:	430b      	orrs	r3, r1
 8007c02:	40c2      	lsrs	r2, r0
 8007c04:	6163      	str	r3, [r4, #20]
 8007c06:	9201      	str	r2, [sp, #4]
 8007c08:	9b01      	ldr	r3, [sp, #4]
 8007c0a:	61a3      	str	r3, [r4, #24]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	bf0c      	ite	eq
 8007c10:	2201      	moveq	r2, #1
 8007c12:	2202      	movne	r2, #2
 8007c14:	6122      	str	r2, [r4, #16]
 8007c16:	b1a5      	cbz	r5, 8007c42 <__d2b+0x92>
 8007c18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c1c:	4405      	add	r5, r0
 8007c1e:	603d      	str	r5, [r7, #0]
 8007c20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c24:	6030      	str	r0, [r6, #0]
 8007c26:	4620      	mov	r0, r4
 8007c28:	b003      	add	sp, #12
 8007c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c2e:	6161      	str	r1, [r4, #20]
 8007c30:	e7ea      	b.n	8007c08 <__d2b+0x58>
 8007c32:	a801      	add	r0, sp, #4
 8007c34:	f7ff fcf1 	bl	800761a <__lo0bits>
 8007c38:	9b01      	ldr	r3, [sp, #4]
 8007c3a:	6163      	str	r3, [r4, #20]
 8007c3c:	3020      	adds	r0, #32
 8007c3e:	2201      	movs	r2, #1
 8007c40:	e7e8      	b.n	8007c14 <__d2b+0x64>
 8007c42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c4a:	6038      	str	r0, [r7, #0]
 8007c4c:	6918      	ldr	r0, [r3, #16]
 8007c4e:	f7ff fcc5 	bl	80075dc <__hi0bits>
 8007c52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c56:	e7e5      	b.n	8007c24 <__d2b+0x74>
 8007c58:	08009cb6 	.word	0x08009cb6
 8007c5c:	08009cc7 	.word	0x08009cc7

08007c60 <__ratio>:
 8007c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c64:	b085      	sub	sp, #20
 8007c66:	e9cd 1000 	strd	r1, r0, [sp]
 8007c6a:	a902      	add	r1, sp, #8
 8007c6c:	f7ff ff56 	bl	8007b1c <__b2d>
 8007c70:	9800      	ldr	r0, [sp, #0]
 8007c72:	a903      	add	r1, sp, #12
 8007c74:	ec55 4b10 	vmov	r4, r5, d0
 8007c78:	f7ff ff50 	bl	8007b1c <__b2d>
 8007c7c:	9b01      	ldr	r3, [sp, #4]
 8007c7e:	6919      	ldr	r1, [r3, #16]
 8007c80:	9b00      	ldr	r3, [sp, #0]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	1ac9      	subs	r1, r1, r3
 8007c86:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007c8a:	1a9b      	subs	r3, r3, r2
 8007c8c:	ec5b ab10 	vmov	sl, fp, d0
 8007c90:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	bfce      	itee	gt
 8007c98:	462a      	movgt	r2, r5
 8007c9a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007c9e:	465a      	movle	r2, fp
 8007ca0:	462f      	mov	r7, r5
 8007ca2:	46d9      	mov	r9, fp
 8007ca4:	bfcc      	ite	gt
 8007ca6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007caa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007cae:	464b      	mov	r3, r9
 8007cb0:	4652      	mov	r2, sl
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	f7f8 fde9 	bl	800088c <__aeabi_ddiv>
 8007cba:	ec41 0b10 	vmov	d0, r0, r1
 8007cbe:	b005      	add	sp, #20
 8007cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007cc4 <__copybits>:
 8007cc4:	3901      	subs	r1, #1
 8007cc6:	b570      	push	{r4, r5, r6, lr}
 8007cc8:	1149      	asrs	r1, r1, #5
 8007cca:	6914      	ldr	r4, [r2, #16]
 8007ccc:	3101      	adds	r1, #1
 8007cce:	f102 0314 	add.w	r3, r2, #20
 8007cd2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007cd6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007cda:	1f05      	subs	r5, r0, #4
 8007cdc:	42a3      	cmp	r3, r4
 8007cde:	d30c      	bcc.n	8007cfa <__copybits+0x36>
 8007ce0:	1aa3      	subs	r3, r4, r2
 8007ce2:	3b11      	subs	r3, #17
 8007ce4:	f023 0303 	bic.w	r3, r3, #3
 8007ce8:	3211      	adds	r2, #17
 8007cea:	42a2      	cmp	r2, r4
 8007cec:	bf88      	it	hi
 8007cee:	2300      	movhi	r3, #0
 8007cf0:	4418      	add	r0, r3
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	4288      	cmp	r0, r1
 8007cf6:	d305      	bcc.n	8007d04 <__copybits+0x40>
 8007cf8:	bd70      	pop	{r4, r5, r6, pc}
 8007cfa:	f853 6b04 	ldr.w	r6, [r3], #4
 8007cfe:	f845 6f04 	str.w	r6, [r5, #4]!
 8007d02:	e7eb      	b.n	8007cdc <__copybits+0x18>
 8007d04:	f840 3b04 	str.w	r3, [r0], #4
 8007d08:	e7f4      	b.n	8007cf4 <__copybits+0x30>

08007d0a <__any_on>:
 8007d0a:	f100 0214 	add.w	r2, r0, #20
 8007d0e:	6900      	ldr	r0, [r0, #16]
 8007d10:	114b      	asrs	r3, r1, #5
 8007d12:	4298      	cmp	r0, r3
 8007d14:	b510      	push	{r4, lr}
 8007d16:	db11      	blt.n	8007d3c <__any_on+0x32>
 8007d18:	dd0a      	ble.n	8007d30 <__any_on+0x26>
 8007d1a:	f011 011f 	ands.w	r1, r1, #31
 8007d1e:	d007      	beq.n	8007d30 <__any_on+0x26>
 8007d20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d24:	fa24 f001 	lsr.w	r0, r4, r1
 8007d28:	fa00 f101 	lsl.w	r1, r0, r1
 8007d2c:	428c      	cmp	r4, r1
 8007d2e:	d10b      	bne.n	8007d48 <__any_on+0x3e>
 8007d30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d803      	bhi.n	8007d40 <__any_on+0x36>
 8007d38:	2000      	movs	r0, #0
 8007d3a:	bd10      	pop	{r4, pc}
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	e7f7      	b.n	8007d30 <__any_on+0x26>
 8007d40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d44:	2900      	cmp	r1, #0
 8007d46:	d0f5      	beq.n	8007d34 <__any_on+0x2a>
 8007d48:	2001      	movs	r0, #1
 8007d4a:	e7f6      	b.n	8007d3a <__any_on+0x30>

08007d4c <sulp>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	4604      	mov	r4, r0
 8007d50:	460d      	mov	r5, r1
 8007d52:	ec45 4b10 	vmov	d0, r4, r5
 8007d56:	4616      	mov	r6, r2
 8007d58:	f7ff feba 	bl	8007ad0 <__ulp>
 8007d5c:	ec51 0b10 	vmov	r0, r1, d0
 8007d60:	b17e      	cbz	r6, 8007d82 <sulp+0x36>
 8007d62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007d66:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	dd09      	ble.n	8007d82 <sulp+0x36>
 8007d6e:	051b      	lsls	r3, r3, #20
 8007d70:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007d74:	2400      	movs	r4, #0
 8007d76:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007d7a:	4622      	mov	r2, r4
 8007d7c:	462b      	mov	r3, r5
 8007d7e:	f7f8 fc5b 	bl	8000638 <__aeabi_dmul>
 8007d82:	ec41 0b10 	vmov	d0, r0, r1
 8007d86:	bd70      	pop	{r4, r5, r6, pc}

08007d88 <_strtod_l>:
 8007d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8c:	b09f      	sub	sp, #124	@ 0x7c
 8007d8e:	460c      	mov	r4, r1
 8007d90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007d92:	2200      	movs	r2, #0
 8007d94:	921a      	str	r2, [sp, #104]	@ 0x68
 8007d96:	9005      	str	r0, [sp, #20]
 8007d98:	f04f 0a00 	mov.w	sl, #0
 8007d9c:	f04f 0b00 	mov.w	fp, #0
 8007da0:	460a      	mov	r2, r1
 8007da2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007da4:	7811      	ldrb	r1, [r2, #0]
 8007da6:	292b      	cmp	r1, #43	@ 0x2b
 8007da8:	d04a      	beq.n	8007e40 <_strtod_l+0xb8>
 8007daa:	d838      	bhi.n	8007e1e <_strtod_l+0x96>
 8007dac:	290d      	cmp	r1, #13
 8007dae:	d832      	bhi.n	8007e16 <_strtod_l+0x8e>
 8007db0:	2908      	cmp	r1, #8
 8007db2:	d832      	bhi.n	8007e1a <_strtod_l+0x92>
 8007db4:	2900      	cmp	r1, #0
 8007db6:	d03b      	beq.n	8007e30 <_strtod_l+0xa8>
 8007db8:	2200      	movs	r2, #0
 8007dba:	920e      	str	r2, [sp, #56]	@ 0x38
 8007dbc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007dbe:	782a      	ldrb	r2, [r5, #0]
 8007dc0:	2a30      	cmp	r2, #48	@ 0x30
 8007dc2:	f040 80b2 	bne.w	8007f2a <_strtod_l+0x1a2>
 8007dc6:	786a      	ldrb	r2, [r5, #1]
 8007dc8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007dcc:	2a58      	cmp	r2, #88	@ 0x58
 8007dce:	d16e      	bne.n	8007eae <_strtod_l+0x126>
 8007dd0:	9302      	str	r3, [sp, #8]
 8007dd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dd4:	9301      	str	r3, [sp, #4]
 8007dd6:	ab1a      	add	r3, sp, #104	@ 0x68
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	4a8f      	ldr	r2, [pc, #572]	@ (8008018 <_strtod_l+0x290>)
 8007ddc:	9805      	ldr	r0, [sp, #20]
 8007dde:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007de0:	a919      	add	r1, sp, #100	@ 0x64
 8007de2:	f001 fa73 	bl	80092cc <__gethex>
 8007de6:	f010 060f 	ands.w	r6, r0, #15
 8007dea:	4604      	mov	r4, r0
 8007dec:	d005      	beq.n	8007dfa <_strtod_l+0x72>
 8007dee:	2e06      	cmp	r6, #6
 8007df0:	d128      	bne.n	8007e44 <_strtod_l+0xbc>
 8007df2:	3501      	adds	r5, #1
 8007df4:	2300      	movs	r3, #0
 8007df6:	9519      	str	r5, [sp, #100]	@ 0x64
 8007df8:	930e      	str	r3, [sp, #56]	@ 0x38
 8007dfa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f040 858e 	bne.w	800891e <_strtod_l+0xb96>
 8007e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e04:	b1cb      	cbz	r3, 8007e3a <_strtod_l+0xb2>
 8007e06:	4652      	mov	r2, sl
 8007e08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007e0c:	ec43 2b10 	vmov	d0, r2, r3
 8007e10:	b01f      	add	sp, #124	@ 0x7c
 8007e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e16:	2920      	cmp	r1, #32
 8007e18:	d1ce      	bne.n	8007db8 <_strtod_l+0x30>
 8007e1a:	3201      	adds	r2, #1
 8007e1c:	e7c1      	b.n	8007da2 <_strtod_l+0x1a>
 8007e1e:	292d      	cmp	r1, #45	@ 0x2d
 8007e20:	d1ca      	bne.n	8007db8 <_strtod_l+0x30>
 8007e22:	2101      	movs	r1, #1
 8007e24:	910e      	str	r1, [sp, #56]	@ 0x38
 8007e26:	1c51      	adds	r1, r2, #1
 8007e28:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e2a:	7852      	ldrb	r2, [r2, #1]
 8007e2c:	2a00      	cmp	r2, #0
 8007e2e:	d1c5      	bne.n	8007dbc <_strtod_l+0x34>
 8007e30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e32:	9419      	str	r4, [sp, #100]	@ 0x64
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	f040 8570 	bne.w	800891a <_strtod_l+0xb92>
 8007e3a:	4652      	mov	r2, sl
 8007e3c:	465b      	mov	r3, fp
 8007e3e:	e7e5      	b.n	8007e0c <_strtod_l+0x84>
 8007e40:	2100      	movs	r1, #0
 8007e42:	e7ef      	b.n	8007e24 <_strtod_l+0x9c>
 8007e44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e46:	b13a      	cbz	r2, 8007e58 <_strtod_l+0xd0>
 8007e48:	2135      	movs	r1, #53	@ 0x35
 8007e4a:	a81c      	add	r0, sp, #112	@ 0x70
 8007e4c:	f7ff ff3a 	bl	8007cc4 <__copybits>
 8007e50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e52:	9805      	ldr	r0, [sp, #20]
 8007e54:	f7ff fb10 	bl	8007478 <_Bfree>
 8007e58:	3e01      	subs	r6, #1
 8007e5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007e5c:	2e04      	cmp	r6, #4
 8007e5e:	d806      	bhi.n	8007e6e <_strtod_l+0xe6>
 8007e60:	e8df f006 	tbb	[pc, r6]
 8007e64:	201d0314 	.word	0x201d0314
 8007e68:	14          	.byte	0x14
 8007e69:	00          	.byte	0x00
 8007e6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007e6e:	05e1      	lsls	r1, r4, #23
 8007e70:	bf48      	it	mi
 8007e72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007e76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e7a:	0d1b      	lsrs	r3, r3, #20
 8007e7c:	051b      	lsls	r3, r3, #20
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1bb      	bne.n	8007dfa <_strtod_l+0x72>
 8007e82:	f7fe fb2d 	bl	80064e0 <__errno>
 8007e86:	2322      	movs	r3, #34	@ 0x22
 8007e88:	6003      	str	r3, [r0, #0]
 8007e8a:	e7b6      	b.n	8007dfa <_strtod_l+0x72>
 8007e8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007e90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007e94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007e9c:	e7e7      	b.n	8007e6e <_strtod_l+0xe6>
 8007e9e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008020 <_strtod_l+0x298>
 8007ea2:	e7e4      	b.n	8007e6e <_strtod_l+0xe6>
 8007ea4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007ea8:	f04f 3aff 	mov.w	sl, #4294967295
 8007eac:	e7df      	b.n	8007e6e <_strtod_l+0xe6>
 8007eae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007eb0:	1c5a      	adds	r2, r3, #1
 8007eb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007eb4:	785b      	ldrb	r3, [r3, #1]
 8007eb6:	2b30      	cmp	r3, #48	@ 0x30
 8007eb8:	d0f9      	beq.n	8007eae <_strtod_l+0x126>
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d09d      	beq.n	8007dfa <_strtod_l+0x72>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	2700      	movs	r7, #0
 8007ec2:	9308      	str	r3, [sp, #32]
 8007ec4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ec6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ec8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007eca:	46b9      	mov	r9, r7
 8007ecc:	220a      	movs	r2, #10
 8007ece:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007ed0:	7805      	ldrb	r5, [r0, #0]
 8007ed2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007ed6:	b2d9      	uxtb	r1, r3
 8007ed8:	2909      	cmp	r1, #9
 8007eda:	d928      	bls.n	8007f2e <_strtod_l+0x1a6>
 8007edc:	494f      	ldr	r1, [pc, #316]	@ (800801c <_strtod_l+0x294>)
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f001 f8fe 	bl	80090e0 <strncmp>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d032      	beq.n	8007f4e <_strtod_l+0x1c6>
 8007ee8:	2000      	movs	r0, #0
 8007eea:	462a      	mov	r2, r5
 8007eec:	900a      	str	r0, [sp, #40]	@ 0x28
 8007eee:	464d      	mov	r5, r9
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	2a65      	cmp	r2, #101	@ 0x65
 8007ef4:	d001      	beq.n	8007efa <_strtod_l+0x172>
 8007ef6:	2a45      	cmp	r2, #69	@ 0x45
 8007ef8:	d114      	bne.n	8007f24 <_strtod_l+0x19c>
 8007efa:	b91d      	cbnz	r5, 8007f04 <_strtod_l+0x17c>
 8007efc:	9a08      	ldr	r2, [sp, #32]
 8007efe:	4302      	orrs	r2, r0
 8007f00:	d096      	beq.n	8007e30 <_strtod_l+0xa8>
 8007f02:	2500      	movs	r5, #0
 8007f04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007f06:	1c62      	adds	r2, r4, #1
 8007f08:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f0a:	7862      	ldrb	r2, [r4, #1]
 8007f0c:	2a2b      	cmp	r2, #43	@ 0x2b
 8007f0e:	d07a      	beq.n	8008006 <_strtod_l+0x27e>
 8007f10:	2a2d      	cmp	r2, #45	@ 0x2d
 8007f12:	d07e      	beq.n	8008012 <_strtod_l+0x28a>
 8007f14:	f04f 0c00 	mov.w	ip, #0
 8007f18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007f1c:	2909      	cmp	r1, #9
 8007f1e:	f240 8085 	bls.w	800802c <_strtod_l+0x2a4>
 8007f22:	9419      	str	r4, [sp, #100]	@ 0x64
 8007f24:	f04f 0800 	mov.w	r8, #0
 8007f28:	e0a5      	b.n	8008076 <_strtod_l+0x2ee>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	e7c8      	b.n	8007ec0 <_strtod_l+0x138>
 8007f2e:	f1b9 0f08 	cmp.w	r9, #8
 8007f32:	bfd8      	it	le
 8007f34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007f36:	f100 0001 	add.w	r0, r0, #1
 8007f3a:	bfda      	itte	le
 8007f3c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007f40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007f42:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007f46:	f109 0901 	add.w	r9, r9, #1
 8007f4a:	9019      	str	r0, [sp, #100]	@ 0x64
 8007f4c:	e7bf      	b.n	8007ece <_strtod_l+0x146>
 8007f4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f50:	1c5a      	adds	r2, r3, #1
 8007f52:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f54:	785a      	ldrb	r2, [r3, #1]
 8007f56:	f1b9 0f00 	cmp.w	r9, #0
 8007f5a:	d03b      	beq.n	8007fd4 <_strtod_l+0x24c>
 8007f5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f5e:	464d      	mov	r5, r9
 8007f60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007f64:	2b09      	cmp	r3, #9
 8007f66:	d912      	bls.n	8007f8e <_strtod_l+0x206>
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e7c2      	b.n	8007ef2 <_strtod_l+0x16a>
 8007f6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f6e:	1c5a      	adds	r2, r3, #1
 8007f70:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f72:	785a      	ldrb	r2, [r3, #1]
 8007f74:	3001      	adds	r0, #1
 8007f76:	2a30      	cmp	r2, #48	@ 0x30
 8007f78:	d0f8      	beq.n	8007f6c <_strtod_l+0x1e4>
 8007f7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007f7e:	2b08      	cmp	r3, #8
 8007f80:	f200 84d2 	bhi.w	8008928 <_strtod_l+0xba0>
 8007f84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f86:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f88:	2000      	movs	r0, #0
 8007f8a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f8c:	4605      	mov	r5, r0
 8007f8e:	3a30      	subs	r2, #48	@ 0x30
 8007f90:	f100 0301 	add.w	r3, r0, #1
 8007f94:	d018      	beq.n	8007fc8 <_strtod_l+0x240>
 8007f96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f98:	4419      	add	r1, r3
 8007f9a:	910a      	str	r1, [sp, #40]	@ 0x28
 8007f9c:	462e      	mov	r6, r5
 8007f9e:	f04f 0e0a 	mov.w	lr, #10
 8007fa2:	1c71      	adds	r1, r6, #1
 8007fa4:	eba1 0c05 	sub.w	ip, r1, r5
 8007fa8:	4563      	cmp	r3, ip
 8007faa:	dc15      	bgt.n	8007fd8 <_strtod_l+0x250>
 8007fac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007fb0:	182b      	adds	r3, r5, r0
 8007fb2:	2b08      	cmp	r3, #8
 8007fb4:	f105 0501 	add.w	r5, r5, #1
 8007fb8:	4405      	add	r5, r0
 8007fba:	dc1a      	bgt.n	8007ff2 <_strtod_l+0x26a>
 8007fbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fbe:	230a      	movs	r3, #10
 8007fc0:	fb03 2301 	mla	r3, r3, r1, r2
 8007fc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007fca:	1c51      	adds	r1, r2, #1
 8007fcc:	9119      	str	r1, [sp, #100]	@ 0x64
 8007fce:	7852      	ldrb	r2, [r2, #1]
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	e7c5      	b.n	8007f60 <_strtod_l+0x1d8>
 8007fd4:	4648      	mov	r0, r9
 8007fd6:	e7ce      	b.n	8007f76 <_strtod_l+0x1ee>
 8007fd8:	2e08      	cmp	r6, #8
 8007fda:	dc05      	bgt.n	8007fe8 <_strtod_l+0x260>
 8007fdc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007fde:	fb0e f606 	mul.w	r6, lr, r6
 8007fe2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007fe4:	460e      	mov	r6, r1
 8007fe6:	e7dc      	b.n	8007fa2 <_strtod_l+0x21a>
 8007fe8:	2910      	cmp	r1, #16
 8007fea:	bfd8      	it	le
 8007fec:	fb0e f707 	mulle.w	r7, lr, r7
 8007ff0:	e7f8      	b.n	8007fe4 <_strtod_l+0x25c>
 8007ff2:	2b0f      	cmp	r3, #15
 8007ff4:	bfdc      	itt	le
 8007ff6:	230a      	movle	r3, #10
 8007ff8:	fb03 2707 	mlale	r7, r3, r7, r2
 8007ffc:	e7e3      	b.n	8007fc6 <_strtod_l+0x23e>
 8007ffe:	2300      	movs	r3, #0
 8008000:	930a      	str	r3, [sp, #40]	@ 0x28
 8008002:	2301      	movs	r3, #1
 8008004:	e77a      	b.n	8007efc <_strtod_l+0x174>
 8008006:	f04f 0c00 	mov.w	ip, #0
 800800a:	1ca2      	adds	r2, r4, #2
 800800c:	9219      	str	r2, [sp, #100]	@ 0x64
 800800e:	78a2      	ldrb	r2, [r4, #2]
 8008010:	e782      	b.n	8007f18 <_strtod_l+0x190>
 8008012:	f04f 0c01 	mov.w	ip, #1
 8008016:	e7f8      	b.n	800800a <_strtod_l+0x282>
 8008018:	08009eec 	.word	0x08009eec
 800801c:	08009d20 	.word	0x08009d20
 8008020:	7ff00000 	.word	0x7ff00000
 8008024:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008026:	1c51      	adds	r1, r2, #1
 8008028:	9119      	str	r1, [sp, #100]	@ 0x64
 800802a:	7852      	ldrb	r2, [r2, #1]
 800802c:	2a30      	cmp	r2, #48	@ 0x30
 800802e:	d0f9      	beq.n	8008024 <_strtod_l+0x29c>
 8008030:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008034:	2908      	cmp	r1, #8
 8008036:	f63f af75 	bhi.w	8007f24 <_strtod_l+0x19c>
 800803a:	3a30      	subs	r2, #48	@ 0x30
 800803c:	9209      	str	r2, [sp, #36]	@ 0x24
 800803e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008040:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008042:	f04f 080a 	mov.w	r8, #10
 8008046:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008048:	1c56      	adds	r6, r2, #1
 800804a:	9619      	str	r6, [sp, #100]	@ 0x64
 800804c:	7852      	ldrb	r2, [r2, #1]
 800804e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008052:	f1be 0f09 	cmp.w	lr, #9
 8008056:	d939      	bls.n	80080cc <_strtod_l+0x344>
 8008058:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800805a:	1a76      	subs	r6, r6, r1
 800805c:	2e08      	cmp	r6, #8
 800805e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008062:	dc03      	bgt.n	800806c <_strtod_l+0x2e4>
 8008064:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008066:	4588      	cmp	r8, r1
 8008068:	bfa8      	it	ge
 800806a:	4688      	movge	r8, r1
 800806c:	f1bc 0f00 	cmp.w	ip, #0
 8008070:	d001      	beq.n	8008076 <_strtod_l+0x2ee>
 8008072:	f1c8 0800 	rsb	r8, r8, #0
 8008076:	2d00      	cmp	r5, #0
 8008078:	d14e      	bne.n	8008118 <_strtod_l+0x390>
 800807a:	9908      	ldr	r1, [sp, #32]
 800807c:	4308      	orrs	r0, r1
 800807e:	f47f aebc 	bne.w	8007dfa <_strtod_l+0x72>
 8008082:	2b00      	cmp	r3, #0
 8008084:	f47f aed4 	bne.w	8007e30 <_strtod_l+0xa8>
 8008088:	2a69      	cmp	r2, #105	@ 0x69
 800808a:	d028      	beq.n	80080de <_strtod_l+0x356>
 800808c:	dc25      	bgt.n	80080da <_strtod_l+0x352>
 800808e:	2a49      	cmp	r2, #73	@ 0x49
 8008090:	d025      	beq.n	80080de <_strtod_l+0x356>
 8008092:	2a4e      	cmp	r2, #78	@ 0x4e
 8008094:	f47f aecc 	bne.w	8007e30 <_strtod_l+0xa8>
 8008098:	499a      	ldr	r1, [pc, #616]	@ (8008304 <_strtod_l+0x57c>)
 800809a:	a819      	add	r0, sp, #100	@ 0x64
 800809c:	f001 fb38 	bl	8009710 <__match>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f43f aec5 	beq.w	8007e30 <_strtod_l+0xa8>
 80080a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	2b28      	cmp	r3, #40	@ 0x28
 80080ac:	d12e      	bne.n	800810c <_strtod_l+0x384>
 80080ae:	4996      	ldr	r1, [pc, #600]	@ (8008308 <_strtod_l+0x580>)
 80080b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80080b2:	a819      	add	r0, sp, #100	@ 0x64
 80080b4:	f001 fb40 	bl	8009738 <__hexnan>
 80080b8:	2805      	cmp	r0, #5
 80080ba:	d127      	bne.n	800810c <_strtod_l+0x384>
 80080bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80080c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80080c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80080ca:	e696      	b.n	8007dfa <_strtod_l+0x72>
 80080cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080ce:	fb08 2101 	mla	r1, r8, r1, r2
 80080d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80080d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80080d8:	e7b5      	b.n	8008046 <_strtod_l+0x2be>
 80080da:	2a6e      	cmp	r2, #110	@ 0x6e
 80080dc:	e7da      	b.n	8008094 <_strtod_l+0x30c>
 80080de:	498b      	ldr	r1, [pc, #556]	@ (800830c <_strtod_l+0x584>)
 80080e0:	a819      	add	r0, sp, #100	@ 0x64
 80080e2:	f001 fb15 	bl	8009710 <__match>
 80080e6:	2800      	cmp	r0, #0
 80080e8:	f43f aea2 	beq.w	8007e30 <_strtod_l+0xa8>
 80080ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080ee:	4988      	ldr	r1, [pc, #544]	@ (8008310 <_strtod_l+0x588>)
 80080f0:	3b01      	subs	r3, #1
 80080f2:	a819      	add	r0, sp, #100	@ 0x64
 80080f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80080f6:	f001 fb0b 	bl	8009710 <__match>
 80080fa:	b910      	cbnz	r0, 8008102 <_strtod_l+0x37a>
 80080fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080fe:	3301      	adds	r3, #1
 8008100:	9319      	str	r3, [sp, #100]	@ 0x64
 8008102:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008320 <_strtod_l+0x598>
 8008106:	f04f 0a00 	mov.w	sl, #0
 800810a:	e676      	b.n	8007dfa <_strtod_l+0x72>
 800810c:	4881      	ldr	r0, [pc, #516]	@ (8008314 <_strtod_l+0x58c>)
 800810e:	f001 f83b 	bl	8009188 <nan>
 8008112:	ec5b ab10 	vmov	sl, fp, d0
 8008116:	e670      	b.n	8007dfa <_strtod_l+0x72>
 8008118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800811a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800811c:	eba8 0303 	sub.w	r3, r8, r3
 8008120:	f1b9 0f00 	cmp.w	r9, #0
 8008124:	bf08      	it	eq
 8008126:	46a9      	moveq	r9, r5
 8008128:	2d10      	cmp	r5, #16
 800812a:	9309      	str	r3, [sp, #36]	@ 0x24
 800812c:	462c      	mov	r4, r5
 800812e:	bfa8      	it	ge
 8008130:	2410      	movge	r4, #16
 8008132:	f7f8 fa07 	bl	8000544 <__aeabi_ui2d>
 8008136:	2d09      	cmp	r5, #9
 8008138:	4682      	mov	sl, r0
 800813a:	468b      	mov	fp, r1
 800813c:	dc13      	bgt.n	8008166 <_strtod_l+0x3de>
 800813e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008140:	2b00      	cmp	r3, #0
 8008142:	f43f ae5a 	beq.w	8007dfa <_strtod_l+0x72>
 8008146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008148:	dd78      	ble.n	800823c <_strtod_l+0x4b4>
 800814a:	2b16      	cmp	r3, #22
 800814c:	dc5f      	bgt.n	800820e <_strtod_l+0x486>
 800814e:	4972      	ldr	r1, [pc, #456]	@ (8008318 <_strtod_l+0x590>)
 8008150:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008154:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008158:	4652      	mov	r2, sl
 800815a:	465b      	mov	r3, fp
 800815c:	f7f8 fa6c 	bl	8000638 <__aeabi_dmul>
 8008160:	4682      	mov	sl, r0
 8008162:	468b      	mov	fp, r1
 8008164:	e649      	b.n	8007dfa <_strtod_l+0x72>
 8008166:	4b6c      	ldr	r3, [pc, #432]	@ (8008318 <_strtod_l+0x590>)
 8008168:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800816c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008170:	f7f8 fa62 	bl	8000638 <__aeabi_dmul>
 8008174:	4682      	mov	sl, r0
 8008176:	4638      	mov	r0, r7
 8008178:	468b      	mov	fp, r1
 800817a:	f7f8 f9e3 	bl	8000544 <__aeabi_ui2d>
 800817e:	4602      	mov	r2, r0
 8008180:	460b      	mov	r3, r1
 8008182:	4650      	mov	r0, sl
 8008184:	4659      	mov	r1, fp
 8008186:	f7f8 f8a1 	bl	80002cc <__adddf3>
 800818a:	2d0f      	cmp	r5, #15
 800818c:	4682      	mov	sl, r0
 800818e:	468b      	mov	fp, r1
 8008190:	ddd5      	ble.n	800813e <_strtod_l+0x3b6>
 8008192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008194:	1b2c      	subs	r4, r5, r4
 8008196:	441c      	add	r4, r3
 8008198:	2c00      	cmp	r4, #0
 800819a:	f340 8093 	ble.w	80082c4 <_strtod_l+0x53c>
 800819e:	f014 030f 	ands.w	r3, r4, #15
 80081a2:	d00a      	beq.n	80081ba <_strtod_l+0x432>
 80081a4:	495c      	ldr	r1, [pc, #368]	@ (8008318 <_strtod_l+0x590>)
 80081a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80081aa:	4652      	mov	r2, sl
 80081ac:	465b      	mov	r3, fp
 80081ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081b2:	f7f8 fa41 	bl	8000638 <__aeabi_dmul>
 80081b6:	4682      	mov	sl, r0
 80081b8:	468b      	mov	fp, r1
 80081ba:	f034 040f 	bics.w	r4, r4, #15
 80081be:	d073      	beq.n	80082a8 <_strtod_l+0x520>
 80081c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80081c4:	dd49      	ble.n	800825a <_strtod_l+0x4d2>
 80081c6:	2400      	movs	r4, #0
 80081c8:	46a0      	mov	r8, r4
 80081ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80081cc:	46a1      	mov	r9, r4
 80081ce:	9a05      	ldr	r2, [sp, #20]
 80081d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008320 <_strtod_l+0x598>
 80081d4:	2322      	movs	r3, #34	@ 0x22
 80081d6:	6013      	str	r3, [r2, #0]
 80081d8:	f04f 0a00 	mov.w	sl, #0
 80081dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f43f ae0b 	beq.w	8007dfa <_strtod_l+0x72>
 80081e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081e6:	9805      	ldr	r0, [sp, #20]
 80081e8:	f7ff f946 	bl	8007478 <_Bfree>
 80081ec:	9805      	ldr	r0, [sp, #20]
 80081ee:	4649      	mov	r1, r9
 80081f0:	f7ff f942 	bl	8007478 <_Bfree>
 80081f4:	9805      	ldr	r0, [sp, #20]
 80081f6:	4641      	mov	r1, r8
 80081f8:	f7ff f93e 	bl	8007478 <_Bfree>
 80081fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081fe:	9805      	ldr	r0, [sp, #20]
 8008200:	f7ff f93a 	bl	8007478 <_Bfree>
 8008204:	9805      	ldr	r0, [sp, #20]
 8008206:	4621      	mov	r1, r4
 8008208:	f7ff f936 	bl	8007478 <_Bfree>
 800820c:	e5f5      	b.n	8007dfa <_strtod_l+0x72>
 800820e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008210:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008214:	4293      	cmp	r3, r2
 8008216:	dbbc      	blt.n	8008192 <_strtod_l+0x40a>
 8008218:	4c3f      	ldr	r4, [pc, #252]	@ (8008318 <_strtod_l+0x590>)
 800821a:	f1c5 050f 	rsb	r5, r5, #15
 800821e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008222:	4652      	mov	r2, sl
 8008224:	465b      	mov	r3, fp
 8008226:	e9d1 0100 	ldrd	r0, r1, [r1]
 800822a:	f7f8 fa05 	bl	8000638 <__aeabi_dmul>
 800822e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008230:	1b5d      	subs	r5, r3, r5
 8008232:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008236:	e9d4 2300 	ldrd	r2, r3, [r4]
 800823a:	e78f      	b.n	800815c <_strtod_l+0x3d4>
 800823c:	3316      	adds	r3, #22
 800823e:	dba8      	blt.n	8008192 <_strtod_l+0x40a>
 8008240:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008242:	eba3 0808 	sub.w	r8, r3, r8
 8008246:	4b34      	ldr	r3, [pc, #208]	@ (8008318 <_strtod_l+0x590>)
 8008248:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800824c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008250:	4650      	mov	r0, sl
 8008252:	4659      	mov	r1, fp
 8008254:	f7f8 fb1a 	bl	800088c <__aeabi_ddiv>
 8008258:	e782      	b.n	8008160 <_strtod_l+0x3d8>
 800825a:	2300      	movs	r3, #0
 800825c:	4f2f      	ldr	r7, [pc, #188]	@ (800831c <_strtod_l+0x594>)
 800825e:	1124      	asrs	r4, r4, #4
 8008260:	4650      	mov	r0, sl
 8008262:	4659      	mov	r1, fp
 8008264:	461e      	mov	r6, r3
 8008266:	2c01      	cmp	r4, #1
 8008268:	dc21      	bgt.n	80082ae <_strtod_l+0x526>
 800826a:	b10b      	cbz	r3, 8008270 <_strtod_l+0x4e8>
 800826c:	4682      	mov	sl, r0
 800826e:	468b      	mov	fp, r1
 8008270:	492a      	ldr	r1, [pc, #168]	@ (800831c <_strtod_l+0x594>)
 8008272:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008276:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800827a:	4652      	mov	r2, sl
 800827c:	465b      	mov	r3, fp
 800827e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008282:	f7f8 f9d9 	bl	8000638 <__aeabi_dmul>
 8008286:	4b26      	ldr	r3, [pc, #152]	@ (8008320 <_strtod_l+0x598>)
 8008288:	460a      	mov	r2, r1
 800828a:	400b      	ands	r3, r1
 800828c:	4925      	ldr	r1, [pc, #148]	@ (8008324 <_strtod_l+0x59c>)
 800828e:	428b      	cmp	r3, r1
 8008290:	4682      	mov	sl, r0
 8008292:	d898      	bhi.n	80081c6 <_strtod_l+0x43e>
 8008294:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008298:	428b      	cmp	r3, r1
 800829a:	bf86      	itte	hi
 800829c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008328 <_strtod_l+0x5a0>
 80082a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80082a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80082a8:	2300      	movs	r3, #0
 80082aa:	9308      	str	r3, [sp, #32]
 80082ac:	e076      	b.n	800839c <_strtod_l+0x614>
 80082ae:	07e2      	lsls	r2, r4, #31
 80082b0:	d504      	bpl.n	80082bc <_strtod_l+0x534>
 80082b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082b6:	f7f8 f9bf 	bl	8000638 <__aeabi_dmul>
 80082ba:	2301      	movs	r3, #1
 80082bc:	3601      	adds	r6, #1
 80082be:	1064      	asrs	r4, r4, #1
 80082c0:	3708      	adds	r7, #8
 80082c2:	e7d0      	b.n	8008266 <_strtod_l+0x4de>
 80082c4:	d0f0      	beq.n	80082a8 <_strtod_l+0x520>
 80082c6:	4264      	negs	r4, r4
 80082c8:	f014 020f 	ands.w	r2, r4, #15
 80082cc:	d00a      	beq.n	80082e4 <_strtod_l+0x55c>
 80082ce:	4b12      	ldr	r3, [pc, #72]	@ (8008318 <_strtod_l+0x590>)
 80082d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082d4:	4650      	mov	r0, sl
 80082d6:	4659      	mov	r1, fp
 80082d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082dc:	f7f8 fad6 	bl	800088c <__aeabi_ddiv>
 80082e0:	4682      	mov	sl, r0
 80082e2:	468b      	mov	fp, r1
 80082e4:	1124      	asrs	r4, r4, #4
 80082e6:	d0df      	beq.n	80082a8 <_strtod_l+0x520>
 80082e8:	2c1f      	cmp	r4, #31
 80082ea:	dd1f      	ble.n	800832c <_strtod_l+0x5a4>
 80082ec:	2400      	movs	r4, #0
 80082ee:	46a0      	mov	r8, r4
 80082f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80082f2:	46a1      	mov	r9, r4
 80082f4:	9a05      	ldr	r2, [sp, #20]
 80082f6:	2322      	movs	r3, #34	@ 0x22
 80082f8:	f04f 0a00 	mov.w	sl, #0
 80082fc:	f04f 0b00 	mov.w	fp, #0
 8008300:	6013      	str	r3, [r2, #0]
 8008302:	e76b      	b.n	80081dc <_strtod_l+0x454>
 8008304:	08009c0e 	.word	0x08009c0e
 8008308:	08009ed8 	.word	0x08009ed8
 800830c:	08009c06 	.word	0x08009c06
 8008310:	08009c3d 	.word	0x08009c3d
 8008314:	08009d76 	.word	0x08009d76
 8008318:	08009e10 	.word	0x08009e10
 800831c:	08009de8 	.word	0x08009de8
 8008320:	7ff00000 	.word	0x7ff00000
 8008324:	7ca00000 	.word	0x7ca00000
 8008328:	7fefffff 	.word	0x7fefffff
 800832c:	f014 0310 	ands.w	r3, r4, #16
 8008330:	bf18      	it	ne
 8008332:	236a      	movne	r3, #106	@ 0x6a
 8008334:	4ea9      	ldr	r6, [pc, #676]	@ (80085dc <_strtod_l+0x854>)
 8008336:	9308      	str	r3, [sp, #32]
 8008338:	4650      	mov	r0, sl
 800833a:	4659      	mov	r1, fp
 800833c:	2300      	movs	r3, #0
 800833e:	07e7      	lsls	r7, r4, #31
 8008340:	d504      	bpl.n	800834c <_strtod_l+0x5c4>
 8008342:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008346:	f7f8 f977 	bl	8000638 <__aeabi_dmul>
 800834a:	2301      	movs	r3, #1
 800834c:	1064      	asrs	r4, r4, #1
 800834e:	f106 0608 	add.w	r6, r6, #8
 8008352:	d1f4      	bne.n	800833e <_strtod_l+0x5b6>
 8008354:	b10b      	cbz	r3, 800835a <_strtod_l+0x5d2>
 8008356:	4682      	mov	sl, r0
 8008358:	468b      	mov	fp, r1
 800835a:	9b08      	ldr	r3, [sp, #32]
 800835c:	b1b3      	cbz	r3, 800838c <_strtod_l+0x604>
 800835e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008362:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008366:	2b00      	cmp	r3, #0
 8008368:	4659      	mov	r1, fp
 800836a:	dd0f      	ble.n	800838c <_strtod_l+0x604>
 800836c:	2b1f      	cmp	r3, #31
 800836e:	dd56      	ble.n	800841e <_strtod_l+0x696>
 8008370:	2b34      	cmp	r3, #52	@ 0x34
 8008372:	bfde      	ittt	le
 8008374:	f04f 33ff 	movle.w	r3, #4294967295
 8008378:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800837c:	4093      	lslle	r3, r2
 800837e:	f04f 0a00 	mov.w	sl, #0
 8008382:	bfcc      	ite	gt
 8008384:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008388:	ea03 0b01 	andle.w	fp, r3, r1
 800838c:	2200      	movs	r2, #0
 800838e:	2300      	movs	r3, #0
 8008390:	4650      	mov	r0, sl
 8008392:	4659      	mov	r1, fp
 8008394:	f7f8 fbb8 	bl	8000b08 <__aeabi_dcmpeq>
 8008398:	2800      	cmp	r0, #0
 800839a:	d1a7      	bne.n	80082ec <_strtod_l+0x564>
 800839c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800839e:	9300      	str	r3, [sp, #0]
 80083a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80083a2:	9805      	ldr	r0, [sp, #20]
 80083a4:	462b      	mov	r3, r5
 80083a6:	464a      	mov	r2, r9
 80083a8:	f7ff f8ce 	bl	8007548 <__s2b>
 80083ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f43f af09 	beq.w	80081c6 <_strtod_l+0x43e>
 80083b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	eba3 0308 	sub.w	r3, r3, r8
 80083be:	bfa8      	it	ge
 80083c0:	2300      	movge	r3, #0
 80083c2:	9312      	str	r3, [sp, #72]	@ 0x48
 80083c4:	2400      	movs	r4, #0
 80083c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80083ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80083cc:	46a0      	mov	r8, r4
 80083ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083d0:	9805      	ldr	r0, [sp, #20]
 80083d2:	6859      	ldr	r1, [r3, #4]
 80083d4:	f7ff f810 	bl	80073f8 <_Balloc>
 80083d8:	4681      	mov	r9, r0
 80083da:	2800      	cmp	r0, #0
 80083dc:	f43f aef7 	beq.w	80081ce <_strtod_l+0x446>
 80083e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083e2:	691a      	ldr	r2, [r3, #16]
 80083e4:	3202      	adds	r2, #2
 80083e6:	f103 010c 	add.w	r1, r3, #12
 80083ea:	0092      	lsls	r2, r2, #2
 80083ec:	300c      	adds	r0, #12
 80083ee:	f000 febb 	bl	8009168 <memcpy>
 80083f2:	ec4b ab10 	vmov	d0, sl, fp
 80083f6:	9805      	ldr	r0, [sp, #20]
 80083f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80083fa:	a91b      	add	r1, sp, #108	@ 0x6c
 80083fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008400:	f7ff fbd6 	bl	8007bb0 <__d2b>
 8008404:	901a      	str	r0, [sp, #104]	@ 0x68
 8008406:	2800      	cmp	r0, #0
 8008408:	f43f aee1 	beq.w	80081ce <_strtod_l+0x446>
 800840c:	9805      	ldr	r0, [sp, #20]
 800840e:	2101      	movs	r1, #1
 8008410:	f7ff f930 	bl	8007674 <__i2b>
 8008414:	4680      	mov	r8, r0
 8008416:	b948      	cbnz	r0, 800842c <_strtod_l+0x6a4>
 8008418:	f04f 0800 	mov.w	r8, #0
 800841c:	e6d7      	b.n	80081ce <_strtod_l+0x446>
 800841e:	f04f 32ff 	mov.w	r2, #4294967295
 8008422:	fa02 f303 	lsl.w	r3, r2, r3
 8008426:	ea03 0a0a 	and.w	sl, r3, sl
 800842a:	e7af      	b.n	800838c <_strtod_l+0x604>
 800842c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800842e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008430:	2d00      	cmp	r5, #0
 8008432:	bfab      	itete	ge
 8008434:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008436:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008438:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800843a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800843c:	bfac      	ite	ge
 800843e:	18ef      	addge	r7, r5, r3
 8008440:	1b5e      	sublt	r6, r3, r5
 8008442:	9b08      	ldr	r3, [sp, #32]
 8008444:	1aed      	subs	r5, r5, r3
 8008446:	4415      	add	r5, r2
 8008448:	4b65      	ldr	r3, [pc, #404]	@ (80085e0 <_strtod_l+0x858>)
 800844a:	3d01      	subs	r5, #1
 800844c:	429d      	cmp	r5, r3
 800844e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008452:	da50      	bge.n	80084f6 <_strtod_l+0x76e>
 8008454:	1b5b      	subs	r3, r3, r5
 8008456:	2b1f      	cmp	r3, #31
 8008458:	eba2 0203 	sub.w	r2, r2, r3
 800845c:	f04f 0101 	mov.w	r1, #1
 8008460:	dc3d      	bgt.n	80084de <_strtod_l+0x756>
 8008462:	fa01 f303 	lsl.w	r3, r1, r3
 8008466:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008468:	2300      	movs	r3, #0
 800846a:	9310      	str	r3, [sp, #64]	@ 0x40
 800846c:	18bd      	adds	r5, r7, r2
 800846e:	9b08      	ldr	r3, [sp, #32]
 8008470:	42af      	cmp	r7, r5
 8008472:	4416      	add	r6, r2
 8008474:	441e      	add	r6, r3
 8008476:	463b      	mov	r3, r7
 8008478:	bfa8      	it	ge
 800847a:	462b      	movge	r3, r5
 800847c:	42b3      	cmp	r3, r6
 800847e:	bfa8      	it	ge
 8008480:	4633      	movge	r3, r6
 8008482:	2b00      	cmp	r3, #0
 8008484:	bfc2      	ittt	gt
 8008486:	1aed      	subgt	r5, r5, r3
 8008488:	1af6      	subgt	r6, r6, r3
 800848a:	1aff      	subgt	r7, r7, r3
 800848c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800848e:	2b00      	cmp	r3, #0
 8008490:	dd16      	ble.n	80084c0 <_strtod_l+0x738>
 8008492:	4641      	mov	r1, r8
 8008494:	9805      	ldr	r0, [sp, #20]
 8008496:	461a      	mov	r2, r3
 8008498:	f7ff f9a4 	bl	80077e4 <__pow5mult>
 800849c:	4680      	mov	r8, r0
 800849e:	2800      	cmp	r0, #0
 80084a0:	d0ba      	beq.n	8008418 <_strtod_l+0x690>
 80084a2:	4601      	mov	r1, r0
 80084a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80084a6:	9805      	ldr	r0, [sp, #20]
 80084a8:	f7ff f8fa 	bl	80076a0 <__multiply>
 80084ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80084ae:	2800      	cmp	r0, #0
 80084b0:	f43f ae8d 	beq.w	80081ce <_strtod_l+0x446>
 80084b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084b6:	9805      	ldr	r0, [sp, #20]
 80084b8:	f7fe ffde 	bl	8007478 <_Bfree>
 80084bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084be:	931a      	str	r3, [sp, #104]	@ 0x68
 80084c0:	2d00      	cmp	r5, #0
 80084c2:	dc1d      	bgt.n	8008500 <_strtod_l+0x778>
 80084c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	dd23      	ble.n	8008512 <_strtod_l+0x78a>
 80084ca:	4649      	mov	r1, r9
 80084cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80084ce:	9805      	ldr	r0, [sp, #20]
 80084d0:	f7ff f988 	bl	80077e4 <__pow5mult>
 80084d4:	4681      	mov	r9, r0
 80084d6:	b9e0      	cbnz	r0, 8008512 <_strtod_l+0x78a>
 80084d8:	f04f 0900 	mov.w	r9, #0
 80084dc:	e677      	b.n	80081ce <_strtod_l+0x446>
 80084de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80084e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80084e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80084ea:	35e2      	adds	r5, #226	@ 0xe2
 80084ec:	fa01 f305 	lsl.w	r3, r1, r5
 80084f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80084f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80084f4:	e7ba      	b.n	800846c <_strtod_l+0x6e4>
 80084f6:	2300      	movs	r3, #0
 80084f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80084fa:	2301      	movs	r3, #1
 80084fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084fe:	e7b5      	b.n	800846c <_strtod_l+0x6e4>
 8008500:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008502:	9805      	ldr	r0, [sp, #20]
 8008504:	462a      	mov	r2, r5
 8008506:	f7ff f9c7 	bl	8007898 <__lshift>
 800850a:	901a      	str	r0, [sp, #104]	@ 0x68
 800850c:	2800      	cmp	r0, #0
 800850e:	d1d9      	bne.n	80084c4 <_strtod_l+0x73c>
 8008510:	e65d      	b.n	80081ce <_strtod_l+0x446>
 8008512:	2e00      	cmp	r6, #0
 8008514:	dd07      	ble.n	8008526 <_strtod_l+0x79e>
 8008516:	4649      	mov	r1, r9
 8008518:	9805      	ldr	r0, [sp, #20]
 800851a:	4632      	mov	r2, r6
 800851c:	f7ff f9bc 	bl	8007898 <__lshift>
 8008520:	4681      	mov	r9, r0
 8008522:	2800      	cmp	r0, #0
 8008524:	d0d8      	beq.n	80084d8 <_strtod_l+0x750>
 8008526:	2f00      	cmp	r7, #0
 8008528:	dd08      	ble.n	800853c <_strtod_l+0x7b4>
 800852a:	4641      	mov	r1, r8
 800852c:	9805      	ldr	r0, [sp, #20]
 800852e:	463a      	mov	r2, r7
 8008530:	f7ff f9b2 	bl	8007898 <__lshift>
 8008534:	4680      	mov	r8, r0
 8008536:	2800      	cmp	r0, #0
 8008538:	f43f ae49 	beq.w	80081ce <_strtod_l+0x446>
 800853c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800853e:	9805      	ldr	r0, [sp, #20]
 8008540:	464a      	mov	r2, r9
 8008542:	f7ff fa31 	bl	80079a8 <__mdiff>
 8008546:	4604      	mov	r4, r0
 8008548:	2800      	cmp	r0, #0
 800854a:	f43f ae40 	beq.w	80081ce <_strtod_l+0x446>
 800854e:	68c3      	ldr	r3, [r0, #12]
 8008550:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008552:	2300      	movs	r3, #0
 8008554:	60c3      	str	r3, [r0, #12]
 8008556:	4641      	mov	r1, r8
 8008558:	f7ff fa0a 	bl	8007970 <__mcmp>
 800855c:	2800      	cmp	r0, #0
 800855e:	da45      	bge.n	80085ec <_strtod_l+0x864>
 8008560:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008562:	ea53 030a 	orrs.w	r3, r3, sl
 8008566:	d16b      	bne.n	8008640 <_strtod_l+0x8b8>
 8008568:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800856c:	2b00      	cmp	r3, #0
 800856e:	d167      	bne.n	8008640 <_strtod_l+0x8b8>
 8008570:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008574:	0d1b      	lsrs	r3, r3, #20
 8008576:	051b      	lsls	r3, r3, #20
 8008578:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800857c:	d960      	bls.n	8008640 <_strtod_l+0x8b8>
 800857e:	6963      	ldr	r3, [r4, #20]
 8008580:	b913      	cbnz	r3, 8008588 <_strtod_l+0x800>
 8008582:	6923      	ldr	r3, [r4, #16]
 8008584:	2b01      	cmp	r3, #1
 8008586:	dd5b      	ble.n	8008640 <_strtod_l+0x8b8>
 8008588:	4621      	mov	r1, r4
 800858a:	2201      	movs	r2, #1
 800858c:	9805      	ldr	r0, [sp, #20]
 800858e:	f7ff f983 	bl	8007898 <__lshift>
 8008592:	4641      	mov	r1, r8
 8008594:	4604      	mov	r4, r0
 8008596:	f7ff f9eb 	bl	8007970 <__mcmp>
 800859a:	2800      	cmp	r0, #0
 800859c:	dd50      	ble.n	8008640 <_strtod_l+0x8b8>
 800859e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80085a2:	9a08      	ldr	r2, [sp, #32]
 80085a4:	0d1b      	lsrs	r3, r3, #20
 80085a6:	051b      	lsls	r3, r3, #20
 80085a8:	2a00      	cmp	r2, #0
 80085aa:	d06a      	beq.n	8008682 <_strtod_l+0x8fa>
 80085ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80085b0:	d867      	bhi.n	8008682 <_strtod_l+0x8fa>
 80085b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80085b6:	f67f ae9d 	bls.w	80082f4 <_strtod_l+0x56c>
 80085ba:	4b0a      	ldr	r3, [pc, #40]	@ (80085e4 <_strtod_l+0x85c>)
 80085bc:	4650      	mov	r0, sl
 80085be:	4659      	mov	r1, fp
 80085c0:	2200      	movs	r2, #0
 80085c2:	f7f8 f839 	bl	8000638 <__aeabi_dmul>
 80085c6:	4b08      	ldr	r3, [pc, #32]	@ (80085e8 <_strtod_l+0x860>)
 80085c8:	400b      	ands	r3, r1
 80085ca:	4682      	mov	sl, r0
 80085cc:	468b      	mov	fp, r1
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f47f ae08 	bne.w	80081e4 <_strtod_l+0x45c>
 80085d4:	9a05      	ldr	r2, [sp, #20]
 80085d6:	2322      	movs	r3, #34	@ 0x22
 80085d8:	6013      	str	r3, [r2, #0]
 80085da:	e603      	b.n	80081e4 <_strtod_l+0x45c>
 80085dc:	08009f00 	.word	0x08009f00
 80085e0:	fffffc02 	.word	0xfffffc02
 80085e4:	39500000 	.word	0x39500000
 80085e8:	7ff00000 	.word	0x7ff00000
 80085ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80085f0:	d165      	bne.n	80086be <_strtod_l+0x936>
 80085f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80085f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085f8:	b35a      	cbz	r2, 8008652 <_strtod_l+0x8ca>
 80085fa:	4a9f      	ldr	r2, [pc, #636]	@ (8008878 <_strtod_l+0xaf0>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d12b      	bne.n	8008658 <_strtod_l+0x8d0>
 8008600:	9b08      	ldr	r3, [sp, #32]
 8008602:	4651      	mov	r1, sl
 8008604:	b303      	cbz	r3, 8008648 <_strtod_l+0x8c0>
 8008606:	4b9d      	ldr	r3, [pc, #628]	@ (800887c <_strtod_l+0xaf4>)
 8008608:	465a      	mov	r2, fp
 800860a:	4013      	ands	r3, r2
 800860c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008610:	f04f 32ff 	mov.w	r2, #4294967295
 8008614:	d81b      	bhi.n	800864e <_strtod_l+0x8c6>
 8008616:	0d1b      	lsrs	r3, r3, #20
 8008618:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800861c:	fa02 f303 	lsl.w	r3, r2, r3
 8008620:	4299      	cmp	r1, r3
 8008622:	d119      	bne.n	8008658 <_strtod_l+0x8d0>
 8008624:	4b96      	ldr	r3, [pc, #600]	@ (8008880 <_strtod_l+0xaf8>)
 8008626:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008628:	429a      	cmp	r2, r3
 800862a:	d102      	bne.n	8008632 <_strtod_l+0x8aa>
 800862c:	3101      	adds	r1, #1
 800862e:	f43f adce 	beq.w	80081ce <_strtod_l+0x446>
 8008632:	4b92      	ldr	r3, [pc, #584]	@ (800887c <_strtod_l+0xaf4>)
 8008634:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008636:	401a      	ands	r2, r3
 8008638:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800863c:	f04f 0a00 	mov.w	sl, #0
 8008640:	9b08      	ldr	r3, [sp, #32]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1b9      	bne.n	80085ba <_strtod_l+0x832>
 8008646:	e5cd      	b.n	80081e4 <_strtod_l+0x45c>
 8008648:	f04f 33ff 	mov.w	r3, #4294967295
 800864c:	e7e8      	b.n	8008620 <_strtod_l+0x898>
 800864e:	4613      	mov	r3, r2
 8008650:	e7e6      	b.n	8008620 <_strtod_l+0x898>
 8008652:	ea53 030a 	orrs.w	r3, r3, sl
 8008656:	d0a2      	beq.n	800859e <_strtod_l+0x816>
 8008658:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800865a:	b1db      	cbz	r3, 8008694 <_strtod_l+0x90c>
 800865c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800865e:	4213      	tst	r3, r2
 8008660:	d0ee      	beq.n	8008640 <_strtod_l+0x8b8>
 8008662:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008664:	9a08      	ldr	r2, [sp, #32]
 8008666:	4650      	mov	r0, sl
 8008668:	4659      	mov	r1, fp
 800866a:	b1bb      	cbz	r3, 800869c <_strtod_l+0x914>
 800866c:	f7ff fb6e 	bl	8007d4c <sulp>
 8008670:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008674:	ec53 2b10 	vmov	r2, r3, d0
 8008678:	f7f7 fe28 	bl	80002cc <__adddf3>
 800867c:	4682      	mov	sl, r0
 800867e:	468b      	mov	fp, r1
 8008680:	e7de      	b.n	8008640 <_strtod_l+0x8b8>
 8008682:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008686:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800868a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800868e:	f04f 3aff 	mov.w	sl, #4294967295
 8008692:	e7d5      	b.n	8008640 <_strtod_l+0x8b8>
 8008694:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008696:	ea13 0f0a 	tst.w	r3, sl
 800869a:	e7e1      	b.n	8008660 <_strtod_l+0x8d8>
 800869c:	f7ff fb56 	bl	8007d4c <sulp>
 80086a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086a4:	ec53 2b10 	vmov	r2, r3, d0
 80086a8:	f7f7 fe0e 	bl	80002c8 <__aeabi_dsub>
 80086ac:	2200      	movs	r2, #0
 80086ae:	2300      	movs	r3, #0
 80086b0:	4682      	mov	sl, r0
 80086b2:	468b      	mov	fp, r1
 80086b4:	f7f8 fa28 	bl	8000b08 <__aeabi_dcmpeq>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d0c1      	beq.n	8008640 <_strtod_l+0x8b8>
 80086bc:	e61a      	b.n	80082f4 <_strtod_l+0x56c>
 80086be:	4641      	mov	r1, r8
 80086c0:	4620      	mov	r0, r4
 80086c2:	f7ff facd 	bl	8007c60 <__ratio>
 80086c6:	ec57 6b10 	vmov	r6, r7, d0
 80086ca:	2200      	movs	r2, #0
 80086cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80086d0:	4630      	mov	r0, r6
 80086d2:	4639      	mov	r1, r7
 80086d4:	f7f8 fa2c 	bl	8000b30 <__aeabi_dcmple>
 80086d8:	2800      	cmp	r0, #0
 80086da:	d06f      	beq.n	80087bc <_strtod_l+0xa34>
 80086dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d17a      	bne.n	80087d8 <_strtod_l+0xa50>
 80086e2:	f1ba 0f00 	cmp.w	sl, #0
 80086e6:	d158      	bne.n	800879a <_strtod_l+0xa12>
 80086e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d15a      	bne.n	80087a8 <_strtod_l+0xa20>
 80086f2:	4b64      	ldr	r3, [pc, #400]	@ (8008884 <_strtod_l+0xafc>)
 80086f4:	2200      	movs	r2, #0
 80086f6:	4630      	mov	r0, r6
 80086f8:	4639      	mov	r1, r7
 80086fa:	f7f8 fa0f 	bl	8000b1c <__aeabi_dcmplt>
 80086fe:	2800      	cmp	r0, #0
 8008700:	d159      	bne.n	80087b6 <_strtod_l+0xa2e>
 8008702:	4630      	mov	r0, r6
 8008704:	4639      	mov	r1, r7
 8008706:	4b60      	ldr	r3, [pc, #384]	@ (8008888 <_strtod_l+0xb00>)
 8008708:	2200      	movs	r2, #0
 800870a:	f7f7 ff95 	bl	8000638 <__aeabi_dmul>
 800870e:	4606      	mov	r6, r0
 8008710:	460f      	mov	r7, r1
 8008712:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008716:	9606      	str	r6, [sp, #24]
 8008718:	9307      	str	r3, [sp, #28]
 800871a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800871e:	4d57      	ldr	r5, [pc, #348]	@ (800887c <_strtod_l+0xaf4>)
 8008720:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008724:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008726:	401d      	ands	r5, r3
 8008728:	4b58      	ldr	r3, [pc, #352]	@ (800888c <_strtod_l+0xb04>)
 800872a:	429d      	cmp	r5, r3
 800872c:	f040 80b2 	bne.w	8008894 <_strtod_l+0xb0c>
 8008730:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008732:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008736:	ec4b ab10 	vmov	d0, sl, fp
 800873a:	f7ff f9c9 	bl	8007ad0 <__ulp>
 800873e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008742:	ec51 0b10 	vmov	r0, r1, d0
 8008746:	f7f7 ff77 	bl	8000638 <__aeabi_dmul>
 800874a:	4652      	mov	r2, sl
 800874c:	465b      	mov	r3, fp
 800874e:	f7f7 fdbd 	bl	80002cc <__adddf3>
 8008752:	460b      	mov	r3, r1
 8008754:	4949      	ldr	r1, [pc, #292]	@ (800887c <_strtod_l+0xaf4>)
 8008756:	4a4e      	ldr	r2, [pc, #312]	@ (8008890 <_strtod_l+0xb08>)
 8008758:	4019      	ands	r1, r3
 800875a:	4291      	cmp	r1, r2
 800875c:	4682      	mov	sl, r0
 800875e:	d942      	bls.n	80087e6 <_strtod_l+0xa5e>
 8008760:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008762:	4b47      	ldr	r3, [pc, #284]	@ (8008880 <_strtod_l+0xaf8>)
 8008764:	429a      	cmp	r2, r3
 8008766:	d103      	bne.n	8008770 <_strtod_l+0x9e8>
 8008768:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800876a:	3301      	adds	r3, #1
 800876c:	f43f ad2f 	beq.w	80081ce <_strtod_l+0x446>
 8008770:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008880 <_strtod_l+0xaf8>
 8008774:	f04f 3aff 	mov.w	sl, #4294967295
 8008778:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800877a:	9805      	ldr	r0, [sp, #20]
 800877c:	f7fe fe7c 	bl	8007478 <_Bfree>
 8008780:	9805      	ldr	r0, [sp, #20]
 8008782:	4649      	mov	r1, r9
 8008784:	f7fe fe78 	bl	8007478 <_Bfree>
 8008788:	9805      	ldr	r0, [sp, #20]
 800878a:	4641      	mov	r1, r8
 800878c:	f7fe fe74 	bl	8007478 <_Bfree>
 8008790:	9805      	ldr	r0, [sp, #20]
 8008792:	4621      	mov	r1, r4
 8008794:	f7fe fe70 	bl	8007478 <_Bfree>
 8008798:	e619      	b.n	80083ce <_strtod_l+0x646>
 800879a:	f1ba 0f01 	cmp.w	sl, #1
 800879e:	d103      	bne.n	80087a8 <_strtod_l+0xa20>
 80087a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f43f ada6 	beq.w	80082f4 <_strtod_l+0x56c>
 80087a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008858 <_strtod_l+0xad0>
 80087ac:	4f35      	ldr	r7, [pc, #212]	@ (8008884 <_strtod_l+0xafc>)
 80087ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087b2:	2600      	movs	r6, #0
 80087b4:	e7b1      	b.n	800871a <_strtod_l+0x992>
 80087b6:	4f34      	ldr	r7, [pc, #208]	@ (8008888 <_strtod_l+0xb00>)
 80087b8:	2600      	movs	r6, #0
 80087ba:	e7aa      	b.n	8008712 <_strtod_l+0x98a>
 80087bc:	4b32      	ldr	r3, [pc, #200]	@ (8008888 <_strtod_l+0xb00>)
 80087be:	4630      	mov	r0, r6
 80087c0:	4639      	mov	r1, r7
 80087c2:	2200      	movs	r2, #0
 80087c4:	f7f7 ff38 	bl	8000638 <__aeabi_dmul>
 80087c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087ca:	4606      	mov	r6, r0
 80087cc:	460f      	mov	r7, r1
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d09f      	beq.n	8008712 <_strtod_l+0x98a>
 80087d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80087d6:	e7a0      	b.n	800871a <_strtod_l+0x992>
 80087d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008860 <_strtod_l+0xad8>
 80087dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087e0:	ec57 6b17 	vmov	r6, r7, d7
 80087e4:	e799      	b.n	800871a <_strtod_l+0x992>
 80087e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80087ea:	9b08      	ldr	r3, [sp, #32]
 80087ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d1c1      	bne.n	8008778 <_strtod_l+0x9f0>
 80087f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087f8:	0d1b      	lsrs	r3, r3, #20
 80087fa:	051b      	lsls	r3, r3, #20
 80087fc:	429d      	cmp	r5, r3
 80087fe:	d1bb      	bne.n	8008778 <_strtod_l+0x9f0>
 8008800:	4630      	mov	r0, r6
 8008802:	4639      	mov	r1, r7
 8008804:	f7f8 fa78 	bl	8000cf8 <__aeabi_d2lz>
 8008808:	f7f7 fee8 	bl	80005dc <__aeabi_l2d>
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	4630      	mov	r0, r6
 8008812:	4639      	mov	r1, r7
 8008814:	f7f7 fd58 	bl	80002c8 <__aeabi_dsub>
 8008818:	460b      	mov	r3, r1
 800881a:	4602      	mov	r2, r0
 800881c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008820:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008824:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008826:	ea46 060a 	orr.w	r6, r6, sl
 800882a:	431e      	orrs	r6, r3
 800882c:	d06f      	beq.n	800890e <_strtod_l+0xb86>
 800882e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008868 <_strtod_l+0xae0>)
 8008830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008834:	f7f8 f972 	bl	8000b1c <__aeabi_dcmplt>
 8008838:	2800      	cmp	r0, #0
 800883a:	f47f acd3 	bne.w	80081e4 <_strtod_l+0x45c>
 800883e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008870 <_strtod_l+0xae8>)
 8008840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008844:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008848:	f7f8 f986 	bl	8000b58 <__aeabi_dcmpgt>
 800884c:	2800      	cmp	r0, #0
 800884e:	d093      	beq.n	8008778 <_strtod_l+0x9f0>
 8008850:	e4c8      	b.n	80081e4 <_strtod_l+0x45c>
 8008852:	bf00      	nop
 8008854:	f3af 8000 	nop.w
 8008858:	00000000 	.word	0x00000000
 800885c:	bff00000 	.word	0xbff00000
 8008860:	00000000 	.word	0x00000000
 8008864:	3ff00000 	.word	0x3ff00000
 8008868:	94a03595 	.word	0x94a03595
 800886c:	3fdfffff 	.word	0x3fdfffff
 8008870:	35afe535 	.word	0x35afe535
 8008874:	3fe00000 	.word	0x3fe00000
 8008878:	000fffff 	.word	0x000fffff
 800887c:	7ff00000 	.word	0x7ff00000
 8008880:	7fefffff 	.word	0x7fefffff
 8008884:	3ff00000 	.word	0x3ff00000
 8008888:	3fe00000 	.word	0x3fe00000
 800888c:	7fe00000 	.word	0x7fe00000
 8008890:	7c9fffff 	.word	0x7c9fffff
 8008894:	9b08      	ldr	r3, [sp, #32]
 8008896:	b323      	cbz	r3, 80088e2 <_strtod_l+0xb5a>
 8008898:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800889c:	d821      	bhi.n	80088e2 <_strtod_l+0xb5a>
 800889e:	a328      	add	r3, pc, #160	@ (adr r3, 8008940 <_strtod_l+0xbb8>)
 80088a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a4:	4630      	mov	r0, r6
 80088a6:	4639      	mov	r1, r7
 80088a8:	f7f8 f942 	bl	8000b30 <__aeabi_dcmple>
 80088ac:	b1a0      	cbz	r0, 80088d8 <_strtod_l+0xb50>
 80088ae:	4639      	mov	r1, r7
 80088b0:	4630      	mov	r0, r6
 80088b2:	f7f8 f999 	bl	8000be8 <__aeabi_d2uiz>
 80088b6:	2801      	cmp	r0, #1
 80088b8:	bf38      	it	cc
 80088ba:	2001      	movcc	r0, #1
 80088bc:	f7f7 fe42 	bl	8000544 <__aeabi_ui2d>
 80088c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088c2:	4606      	mov	r6, r0
 80088c4:	460f      	mov	r7, r1
 80088c6:	b9fb      	cbnz	r3, 8008908 <_strtod_l+0xb80>
 80088c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80088cc:	9014      	str	r0, [sp, #80]	@ 0x50
 80088ce:	9315      	str	r3, [sp, #84]	@ 0x54
 80088d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80088d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80088d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80088de:	1b5b      	subs	r3, r3, r5
 80088e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80088e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80088e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80088ea:	f7ff f8f1 	bl	8007ad0 <__ulp>
 80088ee:	4650      	mov	r0, sl
 80088f0:	ec53 2b10 	vmov	r2, r3, d0
 80088f4:	4659      	mov	r1, fp
 80088f6:	f7f7 fe9f 	bl	8000638 <__aeabi_dmul>
 80088fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80088fe:	f7f7 fce5 	bl	80002cc <__adddf3>
 8008902:	4682      	mov	sl, r0
 8008904:	468b      	mov	fp, r1
 8008906:	e770      	b.n	80087ea <_strtod_l+0xa62>
 8008908:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800890c:	e7e0      	b.n	80088d0 <_strtod_l+0xb48>
 800890e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008948 <_strtod_l+0xbc0>)
 8008910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008914:	f7f8 f902 	bl	8000b1c <__aeabi_dcmplt>
 8008918:	e798      	b.n	800884c <_strtod_l+0xac4>
 800891a:	2300      	movs	r3, #0
 800891c:	930e      	str	r3, [sp, #56]	@ 0x38
 800891e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008920:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008922:	6013      	str	r3, [r2, #0]
 8008924:	f7ff ba6d 	b.w	8007e02 <_strtod_l+0x7a>
 8008928:	2a65      	cmp	r2, #101	@ 0x65
 800892a:	f43f ab68 	beq.w	8007ffe <_strtod_l+0x276>
 800892e:	2a45      	cmp	r2, #69	@ 0x45
 8008930:	f43f ab65 	beq.w	8007ffe <_strtod_l+0x276>
 8008934:	2301      	movs	r3, #1
 8008936:	f7ff bba0 	b.w	800807a <_strtod_l+0x2f2>
 800893a:	bf00      	nop
 800893c:	f3af 8000 	nop.w
 8008940:	ffc00000 	.word	0xffc00000
 8008944:	41dfffff 	.word	0x41dfffff
 8008948:	94a03595 	.word	0x94a03595
 800894c:	3fcfffff 	.word	0x3fcfffff

08008950 <_strtod_r>:
 8008950:	4b01      	ldr	r3, [pc, #4]	@ (8008958 <_strtod_r+0x8>)
 8008952:	f7ff ba19 	b.w	8007d88 <_strtod_l>
 8008956:	bf00      	nop
 8008958:	20000068 	.word	0x20000068

0800895c <__ssputs_r>:
 800895c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008960:	688e      	ldr	r6, [r1, #8]
 8008962:	461f      	mov	r7, r3
 8008964:	42be      	cmp	r6, r7
 8008966:	680b      	ldr	r3, [r1, #0]
 8008968:	4682      	mov	sl, r0
 800896a:	460c      	mov	r4, r1
 800896c:	4690      	mov	r8, r2
 800896e:	d82d      	bhi.n	80089cc <__ssputs_r+0x70>
 8008970:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008974:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008978:	d026      	beq.n	80089c8 <__ssputs_r+0x6c>
 800897a:	6965      	ldr	r5, [r4, #20]
 800897c:	6909      	ldr	r1, [r1, #16]
 800897e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008982:	eba3 0901 	sub.w	r9, r3, r1
 8008986:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800898a:	1c7b      	adds	r3, r7, #1
 800898c:	444b      	add	r3, r9
 800898e:	106d      	asrs	r5, r5, #1
 8008990:	429d      	cmp	r5, r3
 8008992:	bf38      	it	cc
 8008994:	461d      	movcc	r5, r3
 8008996:	0553      	lsls	r3, r2, #21
 8008998:	d527      	bpl.n	80089ea <__ssputs_r+0x8e>
 800899a:	4629      	mov	r1, r5
 800899c:	f7fe fca0 	bl	80072e0 <_malloc_r>
 80089a0:	4606      	mov	r6, r0
 80089a2:	b360      	cbz	r0, 80089fe <__ssputs_r+0xa2>
 80089a4:	6921      	ldr	r1, [r4, #16]
 80089a6:	464a      	mov	r2, r9
 80089a8:	f000 fbde 	bl	8009168 <memcpy>
 80089ac:	89a3      	ldrh	r3, [r4, #12]
 80089ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80089b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089b6:	81a3      	strh	r3, [r4, #12]
 80089b8:	6126      	str	r6, [r4, #16]
 80089ba:	6165      	str	r5, [r4, #20]
 80089bc:	444e      	add	r6, r9
 80089be:	eba5 0509 	sub.w	r5, r5, r9
 80089c2:	6026      	str	r6, [r4, #0]
 80089c4:	60a5      	str	r5, [r4, #8]
 80089c6:	463e      	mov	r6, r7
 80089c8:	42be      	cmp	r6, r7
 80089ca:	d900      	bls.n	80089ce <__ssputs_r+0x72>
 80089cc:	463e      	mov	r6, r7
 80089ce:	6820      	ldr	r0, [r4, #0]
 80089d0:	4632      	mov	r2, r6
 80089d2:	4641      	mov	r1, r8
 80089d4:	f000 fb6a 	bl	80090ac <memmove>
 80089d8:	68a3      	ldr	r3, [r4, #8]
 80089da:	1b9b      	subs	r3, r3, r6
 80089dc:	60a3      	str	r3, [r4, #8]
 80089de:	6823      	ldr	r3, [r4, #0]
 80089e0:	4433      	add	r3, r6
 80089e2:	6023      	str	r3, [r4, #0]
 80089e4:	2000      	movs	r0, #0
 80089e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ea:	462a      	mov	r2, r5
 80089ec:	f000 ff51 	bl	8009892 <_realloc_r>
 80089f0:	4606      	mov	r6, r0
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d1e0      	bne.n	80089b8 <__ssputs_r+0x5c>
 80089f6:	6921      	ldr	r1, [r4, #16]
 80089f8:	4650      	mov	r0, sl
 80089fa:	f7fe fbfd 	bl	80071f8 <_free_r>
 80089fe:	230c      	movs	r3, #12
 8008a00:	f8ca 3000 	str.w	r3, [sl]
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a0a:	81a3      	strh	r3, [r4, #12]
 8008a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a10:	e7e9      	b.n	80089e6 <__ssputs_r+0x8a>
	...

08008a14 <_svfiprintf_r>:
 8008a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a18:	4698      	mov	r8, r3
 8008a1a:	898b      	ldrh	r3, [r1, #12]
 8008a1c:	061b      	lsls	r3, r3, #24
 8008a1e:	b09d      	sub	sp, #116	@ 0x74
 8008a20:	4607      	mov	r7, r0
 8008a22:	460d      	mov	r5, r1
 8008a24:	4614      	mov	r4, r2
 8008a26:	d510      	bpl.n	8008a4a <_svfiprintf_r+0x36>
 8008a28:	690b      	ldr	r3, [r1, #16]
 8008a2a:	b973      	cbnz	r3, 8008a4a <_svfiprintf_r+0x36>
 8008a2c:	2140      	movs	r1, #64	@ 0x40
 8008a2e:	f7fe fc57 	bl	80072e0 <_malloc_r>
 8008a32:	6028      	str	r0, [r5, #0]
 8008a34:	6128      	str	r0, [r5, #16]
 8008a36:	b930      	cbnz	r0, 8008a46 <_svfiprintf_r+0x32>
 8008a38:	230c      	movs	r3, #12
 8008a3a:	603b      	str	r3, [r7, #0]
 8008a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a40:	b01d      	add	sp, #116	@ 0x74
 8008a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a46:	2340      	movs	r3, #64	@ 0x40
 8008a48:	616b      	str	r3, [r5, #20]
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a4e:	2320      	movs	r3, #32
 8008a50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a54:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a58:	2330      	movs	r3, #48	@ 0x30
 8008a5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008bf8 <_svfiprintf_r+0x1e4>
 8008a5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a62:	f04f 0901 	mov.w	r9, #1
 8008a66:	4623      	mov	r3, r4
 8008a68:	469a      	mov	sl, r3
 8008a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a6e:	b10a      	cbz	r2, 8008a74 <_svfiprintf_r+0x60>
 8008a70:	2a25      	cmp	r2, #37	@ 0x25
 8008a72:	d1f9      	bne.n	8008a68 <_svfiprintf_r+0x54>
 8008a74:	ebba 0b04 	subs.w	fp, sl, r4
 8008a78:	d00b      	beq.n	8008a92 <_svfiprintf_r+0x7e>
 8008a7a:	465b      	mov	r3, fp
 8008a7c:	4622      	mov	r2, r4
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4638      	mov	r0, r7
 8008a82:	f7ff ff6b 	bl	800895c <__ssputs_r>
 8008a86:	3001      	adds	r0, #1
 8008a88:	f000 80a7 	beq.w	8008bda <_svfiprintf_r+0x1c6>
 8008a8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a8e:	445a      	add	r2, fp
 8008a90:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a92:	f89a 3000 	ldrb.w	r3, [sl]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 809f 	beq.w	8008bda <_svfiprintf_r+0x1c6>
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aa6:	f10a 0a01 	add.w	sl, sl, #1
 8008aaa:	9304      	str	r3, [sp, #16]
 8008aac:	9307      	str	r3, [sp, #28]
 8008aae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ab2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ab4:	4654      	mov	r4, sl
 8008ab6:	2205      	movs	r2, #5
 8008ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008abc:	484e      	ldr	r0, [pc, #312]	@ (8008bf8 <_svfiprintf_r+0x1e4>)
 8008abe:	f7f7 fba7 	bl	8000210 <memchr>
 8008ac2:	9a04      	ldr	r2, [sp, #16]
 8008ac4:	b9d8      	cbnz	r0, 8008afe <_svfiprintf_r+0xea>
 8008ac6:	06d0      	lsls	r0, r2, #27
 8008ac8:	bf44      	itt	mi
 8008aca:	2320      	movmi	r3, #32
 8008acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ad0:	0711      	lsls	r1, r2, #28
 8008ad2:	bf44      	itt	mi
 8008ad4:	232b      	movmi	r3, #43	@ 0x2b
 8008ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ada:	f89a 3000 	ldrb.w	r3, [sl]
 8008ade:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ae0:	d015      	beq.n	8008b0e <_svfiprintf_r+0xfa>
 8008ae2:	9a07      	ldr	r2, [sp, #28]
 8008ae4:	4654      	mov	r4, sl
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	f04f 0c0a 	mov.w	ip, #10
 8008aec:	4621      	mov	r1, r4
 8008aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008af2:	3b30      	subs	r3, #48	@ 0x30
 8008af4:	2b09      	cmp	r3, #9
 8008af6:	d94b      	bls.n	8008b90 <_svfiprintf_r+0x17c>
 8008af8:	b1b0      	cbz	r0, 8008b28 <_svfiprintf_r+0x114>
 8008afa:	9207      	str	r2, [sp, #28]
 8008afc:	e014      	b.n	8008b28 <_svfiprintf_r+0x114>
 8008afe:	eba0 0308 	sub.w	r3, r0, r8
 8008b02:	fa09 f303 	lsl.w	r3, r9, r3
 8008b06:	4313      	orrs	r3, r2
 8008b08:	9304      	str	r3, [sp, #16]
 8008b0a:	46a2      	mov	sl, r4
 8008b0c:	e7d2      	b.n	8008ab4 <_svfiprintf_r+0xa0>
 8008b0e:	9b03      	ldr	r3, [sp, #12]
 8008b10:	1d19      	adds	r1, r3, #4
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	9103      	str	r1, [sp, #12]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	bfbb      	ittet	lt
 8008b1a:	425b      	neglt	r3, r3
 8008b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b20:	9307      	strge	r3, [sp, #28]
 8008b22:	9307      	strlt	r3, [sp, #28]
 8008b24:	bfb8      	it	lt
 8008b26:	9204      	strlt	r2, [sp, #16]
 8008b28:	7823      	ldrb	r3, [r4, #0]
 8008b2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b2c:	d10a      	bne.n	8008b44 <_svfiprintf_r+0x130>
 8008b2e:	7863      	ldrb	r3, [r4, #1]
 8008b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b32:	d132      	bne.n	8008b9a <_svfiprintf_r+0x186>
 8008b34:	9b03      	ldr	r3, [sp, #12]
 8008b36:	1d1a      	adds	r2, r3, #4
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	9203      	str	r2, [sp, #12]
 8008b3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b40:	3402      	adds	r4, #2
 8008b42:	9305      	str	r3, [sp, #20]
 8008b44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008c08 <_svfiprintf_r+0x1f4>
 8008b48:	7821      	ldrb	r1, [r4, #0]
 8008b4a:	2203      	movs	r2, #3
 8008b4c:	4650      	mov	r0, sl
 8008b4e:	f7f7 fb5f 	bl	8000210 <memchr>
 8008b52:	b138      	cbz	r0, 8008b64 <_svfiprintf_r+0x150>
 8008b54:	9b04      	ldr	r3, [sp, #16]
 8008b56:	eba0 000a 	sub.w	r0, r0, sl
 8008b5a:	2240      	movs	r2, #64	@ 0x40
 8008b5c:	4082      	lsls	r2, r0
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	3401      	adds	r4, #1
 8008b62:	9304      	str	r3, [sp, #16]
 8008b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b68:	4824      	ldr	r0, [pc, #144]	@ (8008bfc <_svfiprintf_r+0x1e8>)
 8008b6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b6e:	2206      	movs	r2, #6
 8008b70:	f7f7 fb4e 	bl	8000210 <memchr>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d036      	beq.n	8008be6 <_svfiprintf_r+0x1d2>
 8008b78:	4b21      	ldr	r3, [pc, #132]	@ (8008c00 <_svfiprintf_r+0x1ec>)
 8008b7a:	bb1b      	cbnz	r3, 8008bc4 <_svfiprintf_r+0x1b0>
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	3307      	adds	r3, #7
 8008b80:	f023 0307 	bic.w	r3, r3, #7
 8008b84:	3308      	adds	r3, #8
 8008b86:	9303      	str	r3, [sp, #12]
 8008b88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b8a:	4433      	add	r3, r6
 8008b8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b8e:	e76a      	b.n	8008a66 <_svfiprintf_r+0x52>
 8008b90:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b94:	460c      	mov	r4, r1
 8008b96:	2001      	movs	r0, #1
 8008b98:	e7a8      	b.n	8008aec <_svfiprintf_r+0xd8>
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	3401      	adds	r4, #1
 8008b9e:	9305      	str	r3, [sp, #20]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	f04f 0c0a 	mov.w	ip, #10
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bac:	3a30      	subs	r2, #48	@ 0x30
 8008bae:	2a09      	cmp	r2, #9
 8008bb0:	d903      	bls.n	8008bba <_svfiprintf_r+0x1a6>
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d0c6      	beq.n	8008b44 <_svfiprintf_r+0x130>
 8008bb6:	9105      	str	r1, [sp, #20]
 8008bb8:	e7c4      	b.n	8008b44 <_svfiprintf_r+0x130>
 8008bba:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e7f0      	b.n	8008ba6 <_svfiprintf_r+0x192>
 8008bc4:	ab03      	add	r3, sp, #12
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	462a      	mov	r2, r5
 8008bca:	4b0e      	ldr	r3, [pc, #56]	@ (8008c04 <_svfiprintf_r+0x1f0>)
 8008bcc:	a904      	add	r1, sp, #16
 8008bce:	4638      	mov	r0, r7
 8008bd0:	f7fc fc56 	bl	8005480 <_printf_float>
 8008bd4:	1c42      	adds	r2, r0, #1
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	d1d6      	bne.n	8008b88 <_svfiprintf_r+0x174>
 8008bda:	89ab      	ldrh	r3, [r5, #12]
 8008bdc:	065b      	lsls	r3, r3, #25
 8008bde:	f53f af2d 	bmi.w	8008a3c <_svfiprintf_r+0x28>
 8008be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008be4:	e72c      	b.n	8008a40 <_svfiprintf_r+0x2c>
 8008be6:	ab03      	add	r3, sp, #12
 8008be8:	9300      	str	r3, [sp, #0]
 8008bea:	462a      	mov	r2, r5
 8008bec:	4b05      	ldr	r3, [pc, #20]	@ (8008c04 <_svfiprintf_r+0x1f0>)
 8008bee:	a904      	add	r1, sp, #16
 8008bf0:	4638      	mov	r0, r7
 8008bf2:	f7fc fedd 	bl	80059b0 <_printf_i>
 8008bf6:	e7ed      	b.n	8008bd4 <_svfiprintf_r+0x1c0>
 8008bf8:	08009d22 	.word	0x08009d22
 8008bfc:	08009d2c 	.word	0x08009d2c
 8008c00:	08005481 	.word	0x08005481
 8008c04:	0800895d 	.word	0x0800895d
 8008c08:	08009d28 	.word	0x08009d28

08008c0c <__sfputc_r>:
 8008c0c:	6893      	ldr	r3, [r2, #8]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	b410      	push	{r4}
 8008c14:	6093      	str	r3, [r2, #8]
 8008c16:	da08      	bge.n	8008c2a <__sfputc_r+0x1e>
 8008c18:	6994      	ldr	r4, [r2, #24]
 8008c1a:	42a3      	cmp	r3, r4
 8008c1c:	db01      	blt.n	8008c22 <__sfputc_r+0x16>
 8008c1e:	290a      	cmp	r1, #10
 8008c20:	d103      	bne.n	8008c2a <__sfputc_r+0x1e>
 8008c22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c26:	f7fd bb74 	b.w	8006312 <__swbuf_r>
 8008c2a:	6813      	ldr	r3, [r2, #0]
 8008c2c:	1c58      	adds	r0, r3, #1
 8008c2e:	6010      	str	r0, [r2, #0]
 8008c30:	7019      	strb	r1, [r3, #0]
 8008c32:	4608      	mov	r0, r1
 8008c34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c38:	4770      	bx	lr

08008c3a <__sfputs_r>:
 8008c3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3c:	4606      	mov	r6, r0
 8008c3e:	460f      	mov	r7, r1
 8008c40:	4614      	mov	r4, r2
 8008c42:	18d5      	adds	r5, r2, r3
 8008c44:	42ac      	cmp	r4, r5
 8008c46:	d101      	bne.n	8008c4c <__sfputs_r+0x12>
 8008c48:	2000      	movs	r0, #0
 8008c4a:	e007      	b.n	8008c5c <__sfputs_r+0x22>
 8008c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c50:	463a      	mov	r2, r7
 8008c52:	4630      	mov	r0, r6
 8008c54:	f7ff ffda 	bl	8008c0c <__sfputc_r>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d1f3      	bne.n	8008c44 <__sfputs_r+0xa>
 8008c5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c60 <_vfiprintf_r>:
 8008c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c64:	460d      	mov	r5, r1
 8008c66:	b09d      	sub	sp, #116	@ 0x74
 8008c68:	4614      	mov	r4, r2
 8008c6a:	4698      	mov	r8, r3
 8008c6c:	4606      	mov	r6, r0
 8008c6e:	b118      	cbz	r0, 8008c78 <_vfiprintf_r+0x18>
 8008c70:	6a03      	ldr	r3, [r0, #32]
 8008c72:	b90b      	cbnz	r3, 8008c78 <_vfiprintf_r+0x18>
 8008c74:	f7fd fa54 	bl	8006120 <__sinit>
 8008c78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c7a:	07d9      	lsls	r1, r3, #31
 8008c7c:	d405      	bmi.n	8008c8a <_vfiprintf_r+0x2a>
 8008c7e:	89ab      	ldrh	r3, [r5, #12]
 8008c80:	059a      	lsls	r2, r3, #22
 8008c82:	d402      	bmi.n	8008c8a <_vfiprintf_r+0x2a>
 8008c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c86:	f7fd fc56 	bl	8006536 <__retarget_lock_acquire_recursive>
 8008c8a:	89ab      	ldrh	r3, [r5, #12]
 8008c8c:	071b      	lsls	r3, r3, #28
 8008c8e:	d501      	bpl.n	8008c94 <_vfiprintf_r+0x34>
 8008c90:	692b      	ldr	r3, [r5, #16]
 8008c92:	b99b      	cbnz	r3, 8008cbc <_vfiprintf_r+0x5c>
 8008c94:	4629      	mov	r1, r5
 8008c96:	4630      	mov	r0, r6
 8008c98:	f7fd fb7a 	bl	8006390 <__swsetup_r>
 8008c9c:	b170      	cbz	r0, 8008cbc <_vfiprintf_r+0x5c>
 8008c9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ca0:	07dc      	lsls	r4, r3, #31
 8008ca2:	d504      	bpl.n	8008cae <_vfiprintf_r+0x4e>
 8008ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca8:	b01d      	add	sp, #116	@ 0x74
 8008caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cae:	89ab      	ldrh	r3, [r5, #12]
 8008cb0:	0598      	lsls	r0, r3, #22
 8008cb2:	d4f7      	bmi.n	8008ca4 <_vfiprintf_r+0x44>
 8008cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cb6:	f7fd fc3f 	bl	8006538 <__retarget_lock_release_recursive>
 8008cba:	e7f3      	b.n	8008ca4 <_vfiprintf_r+0x44>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cc0:	2320      	movs	r3, #32
 8008cc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cca:	2330      	movs	r3, #48	@ 0x30
 8008ccc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e7c <_vfiprintf_r+0x21c>
 8008cd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cd4:	f04f 0901 	mov.w	r9, #1
 8008cd8:	4623      	mov	r3, r4
 8008cda:	469a      	mov	sl, r3
 8008cdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ce0:	b10a      	cbz	r2, 8008ce6 <_vfiprintf_r+0x86>
 8008ce2:	2a25      	cmp	r2, #37	@ 0x25
 8008ce4:	d1f9      	bne.n	8008cda <_vfiprintf_r+0x7a>
 8008ce6:	ebba 0b04 	subs.w	fp, sl, r4
 8008cea:	d00b      	beq.n	8008d04 <_vfiprintf_r+0xa4>
 8008cec:	465b      	mov	r3, fp
 8008cee:	4622      	mov	r2, r4
 8008cf0:	4629      	mov	r1, r5
 8008cf2:	4630      	mov	r0, r6
 8008cf4:	f7ff ffa1 	bl	8008c3a <__sfputs_r>
 8008cf8:	3001      	adds	r0, #1
 8008cfa:	f000 80a7 	beq.w	8008e4c <_vfiprintf_r+0x1ec>
 8008cfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d00:	445a      	add	r2, fp
 8008d02:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d04:	f89a 3000 	ldrb.w	r3, [sl]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 809f 	beq.w	8008e4c <_vfiprintf_r+0x1ec>
 8008d0e:	2300      	movs	r3, #0
 8008d10:	f04f 32ff 	mov.w	r2, #4294967295
 8008d14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d18:	f10a 0a01 	add.w	sl, sl, #1
 8008d1c:	9304      	str	r3, [sp, #16]
 8008d1e:	9307      	str	r3, [sp, #28]
 8008d20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d24:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d26:	4654      	mov	r4, sl
 8008d28:	2205      	movs	r2, #5
 8008d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d2e:	4853      	ldr	r0, [pc, #332]	@ (8008e7c <_vfiprintf_r+0x21c>)
 8008d30:	f7f7 fa6e 	bl	8000210 <memchr>
 8008d34:	9a04      	ldr	r2, [sp, #16]
 8008d36:	b9d8      	cbnz	r0, 8008d70 <_vfiprintf_r+0x110>
 8008d38:	06d1      	lsls	r1, r2, #27
 8008d3a:	bf44      	itt	mi
 8008d3c:	2320      	movmi	r3, #32
 8008d3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d42:	0713      	lsls	r3, r2, #28
 8008d44:	bf44      	itt	mi
 8008d46:	232b      	movmi	r3, #43	@ 0x2b
 8008d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d50:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d52:	d015      	beq.n	8008d80 <_vfiprintf_r+0x120>
 8008d54:	9a07      	ldr	r2, [sp, #28]
 8008d56:	4654      	mov	r4, sl
 8008d58:	2000      	movs	r0, #0
 8008d5a:	f04f 0c0a 	mov.w	ip, #10
 8008d5e:	4621      	mov	r1, r4
 8008d60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d64:	3b30      	subs	r3, #48	@ 0x30
 8008d66:	2b09      	cmp	r3, #9
 8008d68:	d94b      	bls.n	8008e02 <_vfiprintf_r+0x1a2>
 8008d6a:	b1b0      	cbz	r0, 8008d9a <_vfiprintf_r+0x13a>
 8008d6c:	9207      	str	r2, [sp, #28]
 8008d6e:	e014      	b.n	8008d9a <_vfiprintf_r+0x13a>
 8008d70:	eba0 0308 	sub.w	r3, r0, r8
 8008d74:	fa09 f303 	lsl.w	r3, r9, r3
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	9304      	str	r3, [sp, #16]
 8008d7c:	46a2      	mov	sl, r4
 8008d7e:	e7d2      	b.n	8008d26 <_vfiprintf_r+0xc6>
 8008d80:	9b03      	ldr	r3, [sp, #12]
 8008d82:	1d19      	adds	r1, r3, #4
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	9103      	str	r1, [sp, #12]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	bfbb      	ittet	lt
 8008d8c:	425b      	neglt	r3, r3
 8008d8e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d92:	9307      	strge	r3, [sp, #28]
 8008d94:	9307      	strlt	r3, [sp, #28]
 8008d96:	bfb8      	it	lt
 8008d98:	9204      	strlt	r2, [sp, #16]
 8008d9a:	7823      	ldrb	r3, [r4, #0]
 8008d9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d9e:	d10a      	bne.n	8008db6 <_vfiprintf_r+0x156>
 8008da0:	7863      	ldrb	r3, [r4, #1]
 8008da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008da4:	d132      	bne.n	8008e0c <_vfiprintf_r+0x1ac>
 8008da6:	9b03      	ldr	r3, [sp, #12]
 8008da8:	1d1a      	adds	r2, r3, #4
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	9203      	str	r2, [sp, #12]
 8008dae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008db2:	3402      	adds	r4, #2
 8008db4:	9305      	str	r3, [sp, #20]
 8008db6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e8c <_vfiprintf_r+0x22c>
 8008dba:	7821      	ldrb	r1, [r4, #0]
 8008dbc:	2203      	movs	r2, #3
 8008dbe:	4650      	mov	r0, sl
 8008dc0:	f7f7 fa26 	bl	8000210 <memchr>
 8008dc4:	b138      	cbz	r0, 8008dd6 <_vfiprintf_r+0x176>
 8008dc6:	9b04      	ldr	r3, [sp, #16]
 8008dc8:	eba0 000a 	sub.w	r0, r0, sl
 8008dcc:	2240      	movs	r2, #64	@ 0x40
 8008dce:	4082      	lsls	r2, r0
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	3401      	adds	r4, #1
 8008dd4:	9304      	str	r3, [sp, #16]
 8008dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dda:	4829      	ldr	r0, [pc, #164]	@ (8008e80 <_vfiprintf_r+0x220>)
 8008ddc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008de0:	2206      	movs	r2, #6
 8008de2:	f7f7 fa15 	bl	8000210 <memchr>
 8008de6:	2800      	cmp	r0, #0
 8008de8:	d03f      	beq.n	8008e6a <_vfiprintf_r+0x20a>
 8008dea:	4b26      	ldr	r3, [pc, #152]	@ (8008e84 <_vfiprintf_r+0x224>)
 8008dec:	bb1b      	cbnz	r3, 8008e36 <_vfiprintf_r+0x1d6>
 8008dee:	9b03      	ldr	r3, [sp, #12]
 8008df0:	3307      	adds	r3, #7
 8008df2:	f023 0307 	bic.w	r3, r3, #7
 8008df6:	3308      	adds	r3, #8
 8008df8:	9303      	str	r3, [sp, #12]
 8008dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dfc:	443b      	add	r3, r7
 8008dfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e00:	e76a      	b.n	8008cd8 <_vfiprintf_r+0x78>
 8008e02:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e06:	460c      	mov	r4, r1
 8008e08:	2001      	movs	r0, #1
 8008e0a:	e7a8      	b.n	8008d5e <_vfiprintf_r+0xfe>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	3401      	adds	r4, #1
 8008e10:	9305      	str	r3, [sp, #20]
 8008e12:	4619      	mov	r1, r3
 8008e14:	f04f 0c0a 	mov.w	ip, #10
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e1e:	3a30      	subs	r2, #48	@ 0x30
 8008e20:	2a09      	cmp	r2, #9
 8008e22:	d903      	bls.n	8008e2c <_vfiprintf_r+0x1cc>
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d0c6      	beq.n	8008db6 <_vfiprintf_r+0x156>
 8008e28:	9105      	str	r1, [sp, #20]
 8008e2a:	e7c4      	b.n	8008db6 <_vfiprintf_r+0x156>
 8008e2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e30:	4604      	mov	r4, r0
 8008e32:	2301      	movs	r3, #1
 8008e34:	e7f0      	b.n	8008e18 <_vfiprintf_r+0x1b8>
 8008e36:	ab03      	add	r3, sp, #12
 8008e38:	9300      	str	r3, [sp, #0]
 8008e3a:	462a      	mov	r2, r5
 8008e3c:	4b12      	ldr	r3, [pc, #72]	@ (8008e88 <_vfiprintf_r+0x228>)
 8008e3e:	a904      	add	r1, sp, #16
 8008e40:	4630      	mov	r0, r6
 8008e42:	f7fc fb1d 	bl	8005480 <_printf_float>
 8008e46:	4607      	mov	r7, r0
 8008e48:	1c78      	adds	r0, r7, #1
 8008e4a:	d1d6      	bne.n	8008dfa <_vfiprintf_r+0x19a>
 8008e4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e4e:	07d9      	lsls	r1, r3, #31
 8008e50:	d405      	bmi.n	8008e5e <_vfiprintf_r+0x1fe>
 8008e52:	89ab      	ldrh	r3, [r5, #12]
 8008e54:	059a      	lsls	r2, r3, #22
 8008e56:	d402      	bmi.n	8008e5e <_vfiprintf_r+0x1fe>
 8008e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e5a:	f7fd fb6d 	bl	8006538 <__retarget_lock_release_recursive>
 8008e5e:	89ab      	ldrh	r3, [r5, #12]
 8008e60:	065b      	lsls	r3, r3, #25
 8008e62:	f53f af1f 	bmi.w	8008ca4 <_vfiprintf_r+0x44>
 8008e66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e68:	e71e      	b.n	8008ca8 <_vfiprintf_r+0x48>
 8008e6a:	ab03      	add	r3, sp, #12
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	462a      	mov	r2, r5
 8008e70:	4b05      	ldr	r3, [pc, #20]	@ (8008e88 <_vfiprintf_r+0x228>)
 8008e72:	a904      	add	r1, sp, #16
 8008e74:	4630      	mov	r0, r6
 8008e76:	f7fc fd9b 	bl	80059b0 <_printf_i>
 8008e7a:	e7e4      	b.n	8008e46 <_vfiprintf_r+0x1e6>
 8008e7c:	08009d22 	.word	0x08009d22
 8008e80:	08009d2c 	.word	0x08009d2c
 8008e84:	08005481 	.word	0x08005481
 8008e88:	08008c3b 	.word	0x08008c3b
 8008e8c:	08009d28 	.word	0x08009d28

08008e90 <__sflush_r>:
 8008e90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e98:	0716      	lsls	r6, r2, #28
 8008e9a:	4605      	mov	r5, r0
 8008e9c:	460c      	mov	r4, r1
 8008e9e:	d454      	bmi.n	8008f4a <__sflush_r+0xba>
 8008ea0:	684b      	ldr	r3, [r1, #4]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	dc02      	bgt.n	8008eac <__sflush_r+0x1c>
 8008ea6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	dd48      	ble.n	8008f3e <__sflush_r+0xae>
 8008eac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008eae:	2e00      	cmp	r6, #0
 8008eb0:	d045      	beq.n	8008f3e <__sflush_r+0xae>
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008eb8:	682f      	ldr	r7, [r5, #0]
 8008eba:	6a21      	ldr	r1, [r4, #32]
 8008ebc:	602b      	str	r3, [r5, #0]
 8008ebe:	d030      	beq.n	8008f22 <__sflush_r+0x92>
 8008ec0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	0759      	lsls	r1, r3, #29
 8008ec6:	d505      	bpl.n	8008ed4 <__sflush_r+0x44>
 8008ec8:	6863      	ldr	r3, [r4, #4]
 8008eca:	1ad2      	subs	r2, r2, r3
 8008ecc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ece:	b10b      	cbz	r3, 8008ed4 <__sflush_r+0x44>
 8008ed0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ed2:	1ad2      	subs	r2, r2, r3
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ed8:	6a21      	ldr	r1, [r4, #32]
 8008eda:	4628      	mov	r0, r5
 8008edc:	47b0      	blx	r6
 8008ede:	1c43      	adds	r3, r0, #1
 8008ee0:	89a3      	ldrh	r3, [r4, #12]
 8008ee2:	d106      	bne.n	8008ef2 <__sflush_r+0x62>
 8008ee4:	6829      	ldr	r1, [r5, #0]
 8008ee6:	291d      	cmp	r1, #29
 8008ee8:	d82b      	bhi.n	8008f42 <__sflush_r+0xb2>
 8008eea:	4a2a      	ldr	r2, [pc, #168]	@ (8008f94 <__sflush_r+0x104>)
 8008eec:	40ca      	lsrs	r2, r1
 8008eee:	07d6      	lsls	r6, r2, #31
 8008ef0:	d527      	bpl.n	8008f42 <__sflush_r+0xb2>
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	6062      	str	r2, [r4, #4]
 8008ef6:	04d9      	lsls	r1, r3, #19
 8008ef8:	6922      	ldr	r2, [r4, #16]
 8008efa:	6022      	str	r2, [r4, #0]
 8008efc:	d504      	bpl.n	8008f08 <__sflush_r+0x78>
 8008efe:	1c42      	adds	r2, r0, #1
 8008f00:	d101      	bne.n	8008f06 <__sflush_r+0x76>
 8008f02:	682b      	ldr	r3, [r5, #0]
 8008f04:	b903      	cbnz	r3, 8008f08 <__sflush_r+0x78>
 8008f06:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f0a:	602f      	str	r7, [r5, #0]
 8008f0c:	b1b9      	cbz	r1, 8008f3e <__sflush_r+0xae>
 8008f0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f12:	4299      	cmp	r1, r3
 8008f14:	d002      	beq.n	8008f1c <__sflush_r+0x8c>
 8008f16:	4628      	mov	r0, r5
 8008f18:	f7fe f96e 	bl	80071f8 <_free_r>
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f20:	e00d      	b.n	8008f3e <__sflush_r+0xae>
 8008f22:	2301      	movs	r3, #1
 8008f24:	4628      	mov	r0, r5
 8008f26:	47b0      	blx	r6
 8008f28:	4602      	mov	r2, r0
 8008f2a:	1c50      	adds	r0, r2, #1
 8008f2c:	d1c9      	bne.n	8008ec2 <__sflush_r+0x32>
 8008f2e:	682b      	ldr	r3, [r5, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d0c6      	beq.n	8008ec2 <__sflush_r+0x32>
 8008f34:	2b1d      	cmp	r3, #29
 8008f36:	d001      	beq.n	8008f3c <__sflush_r+0xac>
 8008f38:	2b16      	cmp	r3, #22
 8008f3a:	d11e      	bne.n	8008f7a <__sflush_r+0xea>
 8008f3c:	602f      	str	r7, [r5, #0]
 8008f3e:	2000      	movs	r0, #0
 8008f40:	e022      	b.n	8008f88 <__sflush_r+0xf8>
 8008f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f46:	b21b      	sxth	r3, r3
 8008f48:	e01b      	b.n	8008f82 <__sflush_r+0xf2>
 8008f4a:	690f      	ldr	r7, [r1, #16]
 8008f4c:	2f00      	cmp	r7, #0
 8008f4e:	d0f6      	beq.n	8008f3e <__sflush_r+0xae>
 8008f50:	0793      	lsls	r3, r2, #30
 8008f52:	680e      	ldr	r6, [r1, #0]
 8008f54:	bf08      	it	eq
 8008f56:	694b      	ldreq	r3, [r1, #20]
 8008f58:	600f      	str	r7, [r1, #0]
 8008f5a:	bf18      	it	ne
 8008f5c:	2300      	movne	r3, #0
 8008f5e:	eba6 0807 	sub.w	r8, r6, r7
 8008f62:	608b      	str	r3, [r1, #8]
 8008f64:	f1b8 0f00 	cmp.w	r8, #0
 8008f68:	dde9      	ble.n	8008f3e <__sflush_r+0xae>
 8008f6a:	6a21      	ldr	r1, [r4, #32]
 8008f6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008f6e:	4643      	mov	r3, r8
 8008f70:	463a      	mov	r2, r7
 8008f72:	4628      	mov	r0, r5
 8008f74:	47b0      	blx	r6
 8008f76:	2800      	cmp	r0, #0
 8008f78:	dc08      	bgt.n	8008f8c <__sflush_r+0xfc>
 8008f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f82:	81a3      	strh	r3, [r4, #12]
 8008f84:	f04f 30ff 	mov.w	r0, #4294967295
 8008f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f8c:	4407      	add	r7, r0
 8008f8e:	eba8 0800 	sub.w	r8, r8, r0
 8008f92:	e7e7      	b.n	8008f64 <__sflush_r+0xd4>
 8008f94:	20400001 	.word	0x20400001

08008f98 <_fflush_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	690b      	ldr	r3, [r1, #16]
 8008f9c:	4605      	mov	r5, r0
 8008f9e:	460c      	mov	r4, r1
 8008fa0:	b913      	cbnz	r3, 8008fa8 <_fflush_r+0x10>
 8008fa2:	2500      	movs	r5, #0
 8008fa4:	4628      	mov	r0, r5
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	b118      	cbz	r0, 8008fb2 <_fflush_r+0x1a>
 8008faa:	6a03      	ldr	r3, [r0, #32]
 8008fac:	b90b      	cbnz	r3, 8008fb2 <_fflush_r+0x1a>
 8008fae:	f7fd f8b7 	bl	8006120 <__sinit>
 8008fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0f3      	beq.n	8008fa2 <_fflush_r+0xa>
 8008fba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fbc:	07d0      	lsls	r0, r2, #31
 8008fbe:	d404      	bmi.n	8008fca <_fflush_r+0x32>
 8008fc0:	0599      	lsls	r1, r3, #22
 8008fc2:	d402      	bmi.n	8008fca <_fflush_r+0x32>
 8008fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fc6:	f7fd fab6 	bl	8006536 <__retarget_lock_acquire_recursive>
 8008fca:	4628      	mov	r0, r5
 8008fcc:	4621      	mov	r1, r4
 8008fce:	f7ff ff5f 	bl	8008e90 <__sflush_r>
 8008fd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fd4:	07da      	lsls	r2, r3, #31
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	d4e4      	bmi.n	8008fa4 <_fflush_r+0xc>
 8008fda:	89a3      	ldrh	r3, [r4, #12]
 8008fdc:	059b      	lsls	r3, r3, #22
 8008fde:	d4e1      	bmi.n	8008fa4 <_fflush_r+0xc>
 8008fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fe2:	f7fd faa9 	bl	8006538 <__retarget_lock_release_recursive>
 8008fe6:	e7dd      	b.n	8008fa4 <_fflush_r+0xc>

08008fe8 <__swhatbuf_r>:
 8008fe8:	b570      	push	{r4, r5, r6, lr}
 8008fea:	460c      	mov	r4, r1
 8008fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff0:	2900      	cmp	r1, #0
 8008ff2:	b096      	sub	sp, #88	@ 0x58
 8008ff4:	4615      	mov	r5, r2
 8008ff6:	461e      	mov	r6, r3
 8008ff8:	da0d      	bge.n	8009016 <__swhatbuf_r+0x2e>
 8008ffa:	89a3      	ldrh	r3, [r4, #12]
 8008ffc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009000:	f04f 0100 	mov.w	r1, #0
 8009004:	bf14      	ite	ne
 8009006:	2340      	movne	r3, #64	@ 0x40
 8009008:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800900c:	2000      	movs	r0, #0
 800900e:	6031      	str	r1, [r6, #0]
 8009010:	602b      	str	r3, [r5, #0]
 8009012:	b016      	add	sp, #88	@ 0x58
 8009014:	bd70      	pop	{r4, r5, r6, pc}
 8009016:	466a      	mov	r2, sp
 8009018:	f000 f874 	bl	8009104 <_fstat_r>
 800901c:	2800      	cmp	r0, #0
 800901e:	dbec      	blt.n	8008ffa <__swhatbuf_r+0x12>
 8009020:	9901      	ldr	r1, [sp, #4]
 8009022:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009026:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800902a:	4259      	negs	r1, r3
 800902c:	4159      	adcs	r1, r3
 800902e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009032:	e7eb      	b.n	800900c <__swhatbuf_r+0x24>

08009034 <__smakebuf_r>:
 8009034:	898b      	ldrh	r3, [r1, #12]
 8009036:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009038:	079d      	lsls	r5, r3, #30
 800903a:	4606      	mov	r6, r0
 800903c:	460c      	mov	r4, r1
 800903e:	d507      	bpl.n	8009050 <__smakebuf_r+0x1c>
 8009040:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009044:	6023      	str	r3, [r4, #0]
 8009046:	6123      	str	r3, [r4, #16]
 8009048:	2301      	movs	r3, #1
 800904a:	6163      	str	r3, [r4, #20]
 800904c:	b003      	add	sp, #12
 800904e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009050:	ab01      	add	r3, sp, #4
 8009052:	466a      	mov	r2, sp
 8009054:	f7ff ffc8 	bl	8008fe8 <__swhatbuf_r>
 8009058:	9f00      	ldr	r7, [sp, #0]
 800905a:	4605      	mov	r5, r0
 800905c:	4639      	mov	r1, r7
 800905e:	4630      	mov	r0, r6
 8009060:	f7fe f93e 	bl	80072e0 <_malloc_r>
 8009064:	b948      	cbnz	r0, 800907a <__smakebuf_r+0x46>
 8009066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906a:	059a      	lsls	r2, r3, #22
 800906c:	d4ee      	bmi.n	800904c <__smakebuf_r+0x18>
 800906e:	f023 0303 	bic.w	r3, r3, #3
 8009072:	f043 0302 	orr.w	r3, r3, #2
 8009076:	81a3      	strh	r3, [r4, #12]
 8009078:	e7e2      	b.n	8009040 <__smakebuf_r+0xc>
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	6020      	str	r0, [r4, #0]
 800907e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009082:	81a3      	strh	r3, [r4, #12]
 8009084:	9b01      	ldr	r3, [sp, #4]
 8009086:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800908a:	b15b      	cbz	r3, 80090a4 <__smakebuf_r+0x70>
 800908c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009090:	4630      	mov	r0, r6
 8009092:	f000 f849 	bl	8009128 <_isatty_r>
 8009096:	b128      	cbz	r0, 80090a4 <__smakebuf_r+0x70>
 8009098:	89a3      	ldrh	r3, [r4, #12]
 800909a:	f023 0303 	bic.w	r3, r3, #3
 800909e:	f043 0301 	orr.w	r3, r3, #1
 80090a2:	81a3      	strh	r3, [r4, #12]
 80090a4:	89a3      	ldrh	r3, [r4, #12]
 80090a6:	431d      	orrs	r5, r3
 80090a8:	81a5      	strh	r5, [r4, #12]
 80090aa:	e7cf      	b.n	800904c <__smakebuf_r+0x18>

080090ac <memmove>:
 80090ac:	4288      	cmp	r0, r1
 80090ae:	b510      	push	{r4, lr}
 80090b0:	eb01 0402 	add.w	r4, r1, r2
 80090b4:	d902      	bls.n	80090bc <memmove+0x10>
 80090b6:	4284      	cmp	r4, r0
 80090b8:	4623      	mov	r3, r4
 80090ba:	d807      	bhi.n	80090cc <memmove+0x20>
 80090bc:	1e43      	subs	r3, r0, #1
 80090be:	42a1      	cmp	r1, r4
 80090c0:	d008      	beq.n	80090d4 <memmove+0x28>
 80090c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090ca:	e7f8      	b.n	80090be <memmove+0x12>
 80090cc:	4402      	add	r2, r0
 80090ce:	4601      	mov	r1, r0
 80090d0:	428a      	cmp	r2, r1
 80090d2:	d100      	bne.n	80090d6 <memmove+0x2a>
 80090d4:	bd10      	pop	{r4, pc}
 80090d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090de:	e7f7      	b.n	80090d0 <memmove+0x24>

080090e0 <strncmp>:
 80090e0:	b510      	push	{r4, lr}
 80090e2:	b16a      	cbz	r2, 8009100 <strncmp+0x20>
 80090e4:	3901      	subs	r1, #1
 80090e6:	1884      	adds	r4, r0, r2
 80090e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090ec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d103      	bne.n	80090fc <strncmp+0x1c>
 80090f4:	42a0      	cmp	r0, r4
 80090f6:	d001      	beq.n	80090fc <strncmp+0x1c>
 80090f8:	2a00      	cmp	r2, #0
 80090fa:	d1f5      	bne.n	80090e8 <strncmp+0x8>
 80090fc:	1ad0      	subs	r0, r2, r3
 80090fe:	bd10      	pop	{r4, pc}
 8009100:	4610      	mov	r0, r2
 8009102:	e7fc      	b.n	80090fe <strncmp+0x1e>

08009104 <_fstat_r>:
 8009104:	b538      	push	{r3, r4, r5, lr}
 8009106:	4d07      	ldr	r5, [pc, #28]	@ (8009124 <_fstat_r+0x20>)
 8009108:	2300      	movs	r3, #0
 800910a:	4604      	mov	r4, r0
 800910c:	4608      	mov	r0, r1
 800910e:	4611      	mov	r1, r2
 8009110:	602b      	str	r3, [r5, #0]
 8009112:	f7f8 fb45 	bl	80017a0 <_fstat>
 8009116:	1c43      	adds	r3, r0, #1
 8009118:	d102      	bne.n	8009120 <_fstat_r+0x1c>
 800911a:	682b      	ldr	r3, [r5, #0]
 800911c:	b103      	cbz	r3, 8009120 <_fstat_r+0x1c>
 800911e:	6023      	str	r3, [r4, #0]
 8009120:	bd38      	pop	{r3, r4, r5, pc}
 8009122:	bf00      	nop
 8009124:	20000574 	.word	0x20000574

08009128 <_isatty_r>:
 8009128:	b538      	push	{r3, r4, r5, lr}
 800912a:	4d06      	ldr	r5, [pc, #24]	@ (8009144 <_isatty_r+0x1c>)
 800912c:	2300      	movs	r3, #0
 800912e:	4604      	mov	r4, r0
 8009130:	4608      	mov	r0, r1
 8009132:	602b      	str	r3, [r5, #0]
 8009134:	f7f8 fb44 	bl	80017c0 <_isatty>
 8009138:	1c43      	adds	r3, r0, #1
 800913a:	d102      	bne.n	8009142 <_isatty_r+0x1a>
 800913c:	682b      	ldr	r3, [r5, #0]
 800913e:	b103      	cbz	r3, 8009142 <_isatty_r+0x1a>
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	bd38      	pop	{r3, r4, r5, pc}
 8009144:	20000574 	.word	0x20000574

08009148 <_sbrk_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	4d06      	ldr	r5, [pc, #24]	@ (8009164 <_sbrk_r+0x1c>)
 800914c:	2300      	movs	r3, #0
 800914e:	4604      	mov	r4, r0
 8009150:	4608      	mov	r0, r1
 8009152:	602b      	str	r3, [r5, #0]
 8009154:	f7f8 fb4c 	bl	80017f0 <_sbrk>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	d102      	bne.n	8009162 <_sbrk_r+0x1a>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	b103      	cbz	r3, 8009162 <_sbrk_r+0x1a>
 8009160:	6023      	str	r3, [r4, #0]
 8009162:	bd38      	pop	{r3, r4, r5, pc}
 8009164:	20000574 	.word	0x20000574

08009168 <memcpy>:
 8009168:	440a      	add	r2, r1
 800916a:	4291      	cmp	r1, r2
 800916c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009170:	d100      	bne.n	8009174 <memcpy+0xc>
 8009172:	4770      	bx	lr
 8009174:	b510      	push	{r4, lr}
 8009176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800917a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800917e:	4291      	cmp	r1, r2
 8009180:	d1f9      	bne.n	8009176 <memcpy+0xe>
 8009182:	bd10      	pop	{r4, pc}
 8009184:	0000      	movs	r0, r0
	...

08009188 <nan>:
 8009188:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009190 <nan+0x8>
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop
 8009190:	00000000 	.word	0x00000000
 8009194:	7ff80000 	.word	0x7ff80000

08009198 <__assert_func>:
 8009198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800919a:	4614      	mov	r4, r2
 800919c:	461a      	mov	r2, r3
 800919e:	4b09      	ldr	r3, [pc, #36]	@ (80091c4 <__assert_func+0x2c>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4605      	mov	r5, r0
 80091a4:	68d8      	ldr	r0, [r3, #12]
 80091a6:	b14c      	cbz	r4, 80091bc <__assert_func+0x24>
 80091a8:	4b07      	ldr	r3, [pc, #28]	@ (80091c8 <__assert_func+0x30>)
 80091aa:	9100      	str	r1, [sp, #0]
 80091ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091b0:	4906      	ldr	r1, [pc, #24]	@ (80091cc <__assert_func+0x34>)
 80091b2:	462b      	mov	r3, r5
 80091b4:	f000 fba8 	bl	8009908 <fiprintf>
 80091b8:	f000 fbb8 	bl	800992c <abort>
 80091bc:	4b04      	ldr	r3, [pc, #16]	@ (80091d0 <__assert_func+0x38>)
 80091be:	461c      	mov	r4, r3
 80091c0:	e7f3      	b.n	80091aa <__assert_func+0x12>
 80091c2:	bf00      	nop
 80091c4:	20000018 	.word	0x20000018
 80091c8:	08009d3b 	.word	0x08009d3b
 80091cc:	08009d48 	.word	0x08009d48
 80091d0:	08009d76 	.word	0x08009d76

080091d4 <_calloc_r>:
 80091d4:	b570      	push	{r4, r5, r6, lr}
 80091d6:	fba1 5402 	umull	r5, r4, r1, r2
 80091da:	b934      	cbnz	r4, 80091ea <_calloc_r+0x16>
 80091dc:	4629      	mov	r1, r5
 80091de:	f7fe f87f 	bl	80072e0 <_malloc_r>
 80091e2:	4606      	mov	r6, r0
 80091e4:	b928      	cbnz	r0, 80091f2 <_calloc_r+0x1e>
 80091e6:	4630      	mov	r0, r6
 80091e8:	bd70      	pop	{r4, r5, r6, pc}
 80091ea:	220c      	movs	r2, #12
 80091ec:	6002      	str	r2, [r0, #0]
 80091ee:	2600      	movs	r6, #0
 80091f0:	e7f9      	b.n	80091e6 <_calloc_r+0x12>
 80091f2:	462a      	mov	r2, r5
 80091f4:	4621      	mov	r1, r4
 80091f6:	f7fd f921 	bl	800643c <memset>
 80091fa:	e7f4      	b.n	80091e6 <_calloc_r+0x12>

080091fc <rshift>:
 80091fc:	6903      	ldr	r3, [r0, #16]
 80091fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009202:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009206:	ea4f 1261 	mov.w	r2, r1, asr #5
 800920a:	f100 0414 	add.w	r4, r0, #20
 800920e:	dd45      	ble.n	800929c <rshift+0xa0>
 8009210:	f011 011f 	ands.w	r1, r1, #31
 8009214:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009218:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800921c:	d10c      	bne.n	8009238 <rshift+0x3c>
 800921e:	f100 0710 	add.w	r7, r0, #16
 8009222:	4629      	mov	r1, r5
 8009224:	42b1      	cmp	r1, r6
 8009226:	d334      	bcc.n	8009292 <rshift+0x96>
 8009228:	1a9b      	subs	r3, r3, r2
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	1eea      	subs	r2, r5, #3
 800922e:	4296      	cmp	r6, r2
 8009230:	bf38      	it	cc
 8009232:	2300      	movcc	r3, #0
 8009234:	4423      	add	r3, r4
 8009236:	e015      	b.n	8009264 <rshift+0x68>
 8009238:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800923c:	f1c1 0820 	rsb	r8, r1, #32
 8009240:	40cf      	lsrs	r7, r1
 8009242:	f105 0e04 	add.w	lr, r5, #4
 8009246:	46a1      	mov	r9, r4
 8009248:	4576      	cmp	r6, lr
 800924a:	46f4      	mov	ip, lr
 800924c:	d815      	bhi.n	800927a <rshift+0x7e>
 800924e:	1a9a      	subs	r2, r3, r2
 8009250:	0092      	lsls	r2, r2, #2
 8009252:	3a04      	subs	r2, #4
 8009254:	3501      	adds	r5, #1
 8009256:	42ae      	cmp	r6, r5
 8009258:	bf38      	it	cc
 800925a:	2200      	movcc	r2, #0
 800925c:	18a3      	adds	r3, r4, r2
 800925e:	50a7      	str	r7, [r4, r2]
 8009260:	b107      	cbz	r7, 8009264 <rshift+0x68>
 8009262:	3304      	adds	r3, #4
 8009264:	1b1a      	subs	r2, r3, r4
 8009266:	42a3      	cmp	r3, r4
 8009268:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800926c:	bf08      	it	eq
 800926e:	2300      	moveq	r3, #0
 8009270:	6102      	str	r2, [r0, #16]
 8009272:	bf08      	it	eq
 8009274:	6143      	streq	r3, [r0, #20]
 8009276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800927a:	f8dc c000 	ldr.w	ip, [ip]
 800927e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009282:	ea4c 0707 	orr.w	r7, ip, r7
 8009286:	f849 7b04 	str.w	r7, [r9], #4
 800928a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800928e:	40cf      	lsrs	r7, r1
 8009290:	e7da      	b.n	8009248 <rshift+0x4c>
 8009292:	f851 cb04 	ldr.w	ip, [r1], #4
 8009296:	f847 cf04 	str.w	ip, [r7, #4]!
 800929a:	e7c3      	b.n	8009224 <rshift+0x28>
 800929c:	4623      	mov	r3, r4
 800929e:	e7e1      	b.n	8009264 <rshift+0x68>

080092a0 <__hexdig_fun>:
 80092a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80092a4:	2b09      	cmp	r3, #9
 80092a6:	d802      	bhi.n	80092ae <__hexdig_fun+0xe>
 80092a8:	3820      	subs	r0, #32
 80092aa:	b2c0      	uxtb	r0, r0
 80092ac:	4770      	bx	lr
 80092ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80092b2:	2b05      	cmp	r3, #5
 80092b4:	d801      	bhi.n	80092ba <__hexdig_fun+0x1a>
 80092b6:	3847      	subs	r0, #71	@ 0x47
 80092b8:	e7f7      	b.n	80092aa <__hexdig_fun+0xa>
 80092ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80092be:	2b05      	cmp	r3, #5
 80092c0:	d801      	bhi.n	80092c6 <__hexdig_fun+0x26>
 80092c2:	3827      	subs	r0, #39	@ 0x27
 80092c4:	e7f1      	b.n	80092aa <__hexdig_fun+0xa>
 80092c6:	2000      	movs	r0, #0
 80092c8:	4770      	bx	lr
	...

080092cc <__gethex>:
 80092cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d0:	b085      	sub	sp, #20
 80092d2:	468a      	mov	sl, r1
 80092d4:	9302      	str	r3, [sp, #8]
 80092d6:	680b      	ldr	r3, [r1, #0]
 80092d8:	9001      	str	r0, [sp, #4]
 80092da:	4690      	mov	r8, r2
 80092dc:	1c9c      	adds	r4, r3, #2
 80092de:	46a1      	mov	r9, r4
 80092e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80092e4:	2830      	cmp	r0, #48	@ 0x30
 80092e6:	d0fa      	beq.n	80092de <__gethex+0x12>
 80092e8:	eba9 0303 	sub.w	r3, r9, r3
 80092ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80092f0:	f7ff ffd6 	bl	80092a0 <__hexdig_fun>
 80092f4:	4605      	mov	r5, r0
 80092f6:	2800      	cmp	r0, #0
 80092f8:	d168      	bne.n	80093cc <__gethex+0x100>
 80092fa:	49a0      	ldr	r1, [pc, #640]	@ (800957c <__gethex+0x2b0>)
 80092fc:	2201      	movs	r2, #1
 80092fe:	4648      	mov	r0, r9
 8009300:	f7ff feee 	bl	80090e0 <strncmp>
 8009304:	4607      	mov	r7, r0
 8009306:	2800      	cmp	r0, #0
 8009308:	d167      	bne.n	80093da <__gethex+0x10e>
 800930a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800930e:	4626      	mov	r6, r4
 8009310:	f7ff ffc6 	bl	80092a0 <__hexdig_fun>
 8009314:	2800      	cmp	r0, #0
 8009316:	d062      	beq.n	80093de <__gethex+0x112>
 8009318:	4623      	mov	r3, r4
 800931a:	7818      	ldrb	r0, [r3, #0]
 800931c:	2830      	cmp	r0, #48	@ 0x30
 800931e:	4699      	mov	r9, r3
 8009320:	f103 0301 	add.w	r3, r3, #1
 8009324:	d0f9      	beq.n	800931a <__gethex+0x4e>
 8009326:	f7ff ffbb 	bl	80092a0 <__hexdig_fun>
 800932a:	fab0 f580 	clz	r5, r0
 800932e:	096d      	lsrs	r5, r5, #5
 8009330:	f04f 0b01 	mov.w	fp, #1
 8009334:	464a      	mov	r2, r9
 8009336:	4616      	mov	r6, r2
 8009338:	3201      	adds	r2, #1
 800933a:	7830      	ldrb	r0, [r6, #0]
 800933c:	f7ff ffb0 	bl	80092a0 <__hexdig_fun>
 8009340:	2800      	cmp	r0, #0
 8009342:	d1f8      	bne.n	8009336 <__gethex+0x6a>
 8009344:	498d      	ldr	r1, [pc, #564]	@ (800957c <__gethex+0x2b0>)
 8009346:	2201      	movs	r2, #1
 8009348:	4630      	mov	r0, r6
 800934a:	f7ff fec9 	bl	80090e0 <strncmp>
 800934e:	2800      	cmp	r0, #0
 8009350:	d13f      	bne.n	80093d2 <__gethex+0x106>
 8009352:	b944      	cbnz	r4, 8009366 <__gethex+0x9a>
 8009354:	1c74      	adds	r4, r6, #1
 8009356:	4622      	mov	r2, r4
 8009358:	4616      	mov	r6, r2
 800935a:	3201      	adds	r2, #1
 800935c:	7830      	ldrb	r0, [r6, #0]
 800935e:	f7ff ff9f 	bl	80092a0 <__hexdig_fun>
 8009362:	2800      	cmp	r0, #0
 8009364:	d1f8      	bne.n	8009358 <__gethex+0x8c>
 8009366:	1ba4      	subs	r4, r4, r6
 8009368:	00a7      	lsls	r7, r4, #2
 800936a:	7833      	ldrb	r3, [r6, #0]
 800936c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009370:	2b50      	cmp	r3, #80	@ 0x50
 8009372:	d13e      	bne.n	80093f2 <__gethex+0x126>
 8009374:	7873      	ldrb	r3, [r6, #1]
 8009376:	2b2b      	cmp	r3, #43	@ 0x2b
 8009378:	d033      	beq.n	80093e2 <__gethex+0x116>
 800937a:	2b2d      	cmp	r3, #45	@ 0x2d
 800937c:	d034      	beq.n	80093e8 <__gethex+0x11c>
 800937e:	1c71      	adds	r1, r6, #1
 8009380:	2400      	movs	r4, #0
 8009382:	7808      	ldrb	r0, [r1, #0]
 8009384:	f7ff ff8c 	bl	80092a0 <__hexdig_fun>
 8009388:	1e43      	subs	r3, r0, #1
 800938a:	b2db      	uxtb	r3, r3
 800938c:	2b18      	cmp	r3, #24
 800938e:	d830      	bhi.n	80093f2 <__gethex+0x126>
 8009390:	f1a0 0210 	sub.w	r2, r0, #16
 8009394:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009398:	f7ff ff82 	bl	80092a0 <__hexdig_fun>
 800939c:	f100 3cff 	add.w	ip, r0, #4294967295
 80093a0:	fa5f fc8c 	uxtb.w	ip, ip
 80093a4:	f1bc 0f18 	cmp.w	ip, #24
 80093a8:	f04f 030a 	mov.w	r3, #10
 80093ac:	d91e      	bls.n	80093ec <__gethex+0x120>
 80093ae:	b104      	cbz	r4, 80093b2 <__gethex+0xe6>
 80093b0:	4252      	negs	r2, r2
 80093b2:	4417      	add	r7, r2
 80093b4:	f8ca 1000 	str.w	r1, [sl]
 80093b8:	b1ed      	cbz	r5, 80093f6 <__gethex+0x12a>
 80093ba:	f1bb 0f00 	cmp.w	fp, #0
 80093be:	bf0c      	ite	eq
 80093c0:	2506      	moveq	r5, #6
 80093c2:	2500      	movne	r5, #0
 80093c4:	4628      	mov	r0, r5
 80093c6:	b005      	add	sp, #20
 80093c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093cc:	2500      	movs	r5, #0
 80093ce:	462c      	mov	r4, r5
 80093d0:	e7b0      	b.n	8009334 <__gethex+0x68>
 80093d2:	2c00      	cmp	r4, #0
 80093d4:	d1c7      	bne.n	8009366 <__gethex+0x9a>
 80093d6:	4627      	mov	r7, r4
 80093d8:	e7c7      	b.n	800936a <__gethex+0x9e>
 80093da:	464e      	mov	r6, r9
 80093dc:	462f      	mov	r7, r5
 80093de:	2501      	movs	r5, #1
 80093e0:	e7c3      	b.n	800936a <__gethex+0x9e>
 80093e2:	2400      	movs	r4, #0
 80093e4:	1cb1      	adds	r1, r6, #2
 80093e6:	e7cc      	b.n	8009382 <__gethex+0xb6>
 80093e8:	2401      	movs	r4, #1
 80093ea:	e7fb      	b.n	80093e4 <__gethex+0x118>
 80093ec:	fb03 0002 	mla	r0, r3, r2, r0
 80093f0:	e7ce      	b.n	8009390 <__gethex+0xc4>
 80093f2:	4631      	mov	r1, r6
 80093f4:	e7de      	b.n	80093b4 <__gethex+0xe8>
 80093f6:	eba6 0309 	sub.w	r3, r6, r9
 80093fa:	3b01      	subs	r3, #1
 80093fc:	4629      	mov	r1, r5
 80093fe:	2b07      	cmp	r3, #7
 8009400:	dc0a      	bgt.n	8009418 <__gethex+0x14c>
 8009402:	9801      	ldr	r0, [sp, #4]
 8009404:	f7fd fff8 	bl	80073f8 <_Balloc>
 8009408:	4604      	mov	r4, r0
 800940a:	b940      	cbnz	r0, 800941e <__gethex+0x152>
 800940c:	4b5c      	ldr	r3, [pc, #368]	@ (8009580 <__gethex+0x2b4>)
 800940e:	4602      	mov	r2, r0
 8009410:	21e4      	movs	r1, #228	@ 0xe4
 8009412:	485c      	ldr	r0, [pc, #368]	@ (8009584 <__gethex+0x2b8>)
 8009414:	f7ff fec0 	bl	8009198 <__assert_func>
 8009418:	3101      	adds	r1, #1
 800941a:	105b      	asrs	r3, r3, #1
 800941c:	e7ef      	b.n	80093fe <__gethex+0x132>
 800941e:	f100 0a14 	add.w	sl, r0, #20
 8009422:	2300      	movs	r3, #0
 8009424:	4655      	mov	r5, sl
 8009426:	469b      	mov	fp, r3
 8009428:	45b1      	cmp	r9, r6
 800942a:	d337      	bcc.n	800949c <__gethex+0x1d0>
 800942c:	f845 bb04 	str.w	fp, [r5], #4
 8009430:	eba5 050a 	sub.w	r5, r5, sl
 8009434:	10ad      	asrs	r5, r5, #2
 8009436:	6125      	str	r5, [r4, #16]
 8009438:	4658      	mov	r0, fp
 800943a:	f7fe f8cf 	bl	80075dc <__hi0bits>
 800943e:	016d      	lsls	r5, r5, #5
 8009440:	f8d8 6000 	ldr.w	r6, [r8]
 8009444:	1a2d      	subs	r5, r5, r0
 8009446:	42b5      	cmp	r5, r6
 8009448:	dd54      	ble.n	80094f4 <__gethex+0x228>
 800944a:	1bad      	subs	r5, r5, r6
 800944c:	4629      	mov	r1, r5
 800944e:	4620      	mov	r0, r4
 8009450:	f7fe fc5b 	bl	8007d0a <__any_on>
 8009454:	4681      	mov	r9, r0
 8009456:	b178      	cbz	r0, 8009478 <__gethex+0x1ac>
 8009458:	1e6b      	subs	r3, r5, #1
 800945a:	1159      	asrs	r1, r3, #5
 800945c:	f003 021f 	and.w	r2, r3, #31
 8009460:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009464:	f04f 0901 	mov.w	r9, #1
 8009468:	fa09 f202 	lsl.w	r2, r9, r2
 800946c:	420a      	tst	r2, r1
 800946e:	d003      	beq.n	8009478 <__gethex+0x1ac>
 8009470:	454b      	cmp	r3, r9
 8009472:	dc36      	bgt.n	80094e2 <__gethex+0x216>
 8009474:	f04f 0902 	mov.w	r9, #2
 8009478:	4629      	mov	r1, r5
 800947a:	4620      	mov	r0, r4
 800947c:	f7ff febe 	bl	80091fc <rshift>
 8009480:	442f      	add	r7, r5
 8009482:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009486:	42bb      	cmp	r3, r7
 8009488:	da42      	bge.n	8009510 <__gethex+0x244>
 800948a:	9801      	ldr	r0, [sp, #4]
 800948c:	4621      	mov	r1, r4
 800948e:	f7fd fff3 	bl	8007478 <_Bfree>
 8009492:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009494:	2300      	movs	r3, #0
 8009496:	6013      	str	r3, [r2, #0]
 8009498:	25a3      	movs	r5, #163	@ 0xa3
 800949a:	e793      	b.n	80093c4 <__gethex+0xf8>
 800949c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80094a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80094a2:	d012      	beq.n	80094ca <__gethex+0x1fe>
 80094a4:	2b20      	cmp	r3, #32
 80094a6:	d104      	bne.n	80094b2 <__gethex+0x1e6>
 80094a8:	f845 bb04 	str.w	fp, [r5], #4
 80094ac:	f04f 0b00 	mov.w	fp, #0
 80094b0:	465b      	mov	r3, fp
 80094b2:	7830      	ldrb	r0, [r6, #0]
 80094b4:	9303      	str	r3, [sp, #12]
 80094b6:	f7ff fef3 	bl	80092a0 <__hexdig_fun>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	f000 000f 	and.w	r0, r0, #15
 80094c0:	4098      	lsls	r0, r3
 80094c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80094c6:	3304      	adds	r3, #4
 80094c8:	e7ae      	b.n	8009428 <__gethex+0x15c>
 80094ca:	45b1      	cmp	r9, r6
 80094cc:	d8ea      	bhi.n	80094a4 <__gethex+0x1d8>
 80094ce:	492b      	ldr	r1, [pc, #172]	@ (800957c <__gethex+0x2b0>)
 80094d0:	9303      	str	r3, [sp, #12]
 80094d2:	2201      	movs	r2, #1
 80094d4:	4630      	mov	r0, r6
 80094d6:	f7ff fe03 	bl	80090e0 <strncmp>
 80094da:	9b03      	ldr	r3, [sp, #12]
 80094dc:	2800      	cmp	r0, #0
 80094de:	d1e1      	bne.n	80094a4 <__gethex+0x1d8>
 80094e0:	e7a2      	b.n	8009428 <__gethex+0x15c>
 80094e2:	1ea9      	subs	r1, r5, #2
 80094e4:	4620      	mov	r0, r4
 80094e6:	f7fe fc10 	bl	8007d0a <__any_on>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	d0c2      	beq.n	8009474 <__gethex+0x1a8>
 80094ee:	f04f 0903 	mov.w	r9, #3
 80094f2:	e7c1      	b.n	8009478 <__gethex+0x1ac>
 80094f4:	da09      	bge.n	800950a <__gethex+0x23e>
 80094f6:	1b75      	subs	r5, r6, r5
 80094f8:	4621      	mov	r1, r4
 80094fa:	9801      	ldr	r0, [sp, #4]
 80094fc:	462a      	mov	r2, r5
 80094fe:	f7fe f9cb 	bl	8007898 <__lshift>
 8009502:	1b7f      	subs	r7, r7, r5
 8009504:	4604      	mov	r4, r0
 8009506:	f100 0a14 	add.w	sl, r0, #20
 800950a:	f04f 0900 	mov.w	r9, #0
 800950e:	e7b8      	b.n	8009482 <__gethex+0x1b6>
 8009510:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009514:	42bd      	cmp	r5, r7
 8009516:	dd6f      	ble.n	80095f8 <__gethex+0x32c>
 8009518:	1bed      	subs	r5, r5, r7
 800951a:	42ae      	cmp	r6, r5
 800951c:	dc34      	bgt.n	8009588 <__gethex+0x2bc>
 800951e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009522:	2b02      	cmp	r3, #2
 8009524:	d022      	beq.n	800956c <__gethex+0x2a0>
 8009526:	2b03      	cmp	r3, #3
 8009528:	d024      	beq.n	8009574 <__gethex+0x2a8>
 800952a:	2b01      	cmp	r3, #1
 800952c:	d115      	bne.n	800955a <__gethex+0x28e>
 800952e:	42ae      	cmp	r6, r5
 8009530:	d113      	bne.n	800955a <__gethex+0x28e>
 8009532:	2e01      	cmp	r6, #1
 8009534:	d10b      	bne.n	800954e <__gethex+0x282>
 8009536:	9a02      	ldr	r2, [sp, #8]
 8009538:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800953c:	6013      	str	r3, [r2, #0]
 800953e:	2301      	movs	r3, #1
 8009540:	6123      	str	r3, [r4, #16]
 8009542:	f8ca 3000 	str.w	r3, [sl]
 8009546:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009548:	2562      	movs	r5, #98	@ 0x62
 800954a:	601c      	str	r4, [r3, #0]
 800954c:	e73a      	b.n	80093c4 <__gethex+0xf8>
 800954e:	1e71      	subs	r1, r6, #1
 8009550:	4620      	mov	r0, r4
 8009552:	f7fe fbda 	bl	8007d0a <__any_on>
 8009556:	2800      	cmp	r0, #0
 8009558:	d1ed      	bne.n	8009536 <__gethex+0x26a>
 800955a:	9801      	ldr	r0, [sp, #4]
 800955c:	4621      	mov	r1, r4
 800955e:	f7fd ff8b 	bl	8007478 <_Bfree>
 8009562:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009564:	2300      	movs	r3, #0
 8009566:	6013      	str	r3, [r2, #0]
 8009568:	2550      	movs	r5, #80	@ 0x50
 800956a:	e72b      	b.n	80093c4 <__gethex+0xf8>
 800956c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1f3      	bne.n	800955a <__gethex+0x28e>
 8009572:	e7e0      	b.n	8009536 <__gethex+0x26a>
 8009574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1dd      	bne.n	8009536 <__gethex+0x26a>
 800957a:	e7ee      	b.n	800955a <__gethex+0x28e>
 800957c:	08009d20 	.word	0x08009d20
 8009580:	08009cb6 	.word	0x08009cb6
 8009584:	08009d77 	.word	0x08009d77
 8009588:	1e6f      	subs	r7, r5, #1
 800958a:	f1b9 0f00 	cmp.w	r9, #0
 800958e:	d130      	bne.n	80095f2 <__gethex+0x326>
 8009590:	b127      	cbz	r7, 800959c <__gethex+0x2d0>
 8009592:	4639      	mov	r1, r7
 8009594:	4620      	mov	r0, r4
 8009596:	f7fe fbb8 	bl	8007d0a <__any_on>
 800959a:	4681      	mov	r9, r0
 800959c:	117a      	asrs	r2, r7, #5
 800959e:	2301      	movs	r3, #1
 80095a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80095a4:	f007 071f 	and.w	r7, r7, #31
 80095a8:	40bb      	lsls	r3, r7
 80095aa:	4213      	tst	r3, r2
 80095ac:	4629      	mov	r1, r5
 80095ae:	4620      	mov	r0, r4
 80095b0:	bf18      	it	ne
 80095b2:	f049 0902 	orrne.w	r9, r9, #2
 80095b6:	f7ff fe21 	bl	80091fc <rshift>
 80095ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80095be:	1b76      	subs	r6, r6, r5
 80095c0:	2502      	movs	r5, #2
 80095c2:	f1b9 0f00 	cmp.w	r9, #0
 80095c6:	d047      	beq.n	8009658 <__gethex+0x38c>
 80095c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	d015      	beq.n	80095fc <__gethex+0x330>
 80095d0:	2b03      	cmp	r3, #3
 80095d2:	d017      	beq.n	8009604 <__gethex+0x338>
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d109      	bne.n	80095ec <__gethex+0x320>
 80095d8:	f019 0f02 	tst.w	r9, #2
 80095dc:	d006      	beq.n	80095ec <__gethex+0x320>
 80095de:	f8da 3000 	ldr.w	r3, [sl]
 80095e2:	ea49 0903 	orr.w	r9, r9, r3
 80095e6:	f019 0f01 	tst.w	r9, #1
 80095ea:	d10e      	bne.n	800960a <__gethex+0x33e>
 80095ec:	f045 0510 	orr.w	r5, r5, #16
 80095f0:	e032      	b.n	8009658 <__gethex+0x38c>
 80095f2:	f04f 0901 	mov.w	r9, #1
 80095f6:	e7d1      	b.n	800959c <__gethex+0x2d0>
 80095f8:	2501      	movs	r5, #1
 80095fa:	e7e2      	b.n	80095c2 <__gethex+0x2f6>
 80095fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095fe:	f1c3 0301 	rsb	r3, r3, #1
 8009602:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009606:	2b00      	cmp	r3, #0
 8009608:	d0f0      	beq.n	80095ec <__gethex+0x320>
 800960a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800960e:	f104 0314 	add.w	r3, r4, #20
 8009612:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009616:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800961a:	f04f 0c00 	mov.w	ip, #0
 800961e:	4618      	mov	r0, r3
 8009620:	f853 2b04 	ldr.w	r2, [r3], #4
 8009624:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009628:	d01b      	beq.n	8009662 <__gethex+0x396>
 800962a:	3201      	adds	r2, #1
 800962c:	6002      	str	r2, [r0, #0]
 800962e:	2d02      	cmp	r5, #2
 8009630:	f104 0314 	add.w	r3, r4, #20
 8009634:	d13c      	bne.n	80096b0 <__gethex+0x3e4>
 8009636:	f8d8 2000 	ldr.w	r2, [r8]
 800963a:	3a01      	subs	r2, #1
 800963c:	42b2      	cmp	r2, r6
 800963e:	d109      	bne.n	8009654 <__gethex+0x388>
 8009640:	1171      	asrs	r1, r6, #5
 8009642:	2201      	movs	r2, #1
 8009644:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009648:	f006 061f 	and.w	r6, r6, #31
 800964c:	fa02 f606 	lsl.w	r6, r2, r6
 8009650:	421e      	tst	r6, r3
 8009652:	d13a      	bne.n	80096ca <__gethex+0x3fe>
 8009654:	f045 0520 	orr.w	r5, r5, #32
 8009658:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800965a:	601c      	str	r4, [r3, #0]
 800965c:	9b02      	ldr	r3, [sp, #8]
 800965e:	601f      	str	r7, [r3, #0]
 8009660:	e6b0      	b.n	80093c4 <__gethex+0xf8>
 8009662:	4299      	cmp	r1, r3
 8009664:	f843 cc04 	str.w	ip, [r3, #-4]
 8009668:	d8d9      	bhi.n	800961e <__gethex+0x352>
 800966a:	68a3      	ldr	r3, [r4, #8]
 800966c:	459b      	cmp	fp, r3
 800966e:	db17      	blt.n	80096a0 <__gethex+0x3d4>
 8009670:	6861      	ldr	r1, [r4, #4]
 8009672:	9801      	ldr	r0, [sp, #4]
 8009674:	3101      	adds	r1, #1
 8009676:	f7fd febf 	bl	80073f8 <_Balloc>
 800967a:	4681      	mov	r9, r0
 800967c:	b918      	cbnz	r0, 8009686 <__gethex+0x3ba>
 800967e:	4b1a      	ldr	r3, [pc, #104]	@ (80096e8 <__gethex+0x41c>)
 8009680:	4602      	mov	r2, r0
 8009682:	2184      	movs	r1, #132	@ 0x84
 8009684:	e6c5      	b.n	8009412 <__gethex+0x146>
 8009686:	6922      	ldr	r2, [r4, #16]
 8009688:	3202      	adds	r2, #2
 800968a:	f104 010c 	add.w	r1, r4, #12
 800968e:	0092      	lsls	r2, r2, #2
 8009690:	300c      	adds	r0, #12
 8009692:	f7ff fd69 	bl	8009168 <memcpy>
 8009696:	4621      	mov	r1, r4
 8009698:	9801      	ldr	r0, [sp, #4]
 800969a:	f7fd feed 	bl	8007478 <_Bfree>
 800969e:	464c      	mov	r4, r9
 80096a0:	6923      	ldr	r3, [r4, #16]
 80096a2:	1c5a      	adds	r2, r3, #1
 80096a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096a8:	6122      	str	r2, [r4, #16]
 80096aa:	2201      	movs	r2, #1
 80096ac:	615a      	str	r2, [r3, #20]
 80096ae:	e7be      	b.n	800962e <__gethex+0x362>
 80096b0:	6922      	ldr	r2, [r4, #16]
 80096b2:	455a      	cmp	r2, fp
 80096b4:	dd0b      	ble.n	80096ce <__gethex+0x402>
 80096b6:	2101      	movs	r1, #1
 80096b8:	4620      	mov	r0, r4
 80096ba:	f7ff fd9f 	bl	80091fc <rshift>
 80096be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096c2:	3701      	adds	r7, #1
 80096c4:	42bb      	cmp	r3, r7
 80096c6:	f6ff aee0 	blt.w	800948a <__gethex+0x1be>
 80096ca:	2501      	movs	r5, #1
 80096cc:	e7c2      	b.n	8009654 <__gethex+0x388>
 80096ce:	f016 061f 	ands.w	r6, r6, #31
 80096d2:	d0fa      	beq.n	80096ca <__gethex+0x3fe>
 80096d4:	4453      	add	r3, sl
 80096d6:	f1c6 0620 	rsb	r6, r6, #32
 80096da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80096de:	f7fd ff7d 	bl	80075dc <__hi0bits>
 80096e2:	42b0      	cmp	r0, r6
 80096e4:	dbe7      	blt.n	80096b6 <__gethex+0x3ea>
 80096e6:	e7f0      	b.n	80096ca <__gethex+0x3fe>
 80096e8:	08009cb6 	.word	0x08009cb6

080096ec <L_shift>:
 80096ec:	f1c2 0208 	rsb	r2, r2, #8
 80096f0:	0092      	lsls	r2, r2, #2
 80096f2:	b570      	push	{r4, r5, r6, lr}
 80096f4:	f1c2 0620 	rsb	r6, r2, #32
 80096f8:	6843      	ldr	r3, [r0, #4]
 80096fa:	6804      	ldr	r4, [r0, #0]
 80096fc:	fa03 f506 	lsl.w	r5, r3, r6
 8009700:	432c      	orrs	r4, r5
 8009702:	40d3      	lsrs	r3, r2
 8009704:	6004      	str	r4, [r0, #0]
 8009706:	f840 3f04 	str.w	r3, [r0, #4]!
 800970a:	4288      	cmp	r0, r1
 800970c:	d3f4      	bcc.n	80096f8 <L_shift+0xc>
 800970e:	bd70      	pop	{r4, r5, r6, pc}

08009710 <__match>:
 8009710:	b530      	push	{r4, r5, lr}
 8009712:	6803      	ldr	r3, [r0, #0]
 8009714:	3301      	adds	r3, #1
 8009716:	f811 4b01 	ldrb.w	r4, [r1], #1
 800971a:	b914      	cbnz	r4, 8009722 <__match+0x12>
 800971c:	6003      	str	r3, [r0, #0]
 800971e:	2001      	movs	r0, #1
 8009720:	bd30      	pop	{r4, r5, pc}
 8009722:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009726:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800972a:	2d19      	cmp	r5, #25
 800972c:	bf98      	it	ls
 800972e:	3220      	addls	r2, #32
 8009730:	42a2      	cmp	r2, r4
 8009732:	d0f0      	beq.n	8009716 <__match+0x6>
 8009734:	2000      	movs	r0, #0
 8009736:	e7f3      	b.n	8009720 <__match+0x10>

08009738 <__hexnan>:
 8009738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	680b      	ldr	r3, [r1, #0]
 800973e:	6801      	ldr	r1, [r0, #0]
 8009740:	115e      	asrs	r6, r3, #5
 8009742:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009746:	f013 031f 	ands.w	r3, r3, #31
 800974a:	b087      	sub	sp, #28
 800974c:	bf18      	it	ne
 800974e:	3604      	addne	r6, #4
 8009750:	2500      	movs	r5, #0
 8009752:	1f37      	subs	r7, r6, #4
 8009754:	4682      	mov	sl, r0
 8009756:	4690      	mov	r8, r2
 8009758:	9301      	str	r3, [sp, #4]
 800975a:	f846 5c04 	str.w	r5, [r6, #-4]
 800975e:	46b9      	mov	r9, r7
 8009760:	463c      	mov	r4, r7
 8009762:	9502      	str	r5, [sp, #8]
 8009764:	46ab      	mov	fp, r5
 8009766:	784a      	ldrb	r2, [r1, #1]
 8009768:	1c4b      	adds	r3, r1, #1
 800976a:	9303      	str	r3, [sp, #12]
 800976c:	b342      	cbz	r2, 80097c0 <__hexnan+0x88>
 800976e:	4610      	mov	r0, r2
 8009770:	9105      	str	r1, [sp, #20]
 8009772:	9204      	str	r2, [sp, #16]
 8009774:	f7ff fd94 	bl	80092a0 <__hexdig_fun>
 8009778:	2800      	cmp	r0, #0
 800977a:	d151      	bne.n	8009820 <__hexnan+0xe8>
 800977c:	9a04      	ldr	r2, [sp, #16]
 800977e:	9905      	ldr	r1, [sp, #20]
 8009780:	2a20      	cmp	r2, #32
 8009782:	d818      	bhi.n	80097b6 <__hexnan+0x7e>
 8009784:	9b02      	ldr	r3, [sp, #8]
 8009786:	459b      	cmp	fp, r3
 8009788:	dd13      	ble.n	80097b2 <__hexnan+0x7a>
 800978a:	454c      	cmp	r4, r9
 800978c:	d206      	bcs.n	800979c <__hexnan+0x64>
 800978e:	2d07      	cmp	r5, #7
 8009790:	dc04      	bgt.n	800979c <__hexnan+0x64>
 8009792:	462a      	mov	r2, r5
 8009794:	4649      	mov	r1, r9
 8009796:	4620      	mov	r0, r4
 8009798:	f7ff ffa8 	bl	80096ec <L_shift>
 800979c:	4544      	cmp	r4, r8
 800979e:	d952      	bls.n	8009846 <__hexnan+0x10e>
 80097a0:	2300      	movs	r3, #0
 80097a2:	f1a4 0904 	sub.w	r9, r4, #4
 80097a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80097aa:	f8cd b008 	str.w	fp, [sp, #8]
 80097ae:	464c      	mov	r4, r9
 80097b0:	461d      	mov	r5, r3
 80097b2:	9903      	ldr	r1, [sp, #12]
 80097b4:	e7d7      	b.n	8009766 <__hexnan+0x2e>
 80097b6:	2a29      	cmp	r2, #41	@ 0x29
 80097b8:	d157      	bne.n	800986a <__hexnan+0x132>
 80097ba:	3102      	adds	r1, #2
 80097bc:	f8ca 1000 	str.w	r1, [sl]
 80097c0:	f1bb 0f00 	cmp.w	fp, #0
 80097c4:	d051      	beq.n	800986a <__hexnan+0x132>
 80097c6:	454c      	cmp	r4, r9
 80097c8:	d206      	bcs.n	80097d8 <__hexnan+0xa0>
 80097ca:	2d07      	cmp	r5, #7
 80097cc:	dc04      	bgt.n	80097d8 <__hexnan+0xa0>
 80097ce:	462a      	mov	r2, r5
 80097d0:	4649      	mov	r1, r9
 80097d2:	4620      	mov	r0, r4
 80097d4:	f7ff ff8a 	bl	80096ec <L_shift>
 80097d8:	4544      	cmp	r4, r8
 80097da:	d936      	bls.n	800984a <__hexnan+0x112>
 80097dc:	f1a8 0204 	sub.w	r2, r8, #4
 80097e0:	4623      	mov	r3, r4
 80097e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80097e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80097ea:	429f      	cmp	r7, r3
 80097ec:	d2f9      	bcs.n	80097e2 <__hexnan+0xaa>
 80097ee:	1b3b      	subs	r3, r7, r4
 80097f0:	f023 0303 	bic.w	r3, r3, #3
 80097f4:	3304      	adds	r3, #4
 80097f6:	3401      	adds	r4, #1
 80097f8:	3e03      	subs	r6, #3
 80097fa:	42b4      	cmp	r4, r6
 80097fc:	bf88      	it	hi
 80097fe:	2304      	movhi	r3, #4
 8009800:	4443      	add	r3, r8
 8009802:	2200      	movs	r2, #0
 8009804:	f843 2b04 	str.w	r2, [r3], #4
 8009808:	429f      	cmp	r7, r3
 800980a:	d2fb      	bcs.n	8009804 <__hexnan+0xcc>
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	b91b      	cbnz	r3, 8009818 <__hexnan+0xe0>
 8009810:	4547      	cmp	r7, r8
 8009812:	d128      	bne.n	8009866 <__hexnan+0x12e>
 8009814:	2301      	movs	r3, #1
 8009816:	603b      	str	r3, [r7, #0]
 8009818:	2005      	movs	r0, #5
 800981a:	b007      	add	sp, #28
 800981c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009820:	3501      	adds	r5, #1
 8009822:	2d08      	cmp	r5, #8
 8009824:	f10b 0b01 	add.w	fp, fp, #1
 8009828:	dd06      	ble.n	8009838 <__hexnan+0x100>
 800982a:	4544      	cmp	r4, r8
 800982c:	d9c1      	bls.n	80097b2 <__hexnan+0x7a>
 800982e:	2300      	movs	r3, #0
 8009830:	f844 3c04 	str.w	r3, [r4, #-4]
 8009834:	2501      	movs	r5, #1
 8009836:	3c04      	subs	r4, #4
 8009838:	6822      	ldr	r2, [r4, #0]
 800983a:	f000 000f 	and.w	r0, r0, #15
 800983e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009842:	6020      	str	r0, [r4, #0]
 8009844:	e7b5      	b.n	80097b2 <__hexnan+0x7a>
 8009846:	2508      	movs	r5, #8
 8009848:	e7b3      	b.n	80097b2 <__hexnan+0x7a>
 800984a:	9b01      	ldr	r3, [sp, #4]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d0dd      	beq.n	800980c <__hexnan+0xd4>
 8009850:	f1c3 0320 	rsb	r3, r3, #32
 8009854:	f04f 32ff 	mov.w	r2, #4294967295
 8009858:	40da      	lsrs	r2, r3
 800985a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800985e:	4013      	ands	r3, r2
 8009860:	f846 3c04 	str.w	r3, [r6, #-4]
 8009864:	e7d2      	b.n	800980c <__hexnan+0xd4>
 8009866:	3f04      	subs	r7, #4
 8009868:	e7d0      	b.n	800980c <__hexnan+0xd4>
 800986a:	2004      	movs	r0, #4
 800986c:	e7d5      	b.n	800981a <__hexnan+0xe2>

0800986e <__ascii_mbtowc>:
 800986e:	b082      	sub	sp, #8
 8009870:	b901      	cbnz	r1, 8009874 <__ascii_mbtowc+0x6>
 8009872:	a901      	add	r1, sp, #4
 8009874:	b142      	cbz	r2, 8009888 <__ascii_mbtowc+0x1a>
 8009876:	b14b      	cbz	r3, 800988c <__ascii_mbtowc+0x1e>
 8009878:	7813      	ldrb	r3, [r2, #0]
 800987a:	600b      	str	r3, [r1, #0]
 800987c:	7812      	ldrb	r2, [r2, #0]
 800987e:	1e10      	subs	r0, r2, #0
 8009880:	bf18      	it	ne
 8009882:	2001      	movne	r0, #1
 8009884:	b002      	add	sp, #8
 8009886:	4770      	bx	lr
 8009888:	4610      	mov	r0, r2
 800988a:	e7fb      	b.n	8009884 <__ascii_mbtowc+0x16>
 800988c:	f06f 0001 	mvn.w	r0, #1
 8009890:	e7f8      	b.n	8009884 <__ascii_mbtowc+0x16>

08009892 <_realloc_r>:
 8009892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009896:	4607      	mov	r7, r0
 8009898:	4614      	mov	r4, r2
 800989a:	460d      	mov	r5, r1
 800989c:	b921      	cbnz	r1, 80098a8 <_realloc_r+0x16>
 800989e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098a2:	4611      	mov	r1, r2
 80098a4:	f7fd bd1c 	b.w	80072e0 <_malloc_r>
 80098a8:	b92a      	cbnz	r2, 80098b6 <_realloc_r+0x24>
 80098aa:	f7fd fca5 	bl	80071f8 <_free_r>
 80098ae:	4625      	mov	r5, r4
 80098b0:	4628      	mov	r0, r5
 80098b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098b6:	f000 f840 	bl	800993a <_malloc_usable_size_r>
 80098ba:	4284      	cmp	r4, r0
 80098bc:	4606      	mov	r6, r0
 80098be:	d802      	bhi.n	80098c6 <_realloc_r+0x34>
 80098c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098c4:	d8f4      	bhi.n	80098b0 <_realloc_r+0x1e>
 80098c6:	4621      	mov	r1, r4
 80098c8:	4638      	mov	r0, r7
 80098ca:	f7fd fd09 	bl	80072e0 <_malloc_r>
 80098ce:	4680      	mov	r8, r0
 80098d0:	b908      	cbnz	r0, 80098d6 <_realloc_r+0x44>
 80098d2:	4645      	mov	r5, r8
 80098d4:	e7ec      	b.n	80098b0 <_realloc_r+0x1e>
 80098d6:	42b4      	cmp	r4, r6
 80098d8:	4622      	mov	r2, r4
 80098da:	4629      	mov	r1, r5
 80098dc:	bf28      	it	cs
 80098de:	4632      	movcs	r2, r6
 80098e0:	f7ff fc42 	bl	8009168 <memcpy>
 80098e4:	4629      	mov	r1, r5
 80098e6:	4638      	mov	r0, r7
 80098e8:	f7fd fc86 	bl	80071f8 <_free_r>
 80098ec:	e7f1      	b.n	80098d2 <_realloc_r+0x40>

080098ee <__ascii_wctomb>:
 80098ee:	4603      	mov	r3, r0
 80098f0:	4608      	mov	r0, r1
 80098f2:	b141      	cbz	r1, 8009906 <__ascii_wctomb+0x18>
 80098f4:	2aff      	cmp	r2, #255	@ 0xff
 80098f6:	d904      	bls.n	8009902 <__ascii_wctomb+0x14>
 80098f8:	228a      	movs	r2, #138	@ 0x8a
 80098fa:	601a      	str	r2, [r3, #0]
 80098fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009900:	4770      	bx	lr
 8009902:	700a      	strb	r2, [r1, #0]
 8009904:	2001      	movs	r0, #1
 8009906:	4770      	bx	lr

08009908 <fiprintf>:
 8009908:	b40e      	push	{r1, r2, r3}
 800990a:	b503      	push	{r0, r1, lr}
 800990c:	4601      	mov	r1, r0
 800990e:	ab03      	add	r3, sp, #12
 8009910:	4805      	ldr	r0, [pc, #20]	@ (8009928 <fiprintf+0x20>)
 8009912:	f853 2b04 	ldr.w	r2, [r3], #4
 8009916:	6800      	ldr	r0, [r0, #0]
 8009918:	9301      	str	r3, [sp, #4]
 800991a:	f7ff f9a1 	bl	8008c60 <_vfiprintf_r>
 800991e:	b002      	add	sp, #8
 8009920:	f85d eb04 	ldr.w	lr, [sp], #4
 8009924:	b003      	add	sp, #12
 8009926:	4770      	bx	lr
 8009928:	20000018 	.word	0x20000018

0800992c <abort>:
 800992c:	b508      	push	{r3, lr}
 800992e:	2006      	movs	r0, #6
 8009930:	f000 f834 	bl	800999c <raise>
 8009934:	2001      	movs	r0, #1
 8009936:	f7f7 fee3 	bl	8001700 <_exit>

0800993a <_malloc_usable_size_r>:
 800993a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800993e:	1f18      	subs	r0, r3, #4
 8009940:	2b00      	cmp	r3, #0
 8009942:	bfbc      	itt	lt
 8009944:	580b      	ldrlt	r3, [r1, r0]
 8009946:	18c0      	addlt	r0, r0, r3
 8009948:	4770      	bx	lr

0800994a <_raise_r>:
 800994a:	291f      	cmp	r1, #31
 800994c:	b538      	push	{r3, r4, r5, lr}
 800994e:	4605      	mov	r5, r0
 8009950:	460c      	mov	r4, r1
 8009952:	d904      	bls.n	800995e <_raise_r+0x14>
 8009954:	2316      	movs	r3, #22
 8009956:	6003      	str	r3, [r0, #0]
 8009958:	f04f 30ff 	mov.w	r0, #4294967295
 800995c:	bd38      	pop	{r3, r4, r5, pc}
 800995e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009960:	b112      	cbz	r2, 8009968 <_raise_r+0x1e>
 8009962:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009966:	b94b      	cbnz	r3, 800997c <_raise_r+0x32>
 8009968:	4628      	mov	r0, r5
 800996a:	f000 f831 	bl	80099d0 <_getpid_r>
 800996e:	4622      	mov	r2, r4
 8009970:	4601      	mov	r1, r0
 8009972:	4628      	mov	r0, r5
 8009974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009978:	f000 b818 	b.w	80099ac <_kill_r>
 800997c:	2b01      	cmp	r3, #1
 800997e:	d00a      	beq.n	8009996 <_raise_r+0x4c>
 8009980:	1c59      	adds	r1, r3, #1
 8009982:	d103      	bne.n	800998c <_raise_r+0x42>
 8009984:	2316      	movs	r3, #22
 8009986:	6003      	str	r3, [r0, #0]
 8009988:	2001      	movs	r0, #1
 800998a:	e7e7      	b.n	800995c <_raise_r+0x12>
 800998c:	2100      	movs	r1, #0
 800998e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009992:	4620      	mov	r0, r4
 8009994:	4798      	blx	r3
 8009996:	2000      	movs	r0, #0
 8009998:	e7e0      	b.n	800995c <_raise_r+0x12>
	...

0800999c <raise>:
 800999c:	4b02      	ldr	r3, [pc, #8]	@ (80099a8 <raise+0xc>)
 800999e:	4601      	mov	r1, r0
 80099a0:	6818      	ldr	r0, [r3, #0]
 80099a2:	f7ff bfd2 	b.w	800994a <_raise_r>
 80099a6:	bf00      	nop
 80099a8:	20000018 	.word	0x20000018

080099ac <_kill_r>:
 80099ac:	b538      	push	{r3, r4, r5, lr}
 80099ae:	4d07      	ldr	r5, [pc, #28]	@ (80099cc <_kill_r+0x20>)
 80099b0:	2300      	movs	r3, #0
 80099b2:	4604      	mov	r4, r0
 80099b4:	4608      	mov	r0, r1
 80099b6:	4611      	mov	r1, r2
 80099b8:	602b      	str	r3, [r5, #0]
 80099ba:	f7f7 fe91 	bl	80016e0 <_kill>
 80099be:	1c43      	adds	r3, r0, #1
 80099c0:	d102      	bne.n	80099c8 <_kill_r+0x1c>
 80099c2:	682b      	ldr	r3, [r5, #0]
 80099c4:	b103      	cbz	r3, 80099c8 <_kill_r+0x1c>
 80099c6:	6023      	str	r3, [r4, #0]
 80099c8:	bd38      	pop	{r3, r4, r5, pc}
 80099ca:	bf00      	nop
 80099cc:	20000574 	.word	0x20000574

080099d0 <_getpid_r>:
 80099d0:	f7f7 be7e 	b.w	80016d0 <_getpid>

080099d4 <_init>:
 80099d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d6:	bf00      	nop
 80099d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099da:	bc08      	pop	{r3}
 80099dc:	469e      	mov	lr, r3
 80099de:	4770      	bx	lr

080099e0 <_fini>:
 80099e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099e2:	bf00      	nop
 80099e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099e6:	bc08      	pop	{r3}
 80099e8:	469e      	mov	lr, r3
 80099ea:	4770      	bx	lr
