

================================================================
== Vivado HLS Report for 'conv1_p'
================================================================
* Date:           Sat Dec 15 03:40:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6907441|  6907441|  6907441|  6907441|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  6907440|  6907440|    287810|          -|          -|    24|    no    |
        | + Loop 1.1                  |   287808|   287808|      8994|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1              |     8992|     8992|       281|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1          |      276|      276|        92|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |       90|       90|        30|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       21|       21|         7|          -|          -|     3|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|    1093|    662|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    221|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1499|    883|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_6_fu_622_p2              |     *    |      0|    0|  62|           8|           8|
    |ci_9_fu_415_p2                  |     +    |      0|   11|   8|           2|           1|
    |co_24_fu_289_p2                 |     +    |      0|   20|  10|           5|           1|
    |h_23_fu_403_p2                  |     +    |      0|   23|  11|           6|           1|
    |m_7_fu_488_p2                   |     +    |      0|   11|   8|           2|           1|
    |n_7_fu_581_p2                   |     +    |      0|   11|   8|           2|           1|
    |p_Val2_101_fu_852_p2            |     +    |      0|   32|  14|           9|           9|
    |p_Val2_104_fu_648_p2            |     +    |      0|   53|  21|          16|          16|
    |p_Val2_106_fu_682_p2            |     +    |      0|   29|  13|           8|           8|
    |result_V_fu_866_p2              |     +    |      0|   29|  13|           8|           8|
    |tmp2_fu_515_p2                  |     +    |      0|   11|   8|           2|           2|
    |tmp3_fu_587_p2                  |     +    |      0|   11|   8|           2|           2|
    |tmp_211_fu_525_p2               |     +    |      0|   23|  11|           6|           6|
    |tmp_214_fu_597_p2               |     +    |      0|   23|  11|           6|           6|
    |tmp_304_fu_540_p2               |     +    |      0|    0|  12|          64|          64|
    |tmp_349_fu_350_p2               |     +    |      0|   38|  16|          11|          11|
    |tmp_350_fu_366_p2               |     +    |      0|   38|  16|          11|          11|
    |tmp_351_fu_391_p2               |     +    |      0|   53|  21|          16|          16|
    |tmp_352_fu_940_p2               |     +    |      0|   53|  21|          16|          16|
    |tmp_355_fu_449_p2               |     +    |      0|   29|  13|           8|           8|
    |tmp_356_fu_455_p2               |     +    |      0|   32|  14|           9|           9|
    |tmp_358_fu_498_p2               |     +    |      0|  197|  69|          64|          64|
    |tmp_360_fu_535_p2               |     +    |      0|   29|  13|           8|           8|
    |tmp_361_fu_569_p2               |     +    |      0|   44|  18|          13|          13|
    |tmp_362_fu_607_p2               |     +    |      0|   44|  18|          13|          13|
    |w_23_fu_961_p2                  |     +    |      0|   23|  11|           1|           6|
    |tmp_346_fu_316_p2               |     -    |      0|   29|  13|           8|           8|
    |tmp_357_fu_476_p2               |     -    |      0|  197|  69|          64|          64|
    |tmp_359_fu_509_p2               |     -    |      0|    0|  12|          64|          64|
    |brmerge40_demorgan_i_fu_787_p2  |    and   |      0|    0|   2|           1|           1|
    |carry_fu_702_p2                 |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_781_p2              |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_760_p2              |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_748_p2              |    and   |      0|    0|   2|           1|           1|
    |underflow_15_fu_885_p2          |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_804_p2             |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_fu_725_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_fu_730_p2      |   icmp   |      0|    0|   1|           2|           1|
    |exitcond2_fu_283_p2             |   icmp   |      0|    0|   2|           5|           5|
    |exitcond3_fu_356_p2             |   icmp   |      0|    0|   3|           6|           6|
    |exitcond4_fu_397_p2             |   icmp   |      0|    0|   3|           6|           6|
    |exitcond5_fu_409_p2             |   icmp   |      0|    0|   1|           2|           2|
    |exitcond6_fu_482_p2             |   icmp   |      0|    0|   1|           2|           2|
    |exitcond_fu_575_p2              |   icmp   |      0|    0|   1|           2|           2|
    |tmp_208_fu_930_p2               |   icmp   |      0|    0|   4|           8|           1|
    |brmerge9_fu_899_p2              |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i6_fu_771_p2          |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_809_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp4_demorgan_fu_792_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp5_fu_815_p2                  |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_819_p2         |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_fu_753_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_735_p3         |  select  |      0|    0|   2|           1|           1|
    |p_Val2_112_mux_fu_824_p3        |  select  |      0|    0|   8|           1|           7|
    |p_Val2_s_102_fu_830_p3          |  select  |      0|    0|   9|           1|           9|
    |p_result_V_fu_911_p3            |  select  |      0|    0|   9|           1|           9|
    |p_s_fu_950_p3                   |  select  |      0|    0|   7|           1|           7|
    |result_1_fu_918_p3              |  select  |      0|    0|   8|           1|           8|
    |result_V_mux_fu_904_p3          |  select  |      0|    0|   8|           1|           7|
    |sum_V_fu_836_p3                 |  select  |      0|    0|   8|           1|           8|
    |brmerge_i_i_fu_890_p2           |    xor   |      0|    0|   2|           1|           1|
    |isneg_not_fu_894_p2             |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_765_p2             |    xor   |      0|    0|   2|           1|           2|
    |tmp4_fu_798_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_206_fu_880_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_218_fu_696_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_219_fu_742_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_220_fu_776_p2               |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0| 1093| 662|         517|         557|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  113|         24|    1|         24|
    |ap_sig_ioackin_m_axi_weight_V_ARREADY  |    9|          2|    1|          2|
    |ci_reg_222                             |    9|          2|    2|          4|
    |co_reg_175                             |    9|          2|    5|         10|
    |h_reg_186                              |    9|          2|    6|         12|
    |m_reg_245                              |    9|          2|    2|          4|
    |n_reg_268                              |    9|          2|    2|          4|
    |p_Val2_103_reg_256                     |    9|          2|    8|         16|
    |p_Val2_s_reg_210                       |    9|          2|    8|         16|
    |sum_1_reg_233                          |    9|          2|    8|         16|
    |w_reg_198                              |    9|          2|    6|         12|
    |weight_V_blk_n_AR                      |    9|          2|    1|          2|
    |weight_V_blk_n_R                       |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  221|         48|   51|        124|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  23|   0|   23|          0|
    |ap_reg_ioackin_m_axi_weight_V_ARREADY  |   1|   0|    1|          0|
    |bias_V_addr_reg_990                    |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1139          |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1149                 |   1|   0|    1|          0|
    |carry_reg_1116                         |   1|   0|    1|          0|
    |ci_9_reg_1014                          |   2|   0|    2|          0|
    |ci_reg_222                             |   2|   0|    2|          0|
    |co_24_reg_975                          |   5|   0|    5|          0|
    |co_reg_175                             |   5|   0|    5|          0|
    |h_reg_186                              |   6|   0|    6|          0|
    |input_V_load_reg_1077                  |   8|   0|    8|          0|
    |isneg_reg_1159                         |   1|   0|    1|          0|
    |m_7_reg_1032                           |   2|   0|    2|          0|
    |m_reg_245                              |   2|   0|    2|          0|
    |n_7_reg_1057                           |   2|   0|    2|          0|
    |n_reg_268                              |   2|   0|    2|          0|
    |newsignbit_15_reg_1172                 |   1|   0|    1|          0|
    |newsignbit_reg_1110                    |   1|   0|    1|          0|
    |p_38_i_i_reg_1129                      |   1|   0|    1|          0|
    |p_Val2_103_reg_256                     |   8|   0|    8|          0|
    |p_Val2_104_reg_1092                    |  16|   0|   16|          0|
    |p_Val2_106_reg_1104                    |   8|   0|    8|          0|
    |p_Val2_6_reg_1082                      |  16|   0|   16|          0|
    |p_Val2_s_reg_210                       |   8|   0|    8|          0|
    |result_V_reg_1166                      |   8|   0|    8|          0|
    |sext_reg_967                           |  64|   0|   64|          0|
    |signbit_reg_1097                       |   1|   0|    1|          0|
    |sum_1_reg_233                          |   8|   0|    8|          0|
    |tmp_185_reg_1123                       |   2|   0|    2|          0|
    |tmp_208_reg_1184                       |   1|   0|    1|          0|
    |tmp_220_reg_1134                       |   1|   0|    1|          0|
    |tmp_300_reg_1179                       |   7|   0|    7|          0|
    |tmp_306_reg_1087                       |   1|   0|    1|          0|
    |tmp_349_reg_985                        |  10|   0|   11|          1|
    |tmp_351_reg_998                        |  15|   0|   16|          1|
    |tmp_355_reg_1019                       |   7|   0|    8|          1|
    |tmp_357_reg_1024                       |  64|   0|   64|          0|
    |tmp_360_reg_1037                       |   8|   0|    8|          0|
    |tmp_361_reg_1049                       |  12|   0|   13|          1|
    |tmp_362_reg_1062                       |  13|   0|   13|          0|
    |tmp_435_cast_reg_980                   |   9|   0|    9|          0|
    |underflow_reg_1144                     |   1|   0|    1|          0|
    |w_reg_198                              |   6|   0|    6|          0|
    |weight_V_addr_read_reg_1072            |   8|   0|    8|          0|
    |weight_V_addr_reg_1043                 |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 406|   0|  410|          4|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|input_V_address0         | out |   12|  ap_memory |     input_V     |     array    |
|input_V_ce0              | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0               |  in |    8|  ap_memory |     input_V     |     array    |
|m_axi_weight_V_AWVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WVALID    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WREADY    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WDATA     | out |    8|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WSTRB     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WLAST     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WID       | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WUSER     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RDATA     |  in |    8|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RLAST     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|conv1_weight_V3          |  in |   32|   ap_none  | conv1_weight_V3 |    scalar    |
|bias_V_address0          | out |    5|  ap_memory |      bias_V     |     array    |
|bias_V_ce0               | out |    1|  ap_memory |      bias_V     |     array    |
|bias_V_q0                |  in |    8|  ap_memory |      bias_V     |     array    |
|output_V_address0        | out |   15|  ap_memory |     output_V    |     array    |
|output_V_ce0             | out |    1|  ap_memory |     output_V    |     array    |
|output_V_we0             | out |    1|  ap_memory |     output_V    |     array    |
|output_V_d0              | out |    8|  ap_memory |     output_V    |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond4)
	3  / (exitcond4)
5 --> 
	21  / (exitcond5)
	6  / (!exitcond5)
6 --> 
	7  / (!exitcond6)
	5  / (exitcond6)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	6  / (exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	14  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (6)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str45, i32 0, i32 648, [19 x i8]* @p_str48, [6 x i8]* @p_str47, [1 x i8]* @p_str45, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str45)

ST_1: conv1_weight_V3_read (7)  [1/1] 0.00ns
:1  %conv1_weight_V3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv1_weight_V3)

ST_1: sext (8)  [1/1] 0.00ns
:2  %sext = sext i32 %conv1_weight_V3_read to i64

ST_1: StgValue_27 (9)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:11
:3  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (11)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_24, %.loopexit.loopexit ]

ST_2: exitcond2 (12)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:11
.loopexit:1  %exitcond2 = icmp eq i5 %co, -8

ST_2: empty (13)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_24 (14)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:11
.loopexit:3  %co_24 = add i5 %co, 1

ST_2: StgValue_32 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:11
.loopexit:4  br i1 %exitcond2, label %2, label %.preheader67.preheader

ST_2: tmp (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader67.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:11
.preheader67.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:11
.preheader67.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader67.preheader:3  %p_shl2_cast = zext i7 %tmp_s to i8

ST_2: tmp_346 (21)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader67.preheader:4  %tmp_346 = sub i8 %p_shl2_cast, %tmp_cast

ST_2: tmp_435_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader67.preheader:5  %tmp_435_cast = sext i8 %tmp_346 to i9

ST_2: tmp_347 (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:11
.preheader67.preheader:6  %tmp_347 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:11
.preheader67.preheader:7  %p_shl_cast = zext i10 %tmp_347 to i11

ST_2: tmp_348 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:11
.preheader67.preheader:8  %tmp_348 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader67.preheader:9  %p_shl1_cast = zext i6 %tmp_348 to i11

ST_2: tmp_349 (27)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader67.preheader:10  %tmp_349 = add i11 %p_shl1_cast, %p_shl_cast

ST_2: bias_V_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22
.preheader67.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_45 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:12
.preheader67.preheader:12  br label %.preheader67

ST_2: StgValue_46 (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:28
:0  ret void


 <State 3>: 4.72ns
ST_3: h (31)  [1/1] 0.00ns
.preheader67:0  %h = phi i6 [ %h_23, %1 ], [ 1, %.preheader67.preheader ]

ST_3: exitcond3 (32)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:12
.preheader67:1  %exitcond3 = icmp eq i6 %h, -31

ST_3: empty_96 (33)  [1/1] 0.00ns
.preheader67:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_50 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:12
.preheader67:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader66.preheader

ST_3: tmp_cast_97 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader66.preheader:0  %tmp_cast_97 = zext i6 %h to i11

ST_3: tmp_350 (37)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader66.preheader:1  %tmp_350 = add i11 %tmp_cast_97, %tmp_349

ST_3: p_shl3_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader66.preheader:2  %p_shl3_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_350, i5 0)

ST_3: tmp_297 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader66.preheader:3  %tmp_297 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_350, i1 false)

ST_3: p_shl4_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader66.preheader:4  %p_shl4_cast = zext i12 %tmp_297 to i16

ST_3: tmp_351 (41)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:23
.preheader66.preheader:5  %tmp_351 = add i16 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_57 (42)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:13
.preheader66.preheader:6  br label %.preheader66

ST_3: StgValue_58 (186)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (44)  [1/1] 0.00ns
.preheader66:0  %w = phi i6 [ %w_23, %_ifconv1 ], [ 1, %.preheader66.preheader ]

ST_4: exitcond4 (45)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:13
.preheader66:1  %exitcond4 = icmp eq i6 %w, -31

ST_4: empty_98 (46)  [1/1] 0.00ns
.preheader66:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: StgValue_62 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:13
.preheader66:3  br i1 %exitcond4, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.preheader

ST_4: StgValue_63 (49)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:15
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84

ST_4: h_23 (183)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:12
:0  %h_23 = add i6 %h, 1

ST_4: StgValue_65 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:12
:1  br label %.preheader67


 <State 5>: 4.64ns
ST_5: p_Val2_s (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84:0  %p_Val2_s = phi i8 [ %sum_1, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.preheader ]

ST_5: ci (52)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84:1  %ci = phi i2 [ %ci_9, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.preheader ]

ST_5: exitcond5 (53)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:15
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84:2  %exitcond5 = icmp eq i2 %ci, -1

ST_5: empty_99 (54)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84:3  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: ci_9 (55)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:15
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84:4  %ci_9 = add i2 %ci, 1

ST_5: StgValue_71 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:15
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84:5  br i1 %exitcond5, label %_ifconv1, label %.preheader65.preheader

ST_5: tmp_209_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:15
.preheader65.preheader:0  %tmp_209_cast = zext i2 %ci to i9

ST_5: tmp_353 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:15
.preheader65.preheader:1  %tmp_353 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

ST_5: p_shl6_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:15
.preheader65.preheader:2  %p_shl6_cast = zext i7 %tmp_353 to i8

ST_5: tmp_354 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:15
.preheader65.preheader:3  %tmp_354 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

ST_5: p_shl7_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:4  %p_shl7_cast = zext i3 %tmp_354 to i8

ST_5: tmp_355 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:5  %tmp_355 = add i8 %p_shl7_cast, %p_shl6_cast

ST_5: tmp_356 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:6  %tmp_356 = add i9 %tmp_435_cast, %tmp_209_cast

ST_5: tmp_447_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:7  %tmp_447_cast = sext i9 %tmp_356 to i64

ST_5: tmp_301 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:8  %tmp_301 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_356, i2 0)

ST_5: p_shl5 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:9  %p_shl5 = sext i11 %tmp_301 to i64

ST_5: tmp_357 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader65.preheader:10  %tmp_357 = sub i64 %p_shl5, %tmp_447_cast

ST_5: StgValue_83 (69)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:16
.preheader65.preheader:11  br label %.preheader65

ST_5: p_Val2_100 (157)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:1  %p_Val2_100 = load i8* %bias_V_addr, align 1


 <State 6>: 6.81ns
ST_6: sum_1 (71)  [1/1] 0.00ns
.preheader65:0  %sum_1 = phi i8 [ %p_Val2_s, %.preheader65.preheader ], [ %p_Val2_103, %.preheader65.loopexit ]

ST_6: m (72)  [1/1] 0.00ns
.preheader65:1  %m = phi i2 [ 0, %.preheader65.preheader ], [ %m_7, %.preheader65.loopexit ]

ST_6: exitcond6 (73)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:16
.preheader65:2  %exitcond6 = icmp eq i2 %m, -1

ST_6: empty_100 (74)  [1/1] 0.00ns
.preheader65:3  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: m_7 (75)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:16
.preheader65:4  %m_7 = add i2 %m, 1

ST_6: StgValue_90 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:16
.preheader65:5  br i1 %exitcond6, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.loopexit, label %.preheader.preheader

ST_6: tmp_210 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:0  %tmp_210 = zext i2 %m to i64

ST_6: tmp_358 (79)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:1  %tmp_358 = add i64 %tmp_357, %tmp_210

ST_6: tmp_302 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:2  %tmp_302 = shl i64 %tmp_358, 2

ST_6: tmp_359 (81)  [1/1] 2.19ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:3  %tmp_359 = sub i64 %tmp_302, %tmp_358

ST_6: tmp2 (82)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_6: tmp2_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i6

ST_6: tmp_211 (84)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:6  %tmp_211 = add i6 %h, %tmp2_cast

ST_6: tmp_212_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:7  %tmp_212_cast = zext i6 %tmp_211 to i8

ST_6: tmp_360 (86)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:8  %tmp_360 = add i8 %tmp_355, %tmp_212_cast

ST_6: tmp_304 (91)  [1/1] 2.19ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:13  %tmp_304 = add i64 %tmp_359, %sext

ST_6: weight_V_addr (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:14  %weight_V_addr = getelementptr i8* %weight_V, i64 %tmp_304

ST_6: StgValue_102 (154)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i84


 <State 7>: 8.75ns
ST_7: p_rd_req (93)  [7/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)


 <State 8>: 8.75ns
ST_8: p_rd_req (93)  [6/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)


 <State 9>: 8.75ns
ST_9: p_rd_req (93)  [5/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)


 <State 10>: 8.75ns
ST_10: p_rd_req (93)  [4/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)


 <State 11>: 8.75ns
ST_11: p_rd_req (93)  [3/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)


 <State 12>: 8.75ns
ST_12: p_rd_req (93)  [2/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)


 <State 13>: 8.75ns
ST_13: p_shl8_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:9  %p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_360, i5 0)

ST_13: tmp_303 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:10  %tmp_303 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_360, i1 false)

ST_13: p_shl9_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:11  %p_shl9_cast = zext i9 %tmp_303 to i13

ST_13: tmp_361 (90)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:12  %tmp_361 = add i13 %p_shl9_cast, %p_shl8_cast

ST_13: p_rd_req (93)  [1/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
.preheader.preheader:15  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 3)

ST_13: StgValue_114 (94)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:17
.preheader.preheader:16  br label %.preheader


 <State 14>: 6.82ns
ST_14: p_Val2_103 (96)  [1/1] 0.00ns
.preheader:0  %p_Val2_103 = phi i8 [ %sum_1, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_14: n (97)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_7, %_ifconv ]

ST_14: exitcond (98)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:17
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_14: empty_101 (99)  [1/1] 0.00ns
.preheader:3  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_14: n_7 (100)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:17
.preheader:4  %n_7 = add i2 %n, 1

ST_14: StgValue_120 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:17
.preheader:5  br i1 %exitcond, label %.preheader65.loopexit, label %_ifconv

ST_14: tmp3 (103)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:0  %tmp3 = add i2 %n, -1

ST_14: tmp3_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i6

ST_14: tmp_214 (105)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:2  %tmp_214 = add i6 %tmp3_cast, %w

ST_14: tmp_215_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:3  %tmp_215_cast = zext i6 %tmp_214 to i13

ST_14: tmp_362 (107)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:4  %tmp_362 = add i13 %tmp_215_cast, %tmp_361

ST_14: StgValue_126 (152)  [1/1] 0.00ns
.preheader65.loopexit:0  br label %.preheader65


 <State 15>: 3.25ns
ST_15: tmp_458_cast (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:5  %tmp_458_cast = zext i13 %tmp_362 to i64

ST_15: input_V_addr (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:6  %input_V_addr = getelementptr [3468 x i8]* %input_V, i64 0, i64 %tmp_458_cast

ST_15: input_V_load (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:9  %input_V_load = load i8* %input_V_addr, align 1


 <State 16>: 8.75ns
ST_16: weight_V_addr_read (110)  [1/1] 8.75ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:7  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

ST_16: input_V_load (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:9  %input_V_load = load i8* %input_V_addr, align 1


 <State 17>: 6.43ns
ST_17: OP1_V (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:8  %OP1_V = sext i8 %weight_V_addr_read to i16

ST_17: OP2_V (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:10  %OP2_V = sext i8 %input_V_load to i16

ST_17: p_Val2_6 (114)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:11  %p_Val2_6 = mul i16 %OP1_V, %OP2_V

ST_17: tmp_306 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:17  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 5)


 <State 18>: 6.78ns
ST_18: tmp_216 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:12  %tmp_216 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_103, i6 0)

ST_18: tmp_316_cast (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:13  %tmp_316_cast = sext i14 %tmp_216 to i16

ST_18: p_Val2_104 (117)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:14  %p_Val2_104 = add i16 %tmp_316_cast, %p_Val2_6

ST_18: signbit (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:15  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_104, i32 15)

ST_18: p_Val2_105 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:16  %p_Val2_105 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_104, i32 6, i32 13)

ST_18: tmp_217 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:18  %tmp_217 = zext i1 %tmp_306 to i8

ST_18: tmp_307 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node carry)
_ifconv:19  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_104, i32 13)

ST_18: p_Val2_106 (123)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:20  %p_Val2_106 = add i8 %p_Val2_105, %tmp_217

ST_18: newsignbit (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:21  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_106, i32 7)

ST_18: tmp_218 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node carry)
_ifconv:22  %tmp_218 = xor i1 %newsignbit, true

ST_18: carry (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18 (out node of the LUT)
_ifconv:23  %carry = and i1 %tmp_307, %tmp_218

ST_18: tmp_185 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:25  %tmp_185 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_104, i32 14, i32 15)


 <State 19>: 8.28ns
ST_19: tmp_309 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:24  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_104, i32 14)

ST_19: Range1_all_ones (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:26  %Range1_all_ones = icmp eq i2 %tmp_185, -1

ST_19: Range1_all_zeros (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:27  %Range1_all_zeros = icmp eq i2 %tmp_185, 0

ST_19: deleted_zeros (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:28  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_19: tmp_219 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:29  %tmp_219 = xor i1 %tmp_309, true

ST_19: p_41_i_i (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:30  %p_41_i_i = and i1 %signbit, %tmp_219

ST_19: deleted_ones (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:31  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_19: p_38_i_i (135)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:32  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_19: p_not_i_i (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:33  %p_not_i_i = xor i1 %deleted_zeros, true

ST_19: brmerge_i_i6 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:34  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_19: tmp_220 (138)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18
_ifconv:35  %tmp_220 = xor i1 %signbit, true

ST_19: overflow (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:36  %overflow = and i1 %brmerge_i_i6, %tmp_220

ST_19: brmerge40_demorgan_i (140)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18 (out node of the LUT)
_ifconv:37  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_19: tmp4_demorgan (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node underflow)
_ifconv:38  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_19: tmp4 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node underflow)
_ifconv:39  %tmp4 = xor i1 %tmp4_demorgan, true

ST_19: underflow (143)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18 (out node of the LUT)
_ifconv:40  %underflow = and i1 %signbit, %tmp4

ST_19: brmerge_i_i_i (144)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18 (out node of the LUT)
_ifconv:41  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 20>: 4.14ns
ST_20: tmp5 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node sum_V)
_ifconv:42  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_220

ST_20: underflow_not (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node sum_V)
_ifconv:43  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_20: p_Val2_112_mux (147)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18 (out node of the LUT)
_ifconv:44  %p_Val2_112_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_106

ST_20: p_Val2_s_102 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:18 (grouped into LUT with out node sum_V)
_ifconv:45  %p_Val2_s_102 = select i1 %underflow, i8 -128, i8 %p_Val2_106

ST_20: sum_V (149)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:18 (out node of the LUT)
_ifconv:46  %sum_V = select i1 %underflow_not, i8 %p_Val2_112_mux, i8 %p_Val2_s_102

ST_20: StgValue_170 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:17
_ifconv:47  br label %.preheader


 <State 21>: 4.64ns
ST_21: tmp_204 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:0  %tmp_204 = sext i8 %p_Val2_s to i9

ST_21: p_Val2_100 (157)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:1  %p_Val2_100 = load i8* %bias_V_addr, align 1

ST_21: tmp_205 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:2  %tmp_205 = sext i8 %p_Val2_100 to i9

ST_21: p_Val2_101 (159)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:3  %p_Val2_101 = add i9 %tmp_204, %tmp_205

ST_21: isneg (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_101, i32 8)

ST_21: result_V (161)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_100

ST_21: newsignbit_15 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22
_ifconv1:6  %newsignbit_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 22>: 7.05ns
ST_22: tmp_206 (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_206 = xor i1 %newsignbit_15, true

ST_22: underflow_15 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_15 = and i1 %isneg, %tmp_206

ST_22: brmerge_i_i (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_15

ST_22: isneg_not (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_22: brmerge9 (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_15, %isneg_not

ST_22: result_V_mux (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:22 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_22: p_result_V (169)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:22 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_15, i8 -128, i8 %result_V

ST_22: result_1 (170)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:22 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_22: tmp_300 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:15  %tmp_300 = trunc i8 %result_1 to i7

ST_22: tmp_208 (176)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:20  %tmp_208 = icmp sgt i8 %result_1, 0


 <State 23>: 5.64ns
ST_23: tmp_207_cast (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:16  %tmp_207_cast = zext i6 %w to i16

ST_23: tmp_352 (173)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:17  %tmp_352 = add i16 %tmp_351, %tmp_207_cast

ST_23: tmp_443_cast (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:18  %tmp_443_cast = zext i16 %tmp_352 to i64

ST_23: output_V_addr (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:19  %output_V_addr = getelementptr [27744 x i8]* %output_V, i64 0, i64 %tmp_443_cast

ST_23: p_s (177)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:21  %p_s = select i1 %tmp_208, i7 %tmp_300, i7 0

ST_23: p_cast (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:22  %p_cast = zext i7 %p_s to i8

ST_23: StgValue_194 (179)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:23
_ifconv1:23  store i8 %p_cast, i8* %output_V_addr, align 1

ST_23: w_23 (180)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:13
_ifconv1:24  %w_23 = add i6 1, %w

ST_23: StgValue_196 (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:13
_ifconv1:25  br label %.preheader66



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weight_V3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24          (specinterface    ) [ 000000000000000000000000]
conv1_weight_V3_read (read             ) [ 000000000000000000000000]
sext                 (sext             ) [ 001111111111111111111111]
StgValue_27          (br               ) [ 011111111111111111111111]
co                   (phi              ) [ 001000000000000000000000]
exitcond2            (icmp             ) [ 001111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000]
co_24                (add              ) [ 011111111111111111111111]
StgValue_32          (br               ) [ 000000000000000000000000]
tmp                  (zext             ) [ 000000000000000000000000]
tmp_cast             (zext             ) [ 000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast          (zext             ) [ 000000000000000000000000]
tmp_346              (sub              ) [ 000000000000000000000000]
tmp_435_cast         (sext             ) [ 000111111111111111111111]
tmp_347              (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast           (zext             ) [ 000000000000000000000000]
tmp_348              (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000000000000]
tmp_349              (add              ) [ 000111111111111111111111]
bias_V_addr          (getelementptr    ) [ 000111111111111111111111]
StgValue_45          (br               ) [ 001111111111111111111111]
StgValue_46          (ret              ) [ 000000000000000000000000]
h                    (phi              ) [ 000111111111111111111111]
exitcond3            (icmp             ) [ 001111111111111111111111]
empty_96             (speclooptripcount) [ 000000000000000000000000]
StgValue_50          (br               ) [ 000000000000000000000000]
tmp_cast_97          (zext             ) [ 000000000000000000000000]
tmp_350              (add              ) [ 000000000000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 000000000000000000000000]
tmp_297              (bitconcatenate   ) [ 000000000000000000000000]
p_shl4_cast          (zext             ) [ 000000000000000000000000]
tmp_351              (add              ) [ 000011111111111111111111]
StgValue_57          (br               ) [ 001111111111111111111111]
StgValue_58          (br               ) [ 011111111111111111111111]
w                    (phi              ) [ 000011111111111111111111]
exitcond4            (icmp             ) [ 001111111111111111111111]
empty_98             (speclooptripcount) [ 000000000000000000000000]
StgValue_62          (br               ) [ 000000000000000000000000]
StgValue_63          (br               ) [ 001111111111111111111111]
h_23                 (add              ) [ 001111111111111111111111]
StgValue_65          (br               ) [ 001111111111111111111111]
p_Val2_s             (phi              ) [ 000001111111111111111100]
ci                   (phi              ) [ 000001000000000000000000]
exitcond5            (icmp             ) [ 001111111111111111111111]
empty_99             (speclooptripcount) [ 000000000000000000000000]
ci_9                 (add              ) [ 001111111111111111111111]
StgValue_71          (br               ) [ 000000000000000000000000]
tmp_209_cast         (zext             ) [ 000000000000000000000000]
tmp_353              (bitconcatenate   ) [ 000000000000000000000000]
p_shl6_cast          (zext             ) [ 000000000000000000000000]
tmp_354              (bitconcatenate   ) [ 000000000000000000000000]
p_shl7_cast          (zext             ) [ 000000000000000000000000]
tmp_355              (add              ) [ 000000111111111111111000]
tmp_356              (add              ) [ 000000000000000000000000]
tmp_447_cast         (sext             ) [ 000000000000000000000000]
tmp_301              (bitconcatenate   ) [ 000000000000000000000000]
p_shl5               (sext             ) [ 000000000000000000000000]
tmp_357              (sub              ) [ 000000111111111111111000]
StgValue_83          (br               ) [ 001111111111111111111111]
sum_1                (phi              ) [ 001111111111111111111111]
m                    (phi              ) [ 000000100000000000000000]
exitcond6            (icmp             ) [ 001111111111111111111111]
empty_100            (speclooptripcount) [ 000000000000000000000000]
m_7                  (add              ) [ 001111111111111111111111]
StgValue_90          (br               ) [ 000000000000000000000000]
tmp_210              (zext             ) [ 000000000000000000000000]
tmp_358              (add              ) [ 000000000000000000000000]
tmp_302              (shl              ) [ 000000000000000000000000]
tmp_359              (sub              ) [ 000000000000000000000000]
tmp2                 (add              ) [ 000000000000000000000000]
tmp2_cast            (sext             ) [ 000000000000000000000000]
tmp_211              (add              ) [ 000000000000000000000000]
tmp_212_cast         (zext             ) [ 000000000000000000000000]
tmp_360              (add              ) [ 000000011111110000000000]
tmp_304              (add              ) [ 000000000000000000000000]
weight_V_addr        (getelementptr    ) [ 000000011111111111111000]
StgValue_102         (br               ) [ 001111111111111111111111]
p_shl8_cast          (bitconcatenate   ) [ 000000000000000000000000]
tmp_303              (bitconcatenate   ) [ 000000000000000000000000]
p_shl9_cast          (zext             ) [ 000000000000000000000000]
tmp_361              (add              ) [ 000000000000001111111000]
p_rd_req             (readreq          ) [ 000000000000000000000000]
StgValue_114         (br               ) [ 001111111111111111111111]
p_Val2_103           (phi              ) [ 001111100000001111100111]
n                    (phi              ) [ 000000000000001000000000]
exitcond             (icmp             ) [ 001111111111111111111111]
empty_101            (speclooptripcount) [ 000000000000000000000000]
n_7                  (add              ) [ 001111111111111111111111]
StgValue_120         (br               ) [ 000000000000000000000000]
tmp3                 (add              ) [ 000000000000000000000000]
tmp3_cast            (sext             ) [ 000000000000000000000000]
tmp_214              (add              ) [ 000000000000000000000000]
tmp_215_cast         (zext             ) [ 000000000000000000000000]
tmp_362              (add              ) [ 000000000000000100000000]
StgValue_126         (br               ) [ 001111111111111111111111]
tmp_458_cast         (zext             ) [ 000000000000000000000000]
input_V_addr         (getelementptr    ) [ 000000000000000010000000]
weight_V_addr_read   (read             ) [ 000000000000000001000000]
input_V_load         (load             ) [ 000000000000000001000000]
OP1_V                (sext             ) [ 000000000000000000000000]
OP2_V                (sext             ) [ 000000000000000000000000]
p_Val2_6             (mul              ) [ 000000000000000000100000]
tmp_306              (bitselect        ) [ 000000000000000000100000]
tmp_216              (bitconcatenate   ) [ 000000000000000000000000]
tmp_316_cast         (sext             ) [ 000000000000000000000000]
p_Val2_104           (add              ) [ 000000000000000000010000]
signbit              (bitselect        ) [ 000000000000000000010000]
p_Val2_105           (partselect       ) [ 000000000000000000000000]
tmp_217              (zext             ) [ 000000000000000000000000]
tmp_307              (bitselect        ) [ 000000000000000000000000]
p_Val2_106           (add              ) [ 000000000000000000011000]
newsignbit           (bitselect        ) [ 000000000000000000010000]
tmp_218              (xor              ) [ 000000000000000000000000]
carry                (and              ) [ 000000000000000000010000]
tmp_185              (partselect       ) [ 000000000000000000010000]
tmp_309              (bitselect        ) [ 000000000000000000000000]
Range1_all_ones      (icmp             ) [ 000000000000000000000000]
Range1_all_zeros     (icmp             ) [ 000000000000000000000000]
deleted_zeros        (select           ) [ 000000000000000000000000]
tmp_219              (xor              ) [ 000000000000000000000000]
p_41_i_i             (and              ) [ 000000000000000000000000]
deleted_ones         (select           ) [ 000000000000000000000000]
p_38_i_i             (and              ) [ 000000000000000000001000]
p_not_i_i            (xor              ) [ 000000000000000000000000]
brmerge_i_i6         (or               ) [ 000000000000000000000000]
tmp_220              (xor              ) [ 000000000000000000001000]
overflow             (and              ) [ 000000000000000000000000]
brmerge40_demorgan_i (and              ) [ 000000000000000000001000]
tmp4_demorgan        (or               ) [ 000000000000000000000000]
tmp4                 (xor              ) [ 000000000000000000000000]
underflow            (and              ) [ 000000000000000000001000]
brmerge_i_i_i        (or               ) [ 000000000000000000001000]
tmp5                 (or               ) [ 000000000000000000000000]
underflow_not        (or               ) [ 000000000000000000000000]
p_Val2_112_mux       (select           ) [ 000000000000000000000000]
p_Val2_s_102         (select           ) [ 000000000000000000000000]
sum_V                (select           ) [ 001111111111111111111111]
StgValue_170         (br               ) [ 001111111111111111111111]
tmp_204              (sext             ) [ 000000000000000000000000]
p_Val2_100           (load             ) [ 000000000000000000000000]
tmp_205              (sext             ) [ 000000000000000000000000]
p_Val2_101           (add              ) [ 000000000000000000000000]
isneg                (bitselect        ) [ 000000000000000000000010]
result_V             (add              ) [ 000000000000000000000010]
newsignbit_15        (bitselect        ) [ 000000000000000000000010]
tmp_206              (xor              ) [ 000000000000000000000000]
underflow_15         (and              ) [ 000000000000000000000000]
brmerge_i_i          (xor              ) [ 000000000000000000000000]
isneg_not            (xor              ) [ 000000000000000000000000]
brmerge9             (or               ) [ 000000000000000000000000]
result_V_mux         (select           ) [ 000000000000000000000000]
p_result_V           (select           ) [ 000000000000000000000000]
result_1             (select           ) [ 000000000000000000000000]
tmp_300              (trunc            ) [ 000000000000000000000001]
tmp_208              (icmp             ) [ 000000000000000000000001]
tmp_207_cast         (zext             ) [ 000000000000000000000000]
tmp_352              (add              ) [ 000000000000000000000000]
tmp_443_cast         (zext             ) [ 000000000000000000000000]
output_V_addr        (getelementptr    ) [ 000000000000000000000000]
p_s                  (select           ) [ 000000000000000000000000]
p_cast               (zext             ) [ 000000000000000000000000]
StgValue_194         (store            ) [ 000000000000000000000000]
w_23                 (add              ) [ 001111111111111111111111]
StgValue_196         (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weight_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="conv1_weight_V3_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_V3_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_readreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="1"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="weight_V_addr_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="10"/>
<pin id="138" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_addr_read/16 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bias_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="3"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_100/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="input_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/15 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/15 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="16" slack="0"/>
<pin id="167" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/23 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_194_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_194/23 "/>
</bind>
</comp>

<comp id="175" class="1005" name="co_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="co_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="h_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="h_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="w_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="w_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_Val2_s_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_s_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="222" class="1005" name="ci_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="ci_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="233" class="1005" name="sum_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="sum_1_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="8" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="m_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="1"/>
<pin id="247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="m_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="2" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="p_Val2_103_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_103 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Val2_103_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="8"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="8" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_103/14 "/>
</bind>
</comp>

<comp id="268" class="1005" name="n_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="n_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="2" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="exitcond2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="co_24_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_24/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl2_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_346_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_346/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_435_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_435_cast/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_347_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_347/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_348_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_348/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl1_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_349_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_349/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="exitcond3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_cast_97_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_97/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_350_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="1"/>
<pin id="369" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_350/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_shl3_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_297_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_297/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_shl4_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_351_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="12" slack="0"/>
<pin id="394" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_351/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="exitcond4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="h_23_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_23/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="2" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ci_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_9/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_209_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_209_cast/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_353_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_353/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_shl6_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_354_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_354/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_shl7_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_355_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_355/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_356_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="3"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_356/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_447_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_447_cast/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_301_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_301/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_shl5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_357_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_357/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="m_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_7/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_210_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_210/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_358_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="1"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_358/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_302_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="14" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_302/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_359_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="14" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_359/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp2_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_211_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="3"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_211/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_212_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_212_cast/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_360_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_360/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_304_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="17" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="5"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_304/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="weight_V_addr_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_shl8_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="7"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_303_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="7"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_303/13 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_shl9_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/13 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_361_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="0"/>
<pin id="571" dir="0" index="1" bw="13" slack="0"/>
<pin id="572" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_361/13 "/>
</bind>
</comp>

<comp id="575" class="1004" name="exitcond_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="581" class="1004" name="n_7_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_7/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp3_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_214_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="0" index="1" bw="6" slack="10"/>
<pin id="600" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_214/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_215_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_215_cast/14 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_362_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="13" slack="1"/>
<pin id="610" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_362/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_458_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_458_cast/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="OP1_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/17 "/>
</bind>
</comp>

<comp id="619" class="1004" name="OP2_V_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/17 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Val2_6_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/17 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_306_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_306/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_216_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="4"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_216/18 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_316_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_316_cast/18 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Val2_104_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="14" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="1"/>
<pin id="651" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_104/18 "/>
</bind>
</comp>

<comp id="653" class="1004" name="signbit_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="0" index="2" bw="5" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/18 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_Val2_105_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="0" index="3" bw="5" slack="0"/>
<pin id="666" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_105/18 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_217_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_217/18 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_307_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_307/18 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Val2_106_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_106/18 "/>
</bind>
</comp>

<comp id="688" class="1004" name="newsignbit_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/18 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_218_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_218/18 "/>
</bind>
</comp>

<comp id="702" class="1004" name="carry_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/18 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_185_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="0" index="1" bw="16" slack="0"/>
<pin id="711" dir="0" index="2" bw="5" slack="0"/>
<pin id="712" dir="0" index="3" bw="5" slack="0"/>
<pin id="713" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_185/18 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_309_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="1"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_309/19 "/>
</bind>
</comp>

<comp id="725" class="1004" name="Range1_all_ones_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="1"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/19 "/>
</bind>
</comp>

<comp id="730" class="1004" name="Range1_all_zeros_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="1"/>
<pin id="732" dir="0" index="1" bw="2" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/19 "/>
</bind>
</comp>

<comp id="735" class="1004" name="deleted_zeros_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/19 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_219_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_219/19 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_41_i_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/19 "/>
</bind>
</comp>

<comp id="753" class="1004" name="deleted_ones_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/19 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_38_i_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/19 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_not_i_i_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/19 "/>
</bind>
</comp>

<comp id="771" class="1004" name="brmerge_i_i6_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i6/19 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_220_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_220/19 "/>
</bind>
</comp>

<comp id="781" class="1004" name="overflow_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/19 "/>
</bind>
</comp>

<comp id="787" class="1004" name="brmerge40_demorgan_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/19 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp4_demorgan_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/19 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp4_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/19 "/>
</bind>
</comp>

<comp id="804" class="1004" name="underflow_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/19 "/>
</bind>
</comp>

<comp id="809" class="1004" name="brmerge_i_i_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/19 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp5_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="0" index="1" bw="1" slack="1"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/20 "/>
</bind>
</comp>

<comp id="819" class="1004" name="underflow_not_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="1"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/20 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_Val2_112_mux_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="2"/>
<pin id="828" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_112_mux/20 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_Val2_s_102_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="0" index="2" bw="8" slack="2"/>
<pin id="834" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_102/20 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sum_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="0" index="2" bw="8" slack="0"/>
<pin id="840" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/20 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_204_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_204/21 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_205_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_205/21 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Val2_101_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_101/21 "/>
</bind>
</comp>

<comp id="858" class="1004" name="isneg_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="9" slack="0"/>
<pin id="861" dir="0" index="2" bw="5" slack="0"/>
<pin id="862" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/21 "/>
</bind>
</comp>

<comp id="866" class="1004" name="result_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/21 "/>
</bind>
</comp>

<comp id="872" class="1004" name="newsignbit_15_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="0" index="2" bw="4" slack="0"/>
<pin id="876" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_15/21 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_206_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_206/22 "/>
</bind>
</comp>

<comp id="885" class="1004" name="underflow_15_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_15/22 "/>
</bind>
</comp>

<comp id="890" class="1004" name="brmerge_i_i_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="0" index="1" bw="1" slack="1"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/22 "/>
</bind>
</comp>

<comp id="894" class="1004" name="isneg_not_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/22 "/>
</bind>
</comp>

<comp id="899" class="1004" name="brmerge9_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/22 "/>
</bind>
</comp>

<comp id="904" class="1004" name="result_V_mux_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="8" slack="1"/>
<pin id="908" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/22 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_result_V_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="1"/>
<pin id="915" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/22 "/>
</bind>
</comp>

<comp id="918" class="1004" name="result_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="0" index="2" bw="8" slack="0"/>
<pin id="922" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/22 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_300_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_300/22 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_208_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_208/22 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_207_cast_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="4"/>
<pin id="938" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_207_cast/23 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_352_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="5"/>
<pin id="942" dir="0" index="1" bw="6" slack="0"/>
<pin id="943" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_352/23 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_443_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_443_cast/23 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_s_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="0" index="1" bw="7" slack="1"/>
<pin id="953" dir="0" index="2" bw="7" slack="0"/>
<pin id="954" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/23 "/>
</bind>
</comp>

<comp id="956" class="1004" name="p_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="0"/>
<pin id="958" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/23 "/>
</bind>
</comp>

<comp id="961" class="1004" name="w_23_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="6" slack="4"/>
<pin id="964" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_23/23 "/>
</bind>
</comp>

<comp id="967" class="1005" name="sext_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="64" slack="5"/>
<pin id="969" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext "/>
</bind>
</comp>

<comp id="975" class="1005" name="co_24_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_24 "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_435_cast_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="9" slack="3"/>
<pin id="982" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_435_cast "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_349_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="11" slack="1"/>
<pin id="987" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_349 "/>
</bind>
</comp>

<comp id="990" class="1005" name="bias_V_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="3"/>
<pin id="992" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_351_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="5"/>
<pin id="1000" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_351 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="h_23_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="1"/>
<pin id="1008" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h_23 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="ci_9_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="2" slack="0"/>
<pin id="1016" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ci_9 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_355_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="1"/>
<pin id="1021" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_355 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_357_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="64" slack="1"/>
<pin id="1026" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_357 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="m_7_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="0"/>
<pin id="1034" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_7 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_360_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="7"/>
<pin id="1039" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_360 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="weight_V_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="tmp_361_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="13" slack="1"/>
<pin id="1051" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_361 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="n_7_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="2" slack="0"/>
<pin id="1059" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_7 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_362_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="13" slack="1"/>
<pin id="1064" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_362 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="input_V_addr_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="12" slack="1"/>
<pin id="1069" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1072" class="1005" name="weight_V_addr_read_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="1"/>
<pin id="1074" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr_read "/>
</bind>
</comp>

<comp id="1077" class="1005" name="input_V_load_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_Val2_6_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_306_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_306 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="p_Val2_104_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="1"/>
<pin id="1094" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_104 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="signbit_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1104" class="1005" name="p_Val2_106_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="2"/>
<pin id="1106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_106 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="newsignbit_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1116" class="1005" name="carry_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="1"/>
<pin id="1118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_185_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="2" slack="1"/>
<pin id="1125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_185 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="p_38_i_i_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_220_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_220 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="brmerge40_demorgan_i_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1144" class="1005" name="underflow_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1149" class="1005" name="brmerge_i_i_i_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1154" class="1005" name="sum_V_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1159" class="1005" name="isneg_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1166" class="1005" name="result_V_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1172" class="1005" name="newsignbit_15_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="1"/>
<pin id="1174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_15 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="tmp_300_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="7" slack="1"/>
<pin id="1181" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_300 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_208_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_208 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="w_23_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="6" slack="1"/>
<pin id="1191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="84" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="243"><net_src comp="210" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="266"><net_src comp="233" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="122" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="179" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="179" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="179" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="303"><net_src comp="179" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="179" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="300" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="179" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="179" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="334" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="190" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="190" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="366" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="371" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="202" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="186" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="226" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="226" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="226" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="226" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="28" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="226" pin="4"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="433" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="421" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="455" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="460" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="249" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="249" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="249" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="498" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="249" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="186" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="509" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="2" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="28" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="46" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="551" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="272" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="62" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="272" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="272" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="62" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="198" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="86" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="90" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="256" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="86" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="94" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="667"><net_src comp="96" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="648" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="100" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="679"><net_src comp="86" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="648" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="100" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="661" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="671" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="102" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="106" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="674" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="108" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="648" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="110" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="86" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="110" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="62" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="40" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="725" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="718" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="106" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="725" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="725" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="735" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="106" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="106" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="771" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="753" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="760" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="781" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="823"><net_src comp="815" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="112" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="114" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="819" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="824" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="830" pin="3"/><net_sink comp="836" pin=2"/></net>

<net id="847"><net_src comp="210" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="147" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="844" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="848" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="863"><net_src comp="116" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="118" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="870"><net_src comp="210" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="147" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="102" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="866" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="104" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="106" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="898"><net_src comp="106" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="894" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="890" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="112" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="916"><net_src comp="885" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="114" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="923"><net_src comp="899" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="904" pin="3"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="911" pin="3"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="918" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="918" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="60" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="198" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="955"><net_src comp="120" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="959"><net_src comp="950" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="965"><net_src comp="50" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="198" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="279" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="978"><net_src comp="289" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="983"><net_src comp="322" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="988"><net_src comp="350" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="993"><net_src comp="140" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1001"><net_src comp="391" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1009"><net_src comp="403" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1017"><net_src comp="415" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1022"><net_src comp="449" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1027"><net_src comp="476" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1035"><net_src comp="488" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1040"><net_src comp="535" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1046"><net_src comp="545" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1052"><net_src comp="569" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1060"><net_src comp="581" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1065"><net_src comp="607" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1070"><net_src comp="151" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1075"><net_src comp="135" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1080"><net_src comp="158" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1085"><net_src comp="622" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1090"><net_src comp="628" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1095"><net_src comp="648" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1100"><net_src comp="653" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1103"><net_src comp="1097" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1107"><net_src comp="682" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="1113"><net_src comp="688" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1119"><net_src comp="702" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1126"><net_src comp="708" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1132"><net_src comp="760" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1137"><net_src comp="776" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1142"><net_src comp="787" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1147"><net_src comp="804" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1152"><net_src comp="809" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1157"><net_src comp="836" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1162"><net_src comp="858" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1169"><net_src comp="866" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1175"><net_src comp="872" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1178"><net_src comp="1172" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1182"><net_src comp="926" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1187"><net_src comp="930" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1192"><net_src comp="961" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {23 }
 - Input state : 
	Port: conv1_p : input_V | {15 16 }
	Port: conv1_p : weight_V | {7 8 9 10 11 12 13 16 }
	Port: conv1_p : conv1_weight_V3 | {1 }
	Port: conv1_p : bias_V | {5 21 }
	Port: conv1_p : output_V | {}
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		co_24 : 1
		StgValue_32 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_346 : 3
		tmp_435_cast : 4
		tmp_347 : 1
		p_shl_cast : 2
		tmp_348 : 1
		p_shl1_cast : 2
		tmp_349 : 3
		bias_V_addr : 2
	State 3
		exitcond3 : 1
		StgValue_50 : 2
		tmp_cast_97 : 1
		tmp_350 : 2
		p_shl3_cast : 3
		tmp_297 : 3
		p_shl4_cast : 4
		tmp_351 : 5
	State 4
		exitcond4 : 1
		StgValue_62 : 2
	State 5
		exitcond5 : 1
		ci_9 : 1
		StgValue_71 : 2
		tmp_209_cast : 1
		tmp_353 : 1
		p_shl6_cast : 2
		tmp_354 : 1
		p_shl7_cast : 2
		tmp_355 : 3
		tmp_356 : 2
		tmp_447_cast : 3
		tmp_301 : 3
		p_shl5 : 4
		tmp_357 : 5
	State 6
		exitcond6 : 1
		m_7 : 1
		StgValue_90 : 2
		tmp_210 : 1
		tmp_358 : 2
		tmp_302 : 3
		tmp_359 : 3
		tmp2 : 1
		tmp2_cast : 2
		tmp_211 : 3
		tmp_212_cast : 4
		tmp_360 : 5
		tmp_304 : 4
		weight_V_addr : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		p_shl9_cast : 1
		tmp_361 : 2
	State 14
		exitcond : 1
		n_7 : 1
		StgValue_120 : 2
		tmp3 : 1
		tmp3_cast : 2
		tmp_214 : 3
		tmp_215_cast : 4
		tmp_362 : 5
	State 15
		input_V_addr : 1
		input_V_load : 2
	State 16
	State 17
		p_Val2_6 : 1
		tmp_306 : 2
	State 18
		tmp_316_cast : 1
		p_Val2_104 : 2
		signbit : 3
		p_Val2_105 : 3
		tmp_307 : 3
		p_Val2_106 : 4
		newsignbit : 5
		tmp_218 : 6
		carry : 6
		tmp_185 : 3
	State 19
		deleted_zeros : 1
		tmp_219 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i6 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 20
	State 21
		tmp_205 : 1
		p_Val2_101 : 2
		isneg : 3
		result_V : 1
		newsignbit_15 : 2
	State 22
		result_1 : 1
		tmp_300 : 2
		tmp_208 : 2
	State 23
		tmp_352 : 1
		tmp_443_cast : 2
		output_V_addr : 3
		p_cast : 1
		StgValue_194 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           co_24_fu_289           |    0    |    20   |    10   |
|          |          tmp_349_fu_350          |    0    |    35   |    15   |
|          |          tmp_350_fu_366          |    0    |    38   |    16   |
|          |          tmp_351_fu_391          |    0    |    53   |    21   |
|          |            h_23_fu_403           |    0    |    23   |    11   |
|          |            ci_9_fu_415           |    0    |    11   |    8    |
|          |          tmp_355_fu_449          |    0    |    26   |    12   |
|          |          tmp_356_fu_455          |    0    |    29   |    13   |
|          |            m_7_fu_488            |    0    |    11   |    8    |
|          |          tmp_358_fu_498          |    0    |    41   |    17   |
|          |            tmp2_fu_515           |    0    |    11   |    8    |
|          |          tmp_211_fu_525          |    0    |    23   |    11   |
|    add   |          tmp_360_fu_535          |    0    |    29   |    13   |
|          |          tmp_304_fu_540          |    0    |    0    |    12   |
|          |          tmp_361_fu_569          |    0    |    44   |    18   |
|          |            n_7_fu_581            |    0    |    11   |    8    |
|          |            tmp3_fu_587           |    0    |    11   |    8    |
|          |          tmp_214_fu_597          |    0    |    23   |    11   |
|          |          tmp_362_fu_607          |    0    |    44   |    18   |
|          |         p_Val2_104_fu_648        |    0    |    53   |    21   |
|          |         p_Val2_106_fu_682        |    0    |    29   |    13   |
|          |         p_Val2_101_fu_852        |    0    |    29   |    13   |
|          |          result_V_fu_866         |    0    |    29   |    13   |
|          |          tmp_352_fu_940          |    0    |    53   |    21   |
|          |            w_23_fu_961           |    0    |    23   |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_346_fu_316          |    0    |    26   |    12   |
|    sub   |          tmp_357_fu_476          |    0    |    38   |    16   |
|          |          tmp_359_fu_509          |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          p_Val2_6_fu_622         |    0    |    0    |    62   |
|----------|----------------------------------|---------|---------|---------|
|          |       deleted_zeros_fu_735       |    0    |    0    |    2    |
|          |        deleted_ones_fu_753       |    0    |    0    |    2    |
|          |       p_Val2_112_mux_fu_824      |    0    |    0    |    8    |
|          |        p_Val2_s_102_fu_830       |    0    |    0    |    8    |
|  select  |           sum_V_fu_836           |    0    |    0    |    8    |
|          |        result_V_mux_fu_904       |    0    |    0    |    8    |
|          |         p_result_V_fu_911        |    0    |    0    |    8    |
|          |          result_1_fu_918         |    0    |    0    |    8    |
|          |            p_s_fu_950            |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|
|          |         exitcond2_fu_283         |    0    |    0    |    2    |
|          |         exitcond3_fu_356         |    0    |    0    |    3    |
|          |         exitcond4_fu_397         |    0    |    0    |    3    |
|          |         exitcond5_fu_409         |    0    |    0    |    1    |
|   icmp   |         exitcond6_fu_482         |    0    |    0    |    1    |
|          |          exitcond_fu_575         |    0    |    0    |    1    |
|          |      Range1_all_ones_fu_725      |    0    |    0    |    1    |
|          |      Range1_all_zeros_fu_730     |    0    |    0    |    1    |
|          |          tmp_208_fu_930          |    0    |    0    |    4    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_218_fu_696          |    0    |    0    |    2    |
|          |          tmp_219_fu_742          |    0    |    0    |    2    |
|          |         p_not_i_i_fu_765         |    0    |    0    |    2    |
|    xor   |          tmp_220_fu_776          |    0    |    0    |    2    |
|          |            tmp4_fu_798           |    0    |    0    |    2    |
|          |          tmp_206_fu_880          |    0    |    0    |    2    |
|          |        brmerge_i_i_fu_890        |    0    |    0    |    2    |
|          |         isneg_not_fu_894         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |           carry_fu_702           |    0    |    0    |    2    |
|          |          p_41_i_i_fu_748         |    0    |    0    |    2    |
|          |          p_38_i_i_fu_760         |    0    |    0    |    2    |
|    and   |          overflow_fu_781         |    0    |    0    |    2    |
|          |    brmerge40_demorgan_i_fu_787   |    0    |    0    |    2    |
|          |         underflow_fu_804         |    0    |    0    |    2    |
|          |        underflow_15_fu_885       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        brmerge_i_i6_fu_771       |    0    |    0    |    2    |
|          |       tmp4_demorgan_fu_792       |    0    |    0    |    2    |
|    or    |       brmerge_i_i_i_fu_809       |    0    |    0    |    2    |
|          |            tmp5_fu_815           |    0    |    0    |    2    |
|          |       underflow_not_fu_819       |    0    |    0    |    2    |
|          |          brmerge9_fu_899         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   read   | conv1_weight_V3_read_read_fu_122 |    0    |    0    |    0    |
|          |  weight_V_addr_read_read_fu_135  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_128        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            sext_fu_279           |    0    |    0    |    0    |
|          |        tmp_435_cast_fu_322       |    0    |    0    |    0    |
|          |        tmp_447_cast_fu_460       |    0    |    0    |    0    |
|          |           p_shl5_fu_472          |    0    |    0    |    0    |
|          |         tmp2_cast_fu_521         |    0    |    0    |    0    |
|   sext   |         tmp3_cast_fu_593         |    0    |    0    |    0    |
|          |           OP1_V_fu_616           |    0    |    0    |    0    |
|          |           OP2_V_fu_619           |    0    |    0    |    0    |
|          |        tmp_316_cast_fu_644       |    0    |    0    |    0    |
|          |          tmp_204_fu_844          |    0    |    0    |    0    |
|          |          tmp_205_fu_848          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_295            |    0    |    0    |    0    |
|          |          tmp_cast_fu_300         |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_312        |    0    |    0    |    0    |
|          |         p_shl_cast_fu_334        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_346        |    0    |    0    |    0    |
|          |        tmp_cast_97_fu_362        |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_387        |    0    |    0    |    0    |
|          |        tmp_209_cast_fu_421       |    0    |    0    |    0    |
|          |        p_shl6_cast_fu_433        |    0    |    0    |    0    |
|   zext   |        p_shl7_cast_fu_445        |    0    |    0    |    0    |
|          |          tmp_210_fu_494          |    0    |    0    |    0    |
|          |        tmp_212_cast_fu_531       |    0    |    0    |    0    |
|          |        p_shl9_cast_fu_565        |    0    |    0    |    0    |
|          |        tmp_215_cast_fu_603       |    0    |    0    |    0    |
|          |        tmp_458_cast_fu_612       |    0    |    0    |    0    |
|          |          tmp_217_fu_671          |    0    |    0    |    0    |
|          |        tmp_207_cast_fu_936       |    0    |    0    |    0    |
|          |        tmp_443_cast_fu_945       |    0    |    0    |    0    |
|          |           p_cast_fu_956          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_304           |    0    |    0    |    0    |
|          |          tmp_347_fu_326          |    0    |    0    |    0    |
|          |          tmp_348_fu_338          |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_371        |    0    |    0    |    0    |
|          |          tmp_297_fu_379          |    0    |    0    |    0    |
|bitconcatenate|          tmp_353_fu_425          |    0    |    0    |    0    |
|          |          tmp_354_fu_437          |    0    |    0    |    0    |
|          |          tmp_301_fu_464          |    0    |    0    |    0    |
|          |        p_shl8_cast_fu_551        |    0    |    0    |    0    |
|          |          tmp_303_fu_558          |    0    |    0    |    0    |
|          |          tmp_216_fu_636          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |          tmp_302_fu_503          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_306_fu_628          |    0    |    0    |    0    |
|          |          signbit_fu_653          |    0    |    0    |    0    |
|          |          tmp_307_fu_674          |    0    |    0    |    0    |
| bitselect|         newsignbit_fu_688        |    0    |    0    |    0    |
|          |          tmp_309_fu_718          |    0    |    0    |    0    |
|          |           isneg_fu_858           |    0    |    0    |    0    |
|          |       newsignbit_15_fu_872       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|         p_Val2_105_fu_661        |    0    |    0    |    0    |
|          |          tmp_185_fu_708          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |          tmp_300_fu_926          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |   763   |   550   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_V_addr_reg_990     |    5   |
|brmerge40_demorgan_i_reg_1139|    1   |
|    brmerge_i_i_i_reg_1149   |    1   |
|        carry_reg_1116       |    1   |
|        ci_9_reg_1014        |    2   |
|          ci_reg_222         |    2   |
|        co_24_reg_975        |    5   |
|          co_reg_175         |    5   |
|        h_23_reg_1006        |    6   |
|          h_reg_186          |    6   |
|    input_V_addr_reg_1067    |   12   |
|    input_V_load_reg_1077    |    8   |
|        isneg_reg_1159       |    1   |
|         m_7_reg_1032        |    2   |
|          m_reg_245          |    2   |
|         n_7_reg_1057        |    2   |
|          n_reg_268          |    2   |
|    newsignbit_15_reg_1172   |    1   |
|     newsignbit_reg_1110     |    1   |
|      p_38_i_i_reg_1129      |    1   |
|      p_Val2_103_reg_256     |    8   |
|     p_Val2_104_reg_1092     |   16   |
|     p_Val2_106_reg_1104     |    8   |
|      p_Val2_6_reg_1082      |   16   |
|       p_Val2_s_reg_210      |    8   |
|      result_V_reg_1166      |    8   |
|         sext_reg_967        |   64   |
|       signbit_reg_1097      |    1   |
|        sum_1_reg_233        |    8   |
|        sum_V_reg_1154       |    8   |
|       tmp_185_reg_1123      |    2   |
|       tmp_208_reg_1184      |    1   |
|       tmp_220_reg_1134      |    1   |
|       tmp_300_reg_1179      |    7   |
|       tmp_306_reg_1087      |    1   |
|       tmp_349_reg_985       |   11   |
|       tmp_351_reg_998       |   16   |
|       tmp_355_reg_1019      |    8   |
|       tmp_357_reg_1024      |   64   |
|       tmp_360_reg_1037      |    8   |
|       tmp_361_reg_1049      |   13   |
|       tmp_362_reg_1062      |   13   |
|     tmp_435_cast_reg_980    |    9   |
|      underflow_reg_1144     |    1   |
|        w_23_reg_1189        |    6   |
|          w_reg_198          |    6   |
| weight_V_addr_read_reg_1072 |    8   |
|    weight_V_addr_reg_1043   |    8   |
+-----------------------------+--------+
|            Total            |   394  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |  12  |   24   ||    9    |
|     h_reg_186     |  p0  |   2  |   6  |   12   ||    9    |
|     w_reg_198     |  p0  |   2  |   6  |   12   ||    9    |
|  p_Val2_s_reg_210 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   763  |   550  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   394  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |  1157  |   586  |
+-----------+--------+--------+--------+--------+
