Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  6 15:15:43 2022
| Host         : GEXPECTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file exp_da_timing_summary_routed.rpt -pb exp_da_timing_summary_routed.pb -rpx exp_da_timing_summary_routed.rpx -warn_on_violation
| Design       : exp_da
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_10_u1/clk_2m_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_2_u11/clk_20m_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: count_2_u12/clk_20m_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: u_seg_led/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.155        0.000                      0                   38        0.172        0.000                      0                   38        3.667        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_100m_clk_wiz_0        {0.000 5.000}        10.000          100.000         
  clk_125m_clk_wiz_0        {0.000 4.167}        8.333           120.000         
  clk_40m_clk_wiz_0         {0.000 12.500}       25.000          40.000          
  clk_80m_clk_wiz_0         {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_100m_clk_wiz_0              8.141        0.000                      0                    7        0.180        0.000                      0                    7        4.500        0.000                       0                     9  
  clk_125m_clk_wiz_0              2.155        0.000                      0                   20        0.412        0.000                      0                   20        3.667        0.000                       0                    60  
  clk_40m_clk_wiz_0              22.973        0.000                      0                    9        0.172        0.000                      0                    9       12.000        0.000                       0                     7  
  clk_80m_clk_wiz_0              11.547        0.000                      0                    2        0.185        0.000                      0                    2        5.750        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_wiz_0
  To Clock:  clk_100m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.589ns (33.016%)  route 1.195ns (66.984%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.379    -1.537 r  uu4/cnt_reg[4]/Q
                         net (fo=4, routed)           0.720    -0.817    uu4/cnt_reg_n_0_[4]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.105    -0.712 r  uu4/clk_20k_i_2/O
                         net (fo=1, routed)           0.475    -0.237    uu4/clk_20k_i_2_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.105    -0.132 r  uu4/clk_20k_i_1/O
                         net (fo=1, routed)           0.000    -0.132    uu4/clk_20k_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  uu4/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X0Y5           FDRE                                         r  uu4/clk_20k_reg/C
                         clock pessimism              0.352     8.057    
                         clock uncertainty           -0.078     7.979    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.030     8.009    uu4/clk_20k_reg
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.600ns (45.130%)  route 0.730ns (54.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.348    -1.568 r  uu4/cnt_reg[3]/Q
                         net (fo=5, routed)           0.730    -0.838    uu4/cnt_reg_n_0_[3]
    SLICE_X1Y7           LUT4 (Prop_lut4_I1_O)        0.252    -0.586 r  uu4/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.586    uu4/cnt[3]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[3]/C
                         clock pessimism              0.379     8.084    
                         clock uncertainty           -0.078     8.006    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.069     8.075    uu4/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  8.661    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.484ns (39.934%)  route 0.728ns (60.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.379    -1.537 r  uu4/cnt_reg[4]/Q
                         net (fo=4, routed)           0.728    -0.809    uu4/cnt_reg_n_0_[4]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.105    -0.704 r  uu4/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.704    uu4/cnt[5]
    SLICE_X0Y7           FDCE                                         r  uu4/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X0Y7           FDCE                                         r  uu4/cnt_reg[5]/C
                         clock pessimism              0.355     8.060    
                         clock uncertainty           -0.078     7.982    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.030     8.012    uu4/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.379    -1.537 r  uu4/cnt_reg[0]/Q
                         net (fo=7, routed)           0.742    -0.795    uu4/cnt_reg_n_0_[0]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.105    -0.690 r  uu4/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.690    uu4/cnt[2]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[2]/C
                         clock pessimism              0.379     8.084    
                         clock uncertainty           -0.078     8.006    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.030     8.036    uu4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.379    -1.537 r  uu4/cnt_reg[0]/Q
                         net (fo=7, routed)           0.742    -0.795    uu4/cnt_reg_n_0_[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.105    -0.690 r  uu4/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.690    uu4/cnt[4]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[4]/C
                         clock pessimism              0.379     8.084    
                         clock uncertainty           -0.078     8.006    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.032     8.038    uu4/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.038    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.484ns (45.189%)  route 0.587ns (54.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X0Y7           FDCE                                         r  uu4/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.379    -1.537 f  uu4/cnt_reg[5]/Q
                         net (fo=4, routed)           0.587    -0.950    uu4/cnt_reg_n_0_[5]
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.105    -0.845 r  uu4/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.845    uu4/cnt[1]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/C
                         clock pessimism              0.355     8.060    
                         clock uncertainty           -0.078     7.982    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.033     8.015    uu4/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 uu4/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.484ns (45.316%)  route 0.584ns (54.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 7.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.439    -1.916    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.379    -1.537 f  uu4/cnt_reg[0]/Q
                         net (fo=7, routed)           0.584    -0.953    uu4/cnt_reg_n_0_[0]
    SLICE_X1Y7           LUT1 (Prop_lut1_I0_O)        0.105    -0.848 r  uu4/cnt[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.848    uu4/cnt[0]_i_1__3_n_0
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUF                         0.000    10.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    11.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.057     4.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.352     6.299    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.376 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           1.330     7.706    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
                         clock pessimism              0.379     8.084    
                         clock uncertainty           -0.078     8.006    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.032     8.038    uu4/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.038    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  8.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uu4/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.471%)  route 0.098ns (34.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.594    -0.814    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  uu4/cnt_reg[0]/Q
                         net (fo=7, routed)           0.098    -0.575    uu4/cnt_reg_n_0_[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045    -0.530 r  uu4/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.530    uu4/cnt[5]
    SLICE_X0Y7           FDCE                                         r  uu4/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.865    -1.239    uu4/CLK
    SLICE_X0Y7           FDCE                                         r  uu4/cnt_reg[5]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.091    -0.710    uu4/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uu4/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.374%)  route 0.117ns (38.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.594    -0.814    uu4/CLK
    SLICE_X0Y7           FDCE                                         r  uu4/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 f  uu4/cnt_reg[5]/Q
                         net (fo=4, routed)           0.117    -0.556    uu4/cnt_reg_n_0_[5]
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.511 r  uu4/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.511    uu4/cnt[4]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.865    -1.239    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[4]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092    -0.709    uu4/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uu4/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.318%)  route 0.139ns (42.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.594    -0.814    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  uu4/cnt_reg[1]/Q
                         net (fo=6, routed)           0.139    -0.534    uu4/cnt_reg_n_0_[1]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045    -0.489 r  uu4/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.489    uu4/cnt[1]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.865    -1.239    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092    -0.722    uu4/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uu4/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.867%)  route 0.169ns (47.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.594    -0.814    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  uu4/cnt_reg[1]/Q
                         net (fo=6, routed)           0.169    -0.504    uu4/cnt_reg_n_0_[1]
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.048    -0.456 r  uu4/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.456    uu4/cnt[3]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.865    -1.239    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[3]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.107    -0.707    uu4/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uu4/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.468%)  route 0.169ns (47.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.594    -0.814    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  uu4/cnt_reg[1]/Q
                         net (fo=6, routed)           0.169    -0.504    uu4/cnt_reg_n_0_[1]
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.045    -0.459 r  uu4/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.459    uu4/cnt[2]
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.865    -1.239    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[2]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.091    -0.723    uu4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uu4/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.595    -0.813    uu4/CLK
    SLICE_X0Y5           FDRE                                         r  uu4/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  uu4/clk_20k_reg/Q
                         net (fo=2, routed)           0.178    -0.494    uu4/clk_1Hz_OBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045    -0.449 r  uu4/clk_20k_i_1/O
                         net (fo=1, routed)           0.000    -0.449    uu4/clk_20k_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  uu4/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.866    -1.238    uu4/CLK
    SLICE_X0Y5           FDRE                                         r  uu4/clk_20k_reg/C
                         clock pessimism              0.425    -0.813    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091    -0.722    uu4/clk_20k_reg
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uu4/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uu4/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.605%)  route 0.261ns (58.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.594    -0.814    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.673 f  uu4/cnt_reg[0]/Q
                         net (fo=7, routed)           0.261    -0.412    uu4/cnt_reg_n_0_[0]
    SLICE_X1Y7           LUT1 (Prop_lut1_I0_O)        0.045    -0.367 r  uu4/cnt[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.367    uu4/cnt[0]_i_1__3_n_0
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout6_buf/O
                         net (fo=7, routed)           0.865    -1.239    uu4/CLK
    SLICE_X1Y7           FDCE                                         r  uu4/cnt_reg[0]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092    -0.722    uu4/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    instance_name/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y5       uu4/clk_20k_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7       uu4/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7       uu4/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7       uu4/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7       uu4/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7       uu4/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y7       uu4/cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       uu4/clk_20k_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y7       uu4/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       uu4/clk_20k_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       uu4/clk_20k_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7       uu4/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125m_clk_wiz_0
  To Clock:  clk_125m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.335ns (42.380%)  route 3.175ns (57.620%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.411    -1.943    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.182 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.167     1.349    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.105     1.454 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.198     2.652    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.105     2.757 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.809     3.567    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.335ns (42.719%)  route 3.131ns (57.281%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.411    -1.943    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.182 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.006     1.188    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOPADOP[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.105     1.293 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.367     2.660    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.105     2.765 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.758     3.523    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.335ns (43.631%)  route 3.017ns (56.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.411    -1.943    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     0.182 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.884     1.065    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.105     1.170 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.310     2.481    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.105     2.586 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.823     3.409    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.335ns (43.684%)  route 3.010ns (56.316%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.411    -1.943    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.182 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.006     1.188    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.105     1.293 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.363     2.656    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.105     2.761 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.641     3.402    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 2.335ns (43.666%)  route 3.012ns (56.334%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.948ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.406    -1.948    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.177 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.032     1.209    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8][1]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.105     1.314 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.309     2.623    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.105     2.728 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.671     3.399    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.335ns (44.029%)  route 2.968ns (55.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.411    -1.943    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     0.182 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.006     1.188    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.105     1.293 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.181     2.474    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I0_O)        0.105     2.579 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.781     3.360    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.335ns (44.125%)  route 2.957ns (55.875%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.943ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.411    -1.943    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     0.182 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.884     1.065    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.105     1.170 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.310     2.481    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.105     2.586 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.763     3.349    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 2.335ns (44.206%)  route 2.947ns (55.794%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.948ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.406    -1.948    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     0.177 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.021     1.198    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8][6]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.105     1.303 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.168     2.471    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.105     2.576 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.758     3.334    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.335ns (44.311%)  route 2.935ns (55.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.323ns = ( 6.011 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.949ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.405    -1.949    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.176 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.128     1.304    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_3[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.409 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.676     2.085    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.105     2.190 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.130     3.320    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.301     6.011    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336     6.346    
                         clock uncertainty           -0.076     6.270    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490     5.780    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_125m_clk_wiz_0 rise@8.333ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 2.335ns (44.881%)  route 2.868ns (55.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 6.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.948ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.406    -1.948    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.177 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.886     1.063    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8][4]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.105     1.168 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.306     2.474    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.105     2.579 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           0.676     3.254    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    R4                   IBUF                         0.000     8.333 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004     9.337    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.057     3.280 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352     4.632    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.709 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          1.302     6.012    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276     6.287    
                         clock uncertainty           -0.076     6.211    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     5.721    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  2.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.205%)  route 0.473ns (71.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.556    -0.852    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y27         FDRE                                         r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.096    -0.615    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.570 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.378    -0.192    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.874    -1.229    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.604    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.435%)  route 0.518ns (73.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.570    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.525 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.386    -0.139    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.621%)  route 0.540ns (74.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.130    -0.571    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.526 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.410    -0.117    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.483%)  route 0.574ns (75.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.212    -0.490    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.445 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.362    -0.083    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.795%)  route 0.596ns (76.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 f  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.265    -0.436    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.391 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.330    -0.061    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.556    -0.852    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y27         FDRE                                         r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.711 f  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.171    -0.540    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.045    -0.495 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.431    -0.064    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.874    -1.229    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.604    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 f  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.258    -0.444    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.399 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.359    -0.040    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.007%)  route 0.622ns (76.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.308    -0.394    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.349 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.314    -0.034    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.976%)  route 0.624ns (77.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.565    -0.843    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y8          FDRE                                         r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.702 f  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.306    -0.395    rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.317    -0.033    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.875    -1.228    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.766    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.583    out_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_125m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m_clk_wiz_0 rise@0.000ns - clk_125m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.995%)  route 0.623ns (77.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.556    -0.852    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y27         FDRE                                         r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.186    -0.525    rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.480 r  rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.437    -0.043    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout4_buf/O
                         net (fo=58, routed)          0.874    -1.229    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.604    rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.561    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125m_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB18_X1Y16     rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB18_X1Y16     rom_u4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X0Y1      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X0Y1      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y1      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y1      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y4      rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y4      rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y7      rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y7      rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y7      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y8      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y8      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y8      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y8      rom_u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X49Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X49Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X49Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X48Y27     rom_u3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40m_clk_wiz_0
  To Clock:  clk_40m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.973ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.590ns (33.425%)  route 1.175ns (66.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.348    -1.644 r  count_10_u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.722    -0.921    count_10_u1/cnt_reg_n_0_[2]
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.242    -0.679 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.453    -0.227    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.168    22.746    count_10_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                 22.973    

Slack (MET) :             22.973ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.590ns (33.425%)  route 1.175ns (66.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.348    -1.644 r  count_10_u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.722    -0.921    count_10_u1/cnt_reg_n_0_[2]
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.242    -0.679 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.453    -0.227    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.168    22.746    count_10_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                 22.973    

Slack (MET) :             22.973ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.590ns (33.425%)  route 1.175ns (66.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.348    -1.644 r  count_10_u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.722    -0.921    count_10_u1/cnt_reg_n_0_[2]
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.242    -0.679 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.453    -0.227    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.168    22.746    count_10_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                 22.973    

Slack (MET) :             22.973ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.590ns (33.425%)  route 1.175ns (66.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.348    -1.644 r  count_10_u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.722    -0.921    count_10_u1/cnt_reg_n_0_[2]
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.242    -0.679 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.453    -0.227    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.168    22.746    count_10_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                 22.973    

Slack (MET) :             23.736ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/clk_2m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.484ns (39.744%)  route 0.734ns (60.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.379    -1.613 r  count_10_u1/cnt_reg[1]/Q
                         net (fo=5, routed)           0.734    -0.879    count_10_u1/cnt_reg_n_0_[1]
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.105    -0.774 r  count_10_u1/clk_2m_i_1/O
                         net (fo=1, routed)           0.000    -0.774    count_10_u1/clk_2m_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  count_10_u1/clk_2m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X12Y17         FDRE                                         r  count_10_u1/clk_2m_reg/C
                         clock pessimism              0.354    22.984    
                         clock uncertainty           -0.094    22.890    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)        0.072    22.962    count_10_u1/clk_2m_reg
  -------------------------------------------------------------------
                         required time                         22.962    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                 23.736    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.587ns (51.098%)  route 0.562ns (48.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.348    -1.644 f  count_10_u1/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562    -1.082    count_10_u1/cnt_reg_n_0_[3]
    SLICE_X13Y17         LUT4 (Prop_lut4_I2_O)        0.239    -0.843 r  count_10_u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.843    count_10_u1/p_1_in[1]
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_D)        0.032    22.946    count_10_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.946    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.812ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.601ns (51.687%)  route 0.562ns (48.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.348    -1.644 r  count_10_u1/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562    -1.082    count_10_u1/cnt_reg_n_0_[3]
    SLICE_X13Y17         LUT4 (Prop_lut4_I2_O)        0.253    -0.829 r  count_10_u1/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.829    count_10_u1/p_1_in[3]
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_D)        0.069    22.983    count_10_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.983    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                 23.812    

Slack (MET) :             23.920ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.494ns (46.817%)  route 0.561ns (53.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.379    -1.613 r  count_10_u1/cnt_reg[1]/Q
                         net (fo=5, routed)           0.561    -1.052    count_10_u1/cnt_reg_n_0_[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.115    -0.937 r  count_10_u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.937    count_10_u1/p_1_in[2]
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_D)        0.069    22.983    count_10_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.983    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                 23.920    

Slack (MET) :             24.024ns  (required time - arrival time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_wiz_0 rise@25.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.484ns (53.075%)  route 0.428ns (46.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 22.631 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.363    -1.992    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.379    -1.613 f  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.428    -1.185    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.105    -1.080 r  count_10_u1/cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -1.080    count_10_u1/cnt[0]_i_1__2_n_0
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                   IBUF                         0.000    25.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    19.946 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    21.299    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    21.376 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           1.255    22.631    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
                         clock pessimism              0.378    23.008    
                         clock uncertainty           -0.094    22.914    
    SLICE_X13Y17         FDCE (Setup_fdce_C_D)        0.030    22.944    count_10_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.944    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                 24.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/clk_2m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.119    -0.588    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.543 r  count_10_u1/clk_2m_i_1/O
                         net (fo=1, routed)           0.000    -0.543    count_10_u1/clk_2m_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  count_10_u1/clk_2m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X12Y17         FDRE                                         r  count_10_u1/clk_2m_reg/C
                         clock pessimism              0.441    -0.835    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.120    -0.715    count_10_u1/clk_2m_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.188    -0.519    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.042    -0.477 r  count_10_u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    count_10_u1/p_1_in[2]
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.107    -0.741    count_10_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.190    -0.517    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT4 (Prop_lut4_I3_O)        0.043    -0.474 r  count_10_u1/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.474    count_10_u1/p_1_in[3]
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.107    -0.741    count_10_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 f  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.188    -0.519    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT1 (Prop_lut1_I0_O)        0.045    -0.474 r  count_10_u1/cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.474    count_10_u1/cnt[0]_i_1__2_n_0
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.091    -0.757    count_10_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.478%)  route 0.190ns (50.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.190    -0.517    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.472 r  count_10_u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.472    count_10_u1/p_1_in[1]
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.092    -0.756    count_10_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.664%)  route 0.351ns (65.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 f  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.541    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.496 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.185    -0.311    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_CE)       -0.039    -0.887    count_10_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.664%)  route 0.351ns (65.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 f  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.541    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.496 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.185    -0.311    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[1]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_CE)       -0.039    -0.887    count_10_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.664%)  route 0.351ns (65.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 f  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.541    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.496 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.185    -0.311    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[2]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_CE)       -0.039    -0.887    count_10_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 count_10_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            count_10_u1/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_wiz_0 rise@0.000ns - clk_40m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.664%)  route 0.351ns (65.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560    -0.848    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.707 f  count_10_u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.541    count_10_u1/cnt_reg_n_0_[0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.496 r  count_10_u1/cnt[3]_i_1/O
                         net (fo=4, routed)           0.185    -0.311    count_10_u1/p_0_in
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_40m_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=5, routed)           0.828    -1.276    count_10_u1/CLK
    SLICE_X13Y17         FDCE                                         r  count_10_u1/cnt_reg[3]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X13Y17         FDCE (Hold_fdce_C_CE)       -0.039    -0.887    count_10_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.576    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40m_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y4    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y17     count_10_u1/clk_2m_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y17     count_10_u1/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y17     count_10_u1/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y17     count_10_u1/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y17     count_10_u1/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y17     count_10_u1/clk_2m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y17     count_10_u1/clk_2m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y17     count_10_u1/clk_2m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y17     count_10_u1/clk_2m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y17     count_10_u1/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_80m_clk_wiz_0
  To Clock:  clk_80m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 count_2_u1/clk_20m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            count_2_u1/clk_20m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_80m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_80m_clk_wiz_0 rise@12.500ns - clk_80m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.484ns (53.673%)  route 0.418ns (46.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           1.422    -1.933    count_2_u1/clk_80m
    SLICE_X0Y23          FDRE                                         r  count_2_u1/clk_20m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.379    -1.554 r  count_2_u1/clk_20m_reg/Q
                         net (fo=2, routed)           0.418    -1.136    count_2_u1/clk_20m_OBUF
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.105    -1.031 r  count_2_u1/clk_20m_i_1/O
                         net (fo=1, routed)           0.000    -1.031    count_2_u1/clk_20m_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  count_2_u1/clk_20m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    R4                   IBUF                         0.000    12.500 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    13.504    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     7.446 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     8.799    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.876 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           1.316    10.192    count_2_u1/clk_80m
    SLICE_X0Y23          FDRE                                         r  count_2_u1/clk_20m_reg/C
                         clock pessimism              0.376    10.567    
                         clock uncertainty           -0.081    10.486    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.030    10.516    count_2_u1/clk_20m_reg
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.559ns  (required time - arrival time)
  Source:                 count_2_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            count_2_u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_80m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_80m_clk_wiz_0 rise@12.500ns - clk_80m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.484ns (54.389%)  route 0.406ns (45.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 10.192 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.933ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.065     1.065    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           1.422    -1.933    count_2_u1/clk_80m
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.379    -1.554 f  count_2_u1/cnt_reg[0]/Q
                         net (fo=2, routed)           0.406    -1.148    count_2_u1/cnt[0]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.105    -1.043 r  count_2_u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.043    count_2_u1/cnt[0]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    R4                   IBUF                         0.000    12.500 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           1.004    13.504    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     7.446 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     8.799    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.876 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           1.316    10.192    count_2_u1/clk_80m
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/C
                         clock pessimism              0.376    10.567    
                         clock uncertainty           -0.081    10.486    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.030    10.516    count_2_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                 11.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 count_2_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            count_2_u1/clk_20m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_80m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_clk_wiz_0 rise@0.000ns - clk_80m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           0.583    -0.825    count_2_u1/clk_80m
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  count_2_u1/cnt_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.581    count_2_u1/cnt[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045    -0.536 r  count_2_u1/clk_20m_i_1/O
                         net (fo=1, routed)           0.000    -0.536    count_2_u1/clk_20m_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  count_2_u1/clk_20m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           0.851    -1.253    count_2_u1/clk_80m
    SLICE_X0Y23          FDRE                                         r  count_2_u1/clk_20m_reg/C
                         clock pessimism              0.441    -0.812    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.091    -0.721    count_2_u1/clk_20m_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_2_u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            count_2_u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_80m_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_80m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80m_clk_wiz_0 rise@0.000ns - clk_80m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           0.583    -0.825    count_2_u1/clk_80m
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.684 f  count_2_u1/cnt_reg[0]/Q
                         net (fo=2, routed)           0.166    -0.518    count_2_u1/cnt[0]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.045    -0.473 r  count_2_u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.473    count_2_u1/cnt[0]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_80m_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout3_buf/O
                         net (fo=2, routed)           0.851    -1.253    count_2_u1/clk_80m
    SLICE_X1Y23          FDCE                                         r  count_2_u1/cnt_reg[0]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.091    -0.734    count_2_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_80m_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y5    instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y23      count_2_u1/clk_20m_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X1Y23      count_2_u1/cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y23      count_2_u1/clk_20m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X1Y23      count_2_u1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y23      count_2_u1/clk_20m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X1Y23      count_2_u1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y23      count_2_u1/clk_20m_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y23      count_2_u1/clk_20m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X1Y23      count_2_u1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X1Y23      count_2_u1/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y6    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



