

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Wed Mar  8 20:37:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2450|     2450|  24.500 us|  24.500 us|  2451|  2451|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop  |     1088|     1088|        17|          -|          -|    64|        no|
        |- Col_DCT_Loop_DCT_Outer_Loop  |     1088|     1088|        17|          -|          -|    64|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 15 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_outbuf = alloca i64 1" [dct.cpp:35]   --->   Operation 20 'alloca' 'row_outbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_outbuf = alloca i64 1" [dct.cpp:36]   --->   Operation 21 'alloca' 'col_outbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_inbuf = alloca i64 1" [dct.cpp:36]   --->   Operation 22 'alloca' 'col_inbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_2d_in = alloca i64 1" [dct.cpp:108]   --->   Operation 23 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_out = alloca i64 1" [dct.cpp:109]   --->   Operation 24 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 0, i7 %indvar_flatten6" [dct.cpp:37]   --->   Operation 26 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %i" [dct.cpp:37]   --->   Operation 27 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %k" [dct.cpp:37]   --->   Operation 28 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln106 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dct.cpp:106]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln37 = br void %DCT_Inner_Loop.i.i" [dct.cpp:37]   --->   Operation 35 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [dct.cpp:42]   --->   Operation 36 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp_eq  i7 %indvar_flatten6_load, i7 64" [dct.cpp:42]   --->   Operation 37 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln42_1 = add i7 %indvar_flatten6_load, i7 1" [dct.cpp:42]   --->   Operation 38 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %_Z6dct_1dPsS_.exit.i, void %for.inc18.i.preheader" [dct.cpp:42]   --->   Operation 39 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [dct.cpp:18]   --->   Operation 40 'load' 'k_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dct.cpp:42]   --->   Operation 41 'load' 'i_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln42 = add i4 %i_load, i4 1" [dct.cpp:42]   --->   Operation 42 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp_eq  i4 %k_load, i4 8" [dct.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln42_1 = select i1 %icmp_ln18, i4 %add_ln42, i4 %i_load" [dct.cpp:42]   --->   Operation 44 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %select_ln42_1" [dct.cpp:24]   --->   Operation 45 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln42_1, i7 %indvar_flatten6" [dct.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln42_1, i4 %i" [dct.cpp:18]   --->   Operation 47 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 48 'alloca' 'k_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 49 'alloca' 'i_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 51 'call' 'call_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 0, i7 %indvar_flatten20" [dct.cpp:37]   --->   Operation 52 'store' 'store_ln37' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %i_1" [dct.cpp:37]   --->   Operation 53 'store' 'store_ln37' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %k_1" [dct.cpp:37]   --->   Operation 54 'store' 'store_ln37' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.10>
ST_4 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln42 = select i1 %icmp_ln18, i4 0, i4 %k_load" [dct.cpp:42]   --->   Operation 55 'select' 'select_ln42' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln42" [dct.cpp:42]   --->   Operation 56 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24, i3 0" [dct.cpp:24]   --->   Operation 57 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %select_ln42" [dct.cpp:21]   --->   Operation 58 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln42, i3 0" [dct.cpp:21]   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln24_2 = add i6 %tmp_5, i6 %zext_ln21" [dct.cpp:24]   --->   Operation 60 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (5.07ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop, i6 %tmp_6, i6 %tmp_5, i16 %buf_2d_in, i29 %tmp_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 61 'call' 'call_ln21' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln42, i4 1" [dct.cpp:18]   --->   Operation 62 'add' 'add_ln18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %k" [dct.cpp:18]   --->   Operation 63 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop, i6 %tmp_6, i6 %tmp_5, i16 %buf_2d_in, i29 %tmp_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 64 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.71>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24_2" [dct.cpp:24]   --->   Operation 67 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln24" [dct.cpp:24]   --->   Operation 68 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [dct.cpp:9]   --->   Operation 69 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i29 %tmp_loc"   --->   Operation 70 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.46ns)   --->   "%add_ln24 = add i29 %tmp_loc_load, i29 4096" [dct.cpp:24]   --->   Operation 71 'add' 'add_ln24' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln24, i32 13, i32 28" [dct.cpp:24]   --->   Operation 72 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %trunc_ln2, i6 %row_outbuf_addr" [dct.cpp:24]   --->   Operation 73 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln18 = br void %DCT_Inner_Loop.i.i" [dct.cpp:18]   --->   Operation 74 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln37 = br void %DCT_Inner_Loop.i17.i" [dct.cpp:37]   --->   Operation 76 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.34>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i7 %indvar_flatten20" [dct.cpp:57]   --->   Operation 77 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.48ns)   --->   "%icmp_ln57 = icmp_eq  i7 %indvar_flatten20_load, i7 64" [dct.cpp:57]   --->   Operation 78 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln57_1 = add i7 %indvar_flatten20_load, i7 1" [dct.cpp:57]   --->   Operation 79 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %_Z6dct_1dPsS_.exit37.i, void %for.inc50.i.preheader" [dct.cpp:57]   --->   Operation 80 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%k_1_load = load i4 %k_1" [dct.cpp:18]   --->   Operation 81 'load' 'k_1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [dct.cpp:57]   --->   Operation 82 'load' 'i_1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %i_1_load, i4 1" [dct.cpp:57]   --->   Operation 83 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (1.30ns)   --->   "%icmp_ln18_1 = icmp_eq  i4 %k_1_load, i4 8" [dct.cpp:18]   --->   Operation 84 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln57)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %icmp_ln18_1, i4 %add_ln57, i4 %i_1_load" [dct.cpp:57]   --->   Operation 85 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i4 %select_ln57_1" [dct.cpp:24]   --->   Operation 86 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln57_1, i7 %indvar_flatten20" [dct.cpp:18]   --->   Operation 87 'store' 'store_ln18' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_8 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln57_1, i4 %i_1" [dct.cpp:18]   --->   Operation 88 'store' 'store_ln18' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_8 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 89 'call' 'call_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 6.10>
ST_9 : Operation 90 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln18_1, i4 0, i4 %k_1_load" [dct.cpp:57]   --->   Operation 90 'select' 'select_ln57' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i4 %select_ln57" [dct.cpp:57]   --->   Operation 91 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24_2, i3 0" [dct.cpp:24]   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i4 %select_ln57" [dct.cpp:21]   --->   Operation 93 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln57, i3 0" [dct.cpp:21]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.82ns)   --->   "%add_ln24_3 = add i6 %tmp_s, i6 %zext_ln21_5" [dct.cpp:24]   --->   Operation 95 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [2/2] (5.07ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop1, i6 %tmp_2, i6 %tmp_s, i16 %col_inbuf, i29 %tmp_2_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 96 'call' 'call_ln21' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %select_ln57, i4 1" [dct.cpp:18]   --->   Operation 97 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %add_ln18_1, i4 %k_1" [dct.cpp:18]   --->   Operation 98 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop1, i6 %tmp_2, i6 %tmp_s, i16 %col_inbuf, i29 %tmp_2_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 99 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 5.71>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 101 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %add_ln24_3" [dct.cpp:24]   --->   Operation 102 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln24_1" [dct.cpp:24]   --->   Operation 103 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [dct.cpp:9]   --->   Operation 104 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_2_loc_load = load i29 %tmp_2_loc"   --->   Operation 105 'load' 'tmp_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (2.46ns)   --->   "%add_ln24_1 = add i29 %tmp_2_loc_load, i29 4096" [dct.cpp:24]   --->   Operation 106 'add' 'add_ln24_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln24_1, i32 13, i32 28" [dct.cpp:24]   --->   Operation 107 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %trunc_ln24_1, i6 %col_outbuf_addr" [dct.cpp:24]   --->   Operation 108 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln18 = br void %DCT_Inner_Loop.i17.i" [dct.cpp:18]   --->   Operation 109 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [dct.cpp:118]   --->   Operation 113 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [6]  (0 ns)
	'store' operation ('store_ln37', dct.cpp:37) of constant 0 on local variable 'indvar_flatten6' [20]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 4.35ns
The critical path consists of the following:
	'load' operation ('i_load', dct.cpp:42) on local variable 'i' [31]  (0 ns)
	'add' operation ('add_ln42', dct.cpp:42) [32]  (1.74 ns)
	'select' operation ('select_ln42_1', dct.cpp:42) [38]  (1.02 ns)
	'store' operation ('store_ln18', dct.cpp:18) of variable 'select_ln42_1', dct.cpp:42 on local variable 'i' [54]  (1.59 ns)

 <State 4>: 6.1ns
The critical path consists of the following:
	'select' operation ('select_ln42', dct.cpp:42) [36]  (1.02 ns)
	'call' operation ('call_ln21', dct.cpp:21) to 'dct_Pipeline_DCT_Inner_Loop' [47]  (5.08 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 5.72ns
The critical path consists of the following:
	'load' operation ('tmp_loc_load') on local variable 'tmp_loc' [48]  (0 ns)
	'add' operation ('add_ln24', dct.cpp:24) [49]  (2.46 ns)
	'store' operation ('store_ln24', dct.cpp:24) of variable 'trunc_ln2', dct.cpp:24 on array 'row_outbuf', dct.cpp:35 [51]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 4.35ns
The critical path consists of the following:
	'load' operation ('i_1_load', dct.cpp:57) on local variable 'i' [73]  (0 ns)
	'add' operation ('add_ln57', dct.cpp:57) [74]  (1.74 ns)
	'select' operation ('select_ln57_1', dct.cpp:57) [80]  (1.02 ns)
	'store' operation ('store_ln18', dct.cpp:18) of variable 'select_ln57_1', dct.cpp:57 on local variable 'i' [96]  (1.59 ns)

 <State 9>: 6.1ns
The critical path consists of the following:
	'select' operation ('select_ln57', dct.cpp:57) [78]  (1.02 ns)
	'call' operation ('call_ln21', dct.cpp:21) to 'dct_Pipeline_DCT_Inner_Loop1' [89]  (5.08 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 5.72ns
The critical path consists of the following:
	'load' operation ('tmp_2_loc_load') on local variable 'tmp_2_loc' [90]  (0 ns)
	'add' operation ('add_ln24_1', dct.cpp:24) [91]  (2.46 ns)
	'store' operation ('store_ln24', dct.cpp:24) of variable 'trunc_ln24_1', dct.cpp:24 on array 'col_outbuf', dct.cpp:36 [93]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
