# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../Esercizio_12.srcs/sources_1/imports/Scrivania/memoria.vhd" \
"../../../../Esercizio_12.srcs/sources_1/imports/Scrivania/top.vhd" \

# Do not sort compile order
nosort
