#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ba2420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ba25b0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1bad050 .functor NOT 1, L_0x1bd75e0, C4<0>, C4<0>, C4<0>;
L_0x1bd7370 .functor XOR 1, L_0x1bd7210, L_0x1bd72d0, C4<0>, C4<0>;
L_0x1bd74d0 .functor XOR 1, L_0x1bd7370, L_0x1bd7430, C4<0>, C4<0>;
v0x1bd3bb0_0 .net *"_ivl_10", 0 0, L_0x1bd7430;  1 drivers
v0x1bd3cb0_0 .net *"_ivl_12", 0 0, L_0x1bd74d0;  1 drivers
v0x1bd3d90_0 .net *"_ivl_2", 0 0, L_0x1bd6950;  1 drivers
v0x1bd3e50_0 .net *"_ivl_4", 0 0, L_0x1bd7210;  1 drivers
v0x1bd3f30_0 .net *"_ivl_6", 0 0, L_0x1bd72d0;  1 drivers
v0x1bd4060_0 .net *"_ivl_8", 0 0, L_0x1bd7370;  1 drivers
v0x1bd4140_0 .net "a", 0 0, v0x1bd15c0_0;  1 drivers
v0x1bd41e0_0 .net "b", 0 0, v0x1bd1660_0;  1 drivers
v0x1bd4280_0 .net "c", 0 0, v0x1bd1700_0;  1 drivers
v0x1bd4320_0 .var "clk", 0 0;
v0x1bd43c0_0 .net "d", 0 0, v0x1bd1870_0;  1 drivers
v0x1bd4460_0 .net "out_dut", 0 0, L_0x1bd70b0;  1 drivers
v0x1bd4500_0 .net "out_ref", 0 0, L_0x1bd54d0;  1 drivers
v0x1bd45a0_0 .var/2u "stats1", 159 0;
v0x1bd4640_0 .var/2u "strobe", 0 0;
v0x1bd46e0_0 .net "tb_match", 0 0, L_0x1bd75e0;  1 drivers
v0x1bd47a0_0 .net "tb_mismatch", 0 0, L_0x1bad050;  1 drivers
v0x1bd4970_0 .net "wavedrom_enable", 0 0, v0x1bd1960_0;  1 drivers
v0x1bd4a10_0 .net "wavedrom_title", 511 0, v0x1bd1a00_0;  1 drivers
L_0x1bd6950 .concat [ 1 0 0 0], L_0x1bd54d0;
L_0x1bd7210 .concat [ 1 0 0 0], L_0x1bd54d0;
L_0x1bd72d0 .concat [ 1 0 0 0], L_0x1bd70b0;
L_0x1bd7430 .concat [ 1 0 0 0], L_0x1bd54d0;
L_0x1bd75e0 .cmp/eeq 1, L_0x1bd6950, L_0x1bd74d0;
S_0x1ba2740 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ba25b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ba2ec0 .functor NOT 1, v0x1bd1700_0, C4<0>, C4<0>, C4<0>;
L_0x1bad910 .functor NOT 1, v0x1bd1660_0, C4<0>, C4<0>, C4<0>;
L_0x1bd4c20 .functor AND 1, L_0x1ba2ec0, L_0x1bad910, C4<1>, C4<1>;
L_0x1bd4cc0 .functor NOT 1, v0x1bd1870_0, C4<0>, C4<0>, C4<0>;
L_0x1bd4df0 .functor NOT 1, v0x1bd15c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd4ef0 .functor AND 1, L_0x1bd4cc0, L_0x1bd4df0, C4<1>, C4<1>;
L_0x1bd4fd0 .functor OR 1, L_0x1bd4c20, L_0x1bd4ef0, C4<0>, C4<0>;
L_0x1bd5090 .functor AND 1, v0x1bd15c0_0, v0x1bd1700_0, C4<1>, C4<1>;
L_0x1bd5150 .functor AND 1, L_0x1bd5090, v0x1bd1870_0, C4<1>, C4<1>;
L_0x1bd5210 .functor OR 1, L_0x1bd4fd0, L_0x1bd5150, C4<0>, C4<0>;
L_0x1bd5380 .functor AND 1, v0x1bd1660_0, v0x1bd1700_0, C4<1>, C4<1>;
L_0x1bd53f0 .functor AND 1, L_0x1bd5380, v0x1bd1870_0, C4<1>, C4<1>;
L_0x1bd54d0 .functor OR 1, L_0x1bd5210, L_0x1bd53f0, C4<0>, C4<0>;
v0x1bad2c0_0 .net *"_ivl_0", 0 0, L_0x1ba2ec0;  1 drivers
v0x1bad360_0 .net *"_ivl_10", 0 0, L_0x1bd4ef0;  1 drivers
v0x1bcfdb0_0 .net *"_ivl_12", 0 0, L_0x1bd4fd0;  1 drivers
v0x1bcfe70_0 .net *"_ivl_14", 0 0, L_0x1bd5090;  1 drivers
v0x1bcff50_0 .net *"_ivl_16", 0 0, L_0x1bd5150;  1 drivers
v0x1bd0080_0 .net *"_ivl_18", 0 0, L_0x1bd5210;  1 drivers
v0x1bd0160_0 .net *"_ivl_2", 0 0, L_0x1bad910;  1 drivers
v0x1bd0240_0 .net *"_ivl_20", 0 0, L_0x1bd5380;  1 drivers
v0x1bd0320_0 .net *"_ivl_22", 0 0, L_0x1bd53f0;  1 drivers
v0x1bd0400_0 .net *"_ivl_4", 0 0, L_0x1bd4c20;  1 drivers
v0x1bd04e0_0 .net *"_ivl_6", 0 0, L_0x1bd4cc0;  1 drivers
v0x1bd05c0_0 .net *"_ivl_8", 0 0, L_0x1bd4df0;  1 drivers
v0x1bd06a0_0 .net "a", 0 0, v0x1bd15c0_0;  alias, 1 drivers
v0x1bd0760_0 .net "b", 0 0, v0x1bd1660_0;  alias, 1 drivers
v0x1bd0820_0 .net "c", 0 0, v0x1bd1700_0;  alias, 1 drivers
v0x1bd08e0_0 .net "d", 0 0, v0x1bd1870_0;  alias, 1 drivers
v0x1bd09a0_0 .net "out", 0 0, L_0x1bd54d0;  alias, 1 drivers
S_0x1bd0b00 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ba25b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bd15c0_0 .var "a", 0 0;
v0x1bd1660_0 .var "b", 0 0;
v0x1bd1700_0 .var "c", 0 0;
v0x1bd17d0_0 .net "clk", 0 0, v0x1bd4320_0;  1 drivers
v0x1bd1870_0 .var "d", 0 0;
v0x1bd1960_0 .var "wavedrom_enable", 0 0;
v0x1bd1a00_0 .var "wavedrom_title", 511 0;
S_0x1bd0da0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1bd0b00;
 .timescale -12 -12;
v0x1bd1000_0 .var/2s "count", 31 0;
E_0x1b9d370/0 .event negedge, v0x1bd17d0_0;
E_0x1b9d370/1 .event posedge, v0x1bd17d0_0;
E_0x1b9d370 .event/or E_0x1b9d370/0, E_0x1b9d370/1;
E_0x1b9d5c0 .event negedge, v0x1bd17d0_0;
E_0x1b879f0 .event posedge, v0x1bd17d0_0;
S_0x1bd1100 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bd0b00;
 .timescale -12 -12;
v0x1bd1300_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bd13e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bd0b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bd1b60 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ba25b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bd5630 .functor NOT 1, v0x1bd1660_0, C4<0>, C4<0>, C4<0>;
L_0x1bd56a0 .functor AND 1, v0x1bd15c0_0, L_0x1bd5630, C4<1>, C4<1>;
L_0x1bd5780 .functor NOT 1, v0x1bd1700_0, C4<0>, C4<0>, C4<0>;
L_0x1bd57f0 .functor AND 1, L_0x1bd56a0, L_0x1bd5780, C4<1>, C4<1>;
L_0x1bd5930 .functor AND 1, L_0x1bd57f0, v0x1bd1870_0, C4<1>, C4<1>;
L_0x1bd59f0 .functor NOT 1, v0x1bd15c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd5aa0 .functor AND 1, L_0x1bd59f0, v0x1bd1660_0, C4<1>, C4<1>;
L_0x1bd5b60 .functor AND 1, L_0x1bd5aa0, v0x1bd1700_0, C4<1>, C4<1>;
L_0x1bd5d80 .functor NOT 1, v0x1bd1870_0, C4<0>, C4<0>, C4<0>;
L_0x1bd5f00 .functor AND 1, L_0x1bd5b60, L_0x1bd5d80, C4<1>, C4<1>;
L_0x1bd6070 .functor OR 1, L_0x1bd5930, L_0x1bd5f00, C4<0>, C4<0>;
L_0x1bd6130 .functor AND 1, v0x1bd15c0_0, v0x1bd1660_0, C4<1>, C4<1>;
L_0x1bd6430 .functor NOT 1, v0x1bd1700_0, C4<0>, C4<0>, C4<0>;
L_0x1bd64a0 .functor AND 1, L_0x1bd6130, L_0x1bd6430, C4<1>, C4<1>;
L_0x1bd63c0 .functor AND 1, L_0x1bd64a0, v0x1bd1870_0, C4<1>, C4<1>;
L_0x1bd6680 .functor OR 1, L_0x1bd6070, L_0x1bd63c0, C4<0>, C4<0>;
L_0x1bd6820 .functor AND 1, v0x1bd15c0_0, v0x1bd1660_0, C4<1>, C4<1>;
L_0x1bd6890 .functor AND 1, L_0x1bd6820, v0x1bd1700_0, C4<1>, C4<1>;
L_0x1bd69f0 .functor NOT 1, v0x1bd1870_0, C4<0>, C4<0>, C4<0>;
L_0x1bd6a60 .functor AND 1, L_0x1bd6890, L_0x1bd69f0, C4<1>, C4<1>;
L_0x1bd6c20 .functor OR 1, L_0x1bd6680, L_0x1bd6a60, C4<0>, C4<0>;
L_0x1bd6d30 .functor AND 1, v0x1bd15c0_0, v0x1bd1660_0, C4<1>, C4<1>;
L_0x1bd6e60 .functor AND 1, L_0x1bd6d30, v0x1bd1700_0, C4<1>, C4<1>;
L_0x1bd6f20 .functor AND 1, L_0x1bd6e60, v0x1bd1870_0, C4<1>, C4<1>;
L_0x1bd70b0 .functor OR 1, L_0x1bd6c20, L_0x1bd6f20, C4<0>, C4<0>;
v0x1bd1e50_0 .net *"_ivl_0", 0 0, L_0x1bd5630;  1 drivers
v0x1bd1f30_0 .net *"_ivl_10", 0 0, L_0x1bd59f0;  1 drivers
v0x1bd2010_0 .net *"_ivl_12", 0 0, L_0x1bd5aa0;  1 drivers
v0x1bd2100_0 .net *"_ivl_14", 0 0, L_0x1bd5b60;  1 drivers
v0x1bd21e0_0 .net *"_ivl_16", 0 0, L_0x1bd5d80;  1 drivers
v0x1bd2310_0 .net *"_ivl_18", 0 0, L_0x1bd5f00;  1 drivers
v0x1bd23f0_0 .net *"_ivl_2", 0 0, L_0x1bd56a0;  1 drivers
v0x1bd24d0_0 .net *"_ivl_20", 0 0, L_0x1bd6070;  1 drivers
v0x1bd25b0_0 .net *"_ivl_22", 0 0, L_0x1bd6130;  1 drivers
v0x1bd2690_0 .net *"_ivl_24", 0 0, L_0x1bd6430;  1 drivers
v0x1bd2770_0 .net *"_ivl_26", 0 0, L_0x1bd64a0;  1 drivers
v0x1bd2850_0 .net *"_ivl_28", 0 0, L_0x1bd63c0;  1 drivers
v0x1bd2930_0 .net *"_ivl_30", 0 0, L_0x1bd6680;  1 drivers
v0x1bd2a10_0 .net *"_ivl_32", 0 0, L_0x1bd6820;  1 drivers
v0x1bd2af0_0 .net *"_ivl_34", 0 0, L_0x1bd6890;  1 drivers
v0x1bd2bd0_0 .net *"_ivl_36", 0 0, L_0x1bd69f0;  1 drivers
v0x1bd2cb0_0 .net *"_ivl_38", 0 0, L_0x1bd6a60;  1 drivers
v0x1bd2ea0_0 .net *"_ivl_4", 0 0, L_0x1bd5780;  1 drivers
v0x1bd2f80_0 .net *"_ivl_40", 0 0, L_0x1bd6c20;  1 drivers
v0x1bd3060_0 .net *"_ivl_42", 0 0, L_0x1bd6d30;  1 drivers
v0x1bd3140_0 .net *"_ivl_44", 0 0, L_0x1bd6e60;  1 drivers
v0x1bd3220_0 .net *"_ivl_46", 0 0, L_0x1bd6f20;  1 drivers
v0x1bd3300_0 .net *"_ivl_6", 0 0, L_0x1bd57f0;  1 drivers
v0x1bd33e0_0 .net *"_ivl_8", 0 0, L_0x1bd5930;  1 drivers
v0x1bd34c0_0 .net "a", 0 0, v0x1bd15c0_0;  alias, 1 drivers
v0x1bd3560_0 .net "b", 0 0, v0x1bd1660_0;  alias, 1 drivers
v0x1bd3650_0 .net "c", 0 0, v0x1bd1700_0;  alias, 1 drivers
v0x1bd3740_0 .net "d", 0 0, v0x1bd1870_0;  alias, 1 drivers
v0x1bd3830_0 .net "out", 0 0, L_0x1bd70b0;  alias, 1 drivers
S_0x1bd3990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ba25b0;
 .timescale -12 -12;
E_0x1b9d110 .event anyedge, v0x1bd4640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bd4640_0;
    %nor/r;
    %assign/vec4 v0x1bd4640_0, 0;
    %wait E_0x1b9d110;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bd0b00;
T_3 ;
    %fork t_1, S_0x1bd0da0;
    %jmp t_0;
    .scope S_0x1bd0da0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bd1000_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd1870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd1700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd1660_0, 0;
    %assign/vec4 v0x1bd15c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b879f0;
    %load/vec4 v0x1bd1000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1bd1000_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd1870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd1700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd1660_0, 0;
    %assign/vec4 v0x1bd15c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b9d5c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bd13e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b9d370;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bd15c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd1660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd1700_0, 0;
    %assign/vec4 v0x1bd1870_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1bd0b00;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ba25b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd4320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd4640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ba25b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bd4320_0;
    %inv;
    %store/vec4 v0x1bd4320_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ba25b0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bd17d0_0, v0x1bd47a0_0, v0x1bd4140_0, v0x1bd41e0_0, v0x1bd4280_0, v0x1bd43c0_0, v0x1bd4500_0, v0x1bd4460_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ba25b0;
T_7 ;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ba25b0;
T_8 ;
    %wait E_0x1b9d370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd45a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd45a0_0, 4, 32;
    %load/vec4 v0x1bd46e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd45a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd45a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd45a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bd4500_0;
    %load/vec4 v0x1bd4500_0;
    %load/vec4 v0x1bd4460_0;
    %xor;
    %load/vec4 v0x1bd4500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd45a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bd45a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd45a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/kmap2/iter7/response0/top_module.sv";
