$comment
	File created using the following command:
		vcd file FullAdder.msim.vcd -direction
$end
$date
	Fri Jun 13 11:57:36 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module fulladder_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_A $end
$var wire 1 0 ww_B $end
$var wire 1 1 ww_Cin $end
$var wire 1 2 ww_S $end
$var wire 1 3 ww_Cout $end
$var wire 1 4 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 5 \Cin~input_o\ $end
$var wire 1 6 \A~input_o\ $end
$var wire 1 7 \B~input_o\ $end
$var wire 1 8 \S~0_combout\ $end
$var wire 1 9 \Cout~0_combout\ $end
$var wire 1 : \ALT_INV_A~input_o\ $end
$var wire 1 ; \ALT_INV_B~input_o\ $end
$var wire 1 < \ALT_INV_Cin~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
x4
05
06
07
08
09
1:
1;
1<
$end
#10000
1#
11
15
0<
18
12
1%
#20000
0#
1"
01
10
17
05
0;
1<
#30000
1#
11
15
0<
08
19
13
02
1$
0%
#40000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#50000
1#
11
15
0<
08
19
13
02
1$
0%
#60000
0#
1"
01
10
17
05
0;
1<
#70000
1#
11
15
0<
18
12
1%
#80000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#90000
1#
11
15
0<
18
12
1%
#100000
0#
1"
01
10
17
05
0;
1<
#110000
1#
11
15
0<
08
19
13
02
1$
0%
#120000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#130000
1#
11
15
0<
08
19
13
02
1$
0%
#140000
0#
1"
01
10
17
05
0;
1<
#150000
1#
11
15
0<
18
12
1%
#160000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#170000
1#
11
15
0<
18
12
1%
#180000
0#
1"
01
10
17
05
0;
1<
#190000
1#
11
15
0<
08
19
13
02
1$
0%
#200000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#210000
1#
11
15
0<
08
19
13
02
1$
0%
#220000
0#
1"
01
10
17
05
0;
1<
#230000
1#
11
15
0<
18
12
1%
#240000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#250000
1#
11
15
0<
18
12
1%
#260000
0#
1"
01
10
17
05
0;
1<
#270000
1#
11
15
0<
08
19
13
02
1$
0%
#280000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#290000
1#
11
15
0<
08
19
13
02
1$
0%
#300000
0#
1"
01
10
17
05
0;
1<
#310000
1#
11
15
0<
18
12
1%
#320000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#330000
1#
11
15
0<
18
12
1%
#340000
0#
1"
01
10
17
05
0;
1<
#350000
1#
11
15
0<
08
19
13
02
1$
0%
#360000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#370000
1#
11
15
0<
08
19
13
02
1$
0%
#380000
0#
1"
01
10
17
05
0;
1<
#390000
1#
11
15
0<
18
12
1%
#400000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#410000
1#
11
15
0<
18
12
1%
#420000
0#
1"
01
10
17
05
0;
1<
#430000
1#
11
15
0<
08
19
13
02
1$
0%
#440000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#450000
1#
11
15
0<
08
19
13
02
1$
0%
#460000
0#
1"
01
10
17
05
0;
1<
#470000
1#
11
15
0<
18
12
1%
#480000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#490000
1#
11
15
0<
18
12
1%
#500000
0#
1"
01
10
17
05
0;
1<
#510000
1#
11
15
0<
08
19
13
02
1$
0%
#520000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#530000
1#
11
15
0<
08
19
13
02
1$
0%
#540000
0#
1"
01
10
17
05
0;
1<
#550000
1#
11
15
0<
18
12
1%
#560000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#570000
1#
11
15
0<
18
12
1%
#580000
0#
1"
01
10
17
05
0;
1<
#590000
1#
11
15
0<
08
19
13
02
1$
0%
#600000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#610000
1#
11
15
0<
08
19
13
02
1$
0%
#620000
0#
1"
01
10
17
05
0;
1<
#630000
1#
11
15
0<
18
12
1%
#640000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#650000
1#
11
15
0<
18
12
1%
#660000
0#
1"
01
10
17
05
0;
1<
#670000
1#
11
15
0<
08
19
13
02
1$
0%
#680000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#690000
1#
11
15
0<
08
19
13
02
1$
0%
#700000
0#
1"
01
10
17
05
0;
1<
#710000
1#
11
15
0<
18
12
1%
#720000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#730000
1#
11
15
0<
18
12
1%
#740000
0#
1"
01
10
17
05
0;
1<
#750000
1#
11
15
0<
08
19
13
02
1$
0%
#760000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#770000
1#
11
15
0<
08
19
13
02
1$
0%
#780000
0#
1"
01
10
17
05
0;
1<
#790000
1#
11
15
0<
18
12
1%
#800000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#810000
1#
11
15
0<
18
12
1%
#820000
0#
1"
01
10
17
05
0;
1<
#830000
1#
11
15
0<
08
19
13
02
1$
0%
#840000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#850000
1#
11
15
0<
08
19
13
02
1$
0%
#860000
0#
1"
01
10
17
05
0;
1<
#870000
1#
11
15
0<
18
12
1%
#880000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#890000
1#
11
15
0<
18
12
1%
#900000
0#
1"
01
10
17
05
0;
1<
#910000
1#
11
15
0<
08
19
13
02
1$
0%
#920000
0#
0"
1!
01
00
1/
16
07
05
0:
1;
1<
18
09
03
12
0$
1%
#930000
1#
11
15
0<
08
19
13
02
1$
0%
#940000
0#
1"
01
10
17
05
0;
1<
#950000
1#
11
15
0<
18
12
1%
#960000
0#
0"
0!
01
00
0/
06
07
05
1:
1;
1<
08
09
03
02
0$
0%
#970000
1#
11
15
0<
18
12
1%
#980000
0#
1"
01
10
17
05
0;
1<
#990000
1#
11
15
0<
08
19
13
02
1$
0%
#1000000
