
semboot_atmega1284_w5200.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  0001fa90  00000b24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a90  0001f000  0001f000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800120  00800120  00000b44  2**0
                  ALLOC
  3 .stab         000008d0  00000000  00000000  00000b44  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000199  00000000  00000000  00001414  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  000015b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000152a  00000000  00000000  00001750  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009a1  00000000  00000000  00002c7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d3f  00000000  00000000  0000361b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000414  00000000  00000000  0000435c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000559  00000000  00000000  00004770  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000151a  00000000  00000000  00004cc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  000061e3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001f000 <__vectors>:
   1f000:	62 c0       	rjmp	.+196    	; 0x1f0c6 <__ctors_end>
   1f002:	00 00       	nop
   1f004:	ee c0       	rjmp	.+476    	; 0x1f1e2 <__bad_interrupt>
   1f006:	00 00       	nop
   1f008:	ec c0       	rjmp	.+472    	; 0x1f1e2 <__bad_interrupt>
   1f00a:	00 00       	nop
   1f00c:	ea c0       	rjmp	.+468    	; 0x1f1e2 <__bad_interrupt>
   1f00e:	00 00       	nop
   1f010:	e8 c0       	rjmp	.+464    	; 0x1f1e2 <__bad_interrupt>
   1f012:	00 00       	nop
   1f014:	e6 c0       	rjmp	.+460    	; 0x1f1e2 <__bad_interrupt>
   1f016:	00 00       	nop
   1f018:	e4 c0       	rjmp	.+456    	; 0x1f1e2 <__bad_interrupt>
   1f01a:	00 00       	nop
   1f01c:	e2 c0       	rjmp	.+452    	; 0x1f1e2 <__bad_interrupt>
   1f01e:	00 00       	nop
   1f020:	e0 c0       	rjmp	.+448    	; 0x1f1e2 <__bad_interrupt>
   1f022:	00 00       	nop
   1f024:	de c0       	rjmp	.+444    	; 0x1f1e2 <__bad_interrupt>
   1f026:	00 00       	nop
   1f028:	dc c0       	rjmp	.+440    	; 0x1f1e2 <__bad_interrupt>
   1f02a:	00 00       	nop
   1f02c:	da c0       	rjmp	.+436    	; 0x1f1e2 <__bad_interrupt>
   1f02e:	00 00       	nop
   1f030:	d8 c0       	rjmp	.+432    	; 0x1f1e2 <__bad_interrupt>
   1f032:	00 00       	nop
   1f034:	d6 c0       	rjmp	.+428    	; 0x1f1e2 <__bad_interrupt>
   1f036:	00 00       	nop
   1f038:	d4 c0       	rjmp	.+424    	; 0x1f1e2 <__bad_interrupt>
   1f03a:	00 00       	nop
   1f03c:	d2 c0       	rjmp	.+420    	; 0x1f1e2 <__bad_interrupt>
   1f03e:	00 00       	nop
   1f040:	d0 c0       	rjmp	.+416    	; 0x1f1e2 <__bad_interrupt>
   1f042:	00 00       	nop
   1f044:	ce c0       	rjmp	.+412    	; 0x1f1e2 <__bad_interrupt>
   1f046:	00 00       	nop
   1f048:	cc c0       	rjmp	.+408    	; 0x1f1e2 <__bad_interrupt>
   1f04a:	00 00       	nop
   1f04c:	ca c0       	rjmp	.+404    	; 0x1f1e2 <__bad_interrupt>
   1f04e:	00 00       	nop
   1f050:	c8 c0       	rjmp	.+400    	; 0x1f1e2 <__bad_interrupt>
   1f052:	00 00       	nop
   1f054:	c6 c0       	rjmp	.+396    	; 0x1f1e2 <__bad_interrupt>
   1f056:	00 00       	nop
   1f058:	c4 c0       	rjmp	.+392    	; 0x1f1e2 <__bad_interrupt>
   1f05a:	00 00       	nop
   1f05c:	c2 c0       	rjmp	.+388    	; 0x1f1e2 <__bad_interrupt>
   1f05e:	00 00       	nop
   1f060:	c0 c0       	rjmp	.+384    	; 0x1f1e2 <__bad_interrupt>
   1f062:	00 00       	nop
   1f064:	be c0       	rjmp	.+380    	; 0x1f1e2 <__bad_interrupt>
   1f066:	00 00       	nop
   1f068:	bc c0       	rjmp	.+376    	; 0x1f1e2 <__bad_interrupt>
   1f06a:	00 00       	nop
   1f06c:	ba c0       	rjmp	.+372    	; 0x1f1e2 <__bad_interrupt>
   1f06e:	00 00       	nop
   1f070:	b8 c0       	rjmp	.+368    	; 0x1f1e2 <__bad_interrupt>
   1f072:	00 00       	nop
   1f074:	b6 c0       	rjmp	.+364    	; 0x1f1e2 <__bad_interrupt>
   1f076:	00 00       	nop
   1f078:	b4 c0       	rjmp	.+360    	; 0x1f1e2 <__bad_interrupt>
   1f07a:	00 00       	nop
   1f07c:	b2 c0       	rjmp	.+356    	; 0x1f1e2 <__bad_interrupt>
   1f07e:	00 00       	nop
   1f080:	b0 c0       	rjmp	.+352    	; 0x1f1e2 <__bad_interrupt>
   1f082:	00 00       	nop
   1f084:	ae c0       	rjmp	.+348    	; 0x1f1e2 <__bad_interrupt>
   1f086:	00 00       	nop
   1f088:	ac c0       	rjmp	.+344    	; 0x1f1e2 <__bad_interrupt>
	...

0001f08c <tftp_invalid_image_packet>:
   1f08c:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
   1f09c:	67 65 20 66 69 6c 65 00                             ge file.

0001f0a4 <tftp_unknown_error_packet>:
   1f0a4:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0001f0af <tftp_full_error_packet>:
   1f0af:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0001f0b9 <tftp_opcode_error_packet>:
   1f0b9:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0001f0c6 <__ctors_end>:
   1f0c6:	11 24       	eor	r1, r1
   1f0c8:	1f be       	out	0x3f, r1	; 63
   1f0ca:	cf ef       	ldi	r28, 0xFF	; 255
   1f0cc:	d0 e4       	ldi	r29, 0x40	; 64
   1f0ce:	de bf       	out	0x3e, r29	; 62
   1f0d0:	cd bf       	out	0x3d, r28	; 61

0001f0d2 <__do_copy_data>:
   1f0d2:	11 e0       	ldi	r17, 0x01	; 1
   1f0d4:	a0 e0       	ldi	r26, 0x00	; 0
   1f0d6:	b1 e0       	ldi	r27, 0x01	; 1
   1f0d8:	e0 e9       	ldi	r30, 0x90	; 144
   1f0da:	fa ef       	ldi	r31, 0xFA	; 250
   1f0dc:	01 e0       	ldi	r16, 0x01	; 1
   1f0de:	0b bf       	out	0x3b, r16	; 59
   1f0e0:	02 c0       	rjmp	.+4      	; 0x1f0e6 <__do_copy_data+0x14>
   1f0e2:	07 90       	elpm	r0, Z+
   1f0e4:	0d 92       	st	X+, r0
   1f0e6:	a0 32       	cpi	r26, 0x20	; 32
   1f0e8:	b1 07       	cpc	r27, r17
   1f0ea:	d9 f7       	brne	.-10     	; 0x1f0e2 <__do_copy_data+0x10>
   1f0ec:	1b be       	out	0x3b, r1	; 59

0001f0ee <__do_clear_bss>:
   1f0ee:	11 e0       	ldi	r17, 0x01	; 1
   1f0f0:	a0 e2       	ldi	r26, 0x20	; 32
   1f0f2:	b1 e0       	ldi	r27, 0x01	; 1
   1f0f4:	01 c0       	rjmp	.+2      	; 0x1f0f8 <.do_clear_bss_start>

0001f0f6 <.do_clear_bss_loop>:
   1f0f6:	1d 92       	st	X+, r1

0001f0f8 <.do_clear_bss_start>:
   1f0f8:	ac 32       	cpi	r26, 0x2C	; 44
   1f0fa:	b1 07       	cpc	r27, r17
   1f0fc:	e1 f7       	brne	.-8      	; 0x1f0f6 <.do_clear_bss_loop>
   1f0fe:	01 d0       	rcall	.+2      	; 0x1f102 <main>
   1f100:	c5 c4       	rjmp	.+2442   	; 0x1fa8c <_exit>

0001f102 <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	uint8_t ch = MCUSR;
   1f102:	c4 b6       	in	r12, 0x34	; 52
	MCUSR = 0;
   1f104:	14 be       	out	0x34, r1	; 52
	wdt_disable();
   1f106:	88 e1       	ldi	r24, 0x18	; 24
   1f108:	0f b6       	in	r0, 0x3f	; 63
   1f10a:	f8 94       	cli
   1f10c:	80 93 60 00 	sts	0x0060, r24
   1f110:	10 92 60 00 	sts	0x0060, r1
   1f114:	0f be       	out	0x3f, r0	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   1f116:	8f ef       	ldi	r24, 0xFF	; 255
   1f118:	95 ea       	ldi	r25, 0xA5	; 165
   1f11a:	ae e0       	ldi	r26, 0x0E	; 14
   1f11c:	81 50       	subi	r24, 0x01	; 1
   1f11e:	90 40       	sbci	r25, 0x00	; 0
   1f120:	a0 40       	sbci	r26, 0x00	; 0
   1f122:	e1 f7       	brne	.-8      	; 0x1f11c <main+0x1a>
   1f124:	00 c0       	rjmp	.+0      	; 0x1f126 <main+0x24>
   1f126:	00 00       	nop
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
   1f128:	11 24       	eor	r1, r1
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
   1f12a:	85 e0       	ldi	r24, 0x05	; 5
   1f12c:	80 93 81 00 	sts	0x0081, r24

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
   1f130:	80 e0       	ldi	r24, 0x00	; 0
   1f132:	90 e0       	ldi	r25, 0x00	; 0
   1f134:	95 d4       	rcall	.+2346   	; 0x1fa60 <__eerd_byte_m1284p>
   1f136:	88 23       	and	r24, r24
   1f138:	21 f0       	breq	.+8      	; 0x1f142 <main+0x40>
   1f13a:	80 e0       	ldi	r24, 0x00	; 0
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
   1f13c:	90 e0       	ldi	r25, 0x00	; 0
   1f13e:	60 e0       	ldi	r22, 0x00	; 0
   1f140:	97 d4       	rcall	.+2350   	; 0x1fa70 <__eewr_byte_m1284p>
   1f142:	81 e0       	ldi	r24, 0x01	; 1
   1f144:	90 e0       	ldi	r25, 0x00	; 0
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
   1f146:	8c d4       	rcall	.+2328   	; 0x1fa60 <__eerd_byte_m1284p>
   1f148:	84 30       	cpi	r24, 0x04	; 4
   1f14a:	21 f0       	breq	.+8      	; 0x1f154 <main+0x52>
   1f14c:	81 e0       	ldi	r24, 0x01	; 1
   1f14e:	90 e0       	ldi	r25, 0x00	; 0
   1f150:	64 e0       	ldi	r22, 0x04	; 4
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
   1f152:	8e d4       	rcall	.+2332   	; 0x1fa70 <__eewr_byte_m1284p>
   1f154:	8e e3       	ldi	r24, 0x3E	; 62
   1f156:	90 e0       	ldi	r25, 0x00	; 0
   1f158:	83 d4       	rcall	.+2310   	; 0x1fa60 <__eerd_byte_m1284p>
   1f15a:	81 30       	cpi	r24, 0x01	; 1

	uint8_t updateFlag = 0;
 	if(eeprom_read_byte(EEPROM_UPDATE_FLAG) == 1) { //If the update flag was set, no timeout will occur
   1f15c:	31 f4       	brne	.+12     	; 0x1f16a <main+0x68>
   1f15e:	8e e3       	ldi	r24, 0x3E	; 62
   1f160:	90 e0       	ldi	r25, 0x00	; 0
   1f162:	60 e0       	ldi	r22, 0x00	; 0
   1f164:	85 d4       	rcall	.+2314   	; 0x1fa70 <__eewr_byte_m1284p>
   1f166:	c1 e0       	ldi	r28, 0x01	; 1
 		updateFlag = 1;
 		eeprom_write_byte(EEPROM_UPDATE_FLAG, 0);//Reset update flag so that next reboot normal boot continues
   1f168:	08 c0       	rjmp	.+16     	; 0x1f17a <main+0x78>
   1f16a:	82 30       	cpi	r24, 0x02	; 2
   1f16c:	11 f0       	breq	.+4      	; 0x1f172 <main+0x70>
   1f16e:	c1 fc       	sbrc	r12, 1
   1f170:	03 c0       	rjmp	.+6      	; 0x1f178 <main+0x76>
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);

	uint8_t updateFlag = 0;
 	if(eeprom_read_byte(EEPROM_UPDATE_FLAG) == 1) { //If the update flag was set, no timeout will occur
 		updateFlag = 1;
   1f172:	69 d4       	rcall	.+2258   	; 0x1fa46 <appStart>
   1f174:	c0 e0       	ldi	r28, 0x00	; 0
 		eeprom_write_byte(EEPROM_UPDATE_FLAG, 0);//Reset update flag so that next reboot normal boot continues
 	}
 	else if(eeprom_read_byte(EEPROM_UPDATE_FLAG) == 2 || !(ch & _BV(EXTRF))) { //Updating disabled || if not external (hard reset) skip bootloader
   1f176:	01 c0       	rjmp	.+2      	; 0x1f17a <main+0x78>
   1f178:	c0 e0       	ldi	r28, 0x00	; 0
   1f17a:	f4 d3       	rcall	.+2024   	; 0x1f964 <serialInit>
   1f17c:	9d d0       	rcall	.+314    	; 0x1f2b8 <spiInit>
 		appStart();
   1f17e:	a7 d0       	rcall	.+334    	; 0x1f2ce <netInit>
   1f180:	e2 d2       	rcall	.+1476   	; 0x1f746 <tftpInit>
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);

	uint8_t updateFlag = 0;
   1f182:	10 92 2a 01 	sts	0x012A, r1
   1f186:	10 92 2b 01 	sts	0x012B, r1
 	else if(eeprom_read_byte(EEPROM_UPDATE_FLAG) == 2 || !(ch & _BV(EXTRF))) { //Updating disabled || if not external (hard reset) skip bootloader
 		appStart();
 	}

	//Initialize UART communication
	serialInit();
   1f18a:	d3 e0       	ldi	r29, 0x03	; 3
		buttonInit();
	)

	/** Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
   1f18c:	cc 24       	eor	r12, r12
   1f18e:	dd 24       	eor	r13, r13
	/** Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
   1f190:	76 01       	movw	r14, r12
   1f192:	80 91 2a 01 	lds	r24, 0x012A

	// Initialize the UDP socket for tftp
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
   1f196:	88 23       	and	r24, r24
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
   1f198:	19 f4       	brne	.+6      	; 0x1f1a0 <main+0x9e>
   1f19a:	f8 d2       	rcall	.+1520   	; 0x1f78c <tftpPoll>
	tftpFlashing = FALSE;
   1f19c:	88 23       	and	r24, r24
   1f19e:	d1 f0       	breq	.+52     	; 0x1f1d4 <main+0xd2>
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
   1f1a0:	3b d4       	rcall	.+2166   	; 0x1fa18 <timedOut>
   1f1a2:	88 23       	and	r24, r24
   1f1a4:	a9 f0       	breq	.+42     	; 0x1f1d0 <main+0xce>
   1f1a6:	c1 30       	cpi	r28, 0x01	; 1
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
   1f1a8:	99 f0       	breq	.+38     	; 0x1f1d0 <main+0xce>
   1f1aa:	82 e0       	ldi	r24, 0x02	; 2
   1f1ac:	90 e0       	ldi	r25, 0x00	; 0
   1f1ae:	58 d4       	rcall	.+2224   	; 0x1fa60 <__eerd_byte_m1284p>
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
   1f1b0:	8e 3e       	cpi	r24, 0xEE	; 238
   1f1b2:	81 f0       	breq	.+32     	; 0x1f1d4 <main+0xd2>
   1f1b4:	80 91 2b 01 	lds	r24, 0x012B
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if((timedOut()) && !(updateFlag == 1)) {
   1f1b8:	81 30       	cpi	r24, 0x01	; 1
   1f1ba:	51 f4       	brne	.+20     	; 0x1f1d0 <main+0xce>
   1f1bc:	f6 01       	movw	r30, r12
   1f1be:	e0 92 5b 00 	sts	0x005B, r14
   1f1c2:	d0 93 57 00 	sts	0x0057, r29
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
   1f1c6:	e8 95       	spm
   1f1c8:	be d2       	rcall	.+1404   	; 0x1f746 <tftpInit>
   1f1ca:	1d d4       	rcall	.+2106   	; 0x1fa06 <resetTick>
   1f1cc:	10 92 2b 01 	sts	0x012B, r1

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
   1f1d0:	f9 d3       	rcall	.+2034   	; 0x1f9c4 <updateLed>
   1f1d2:	df cf       	rjmp	.-66     	; 0x1f192 <main+0x90>
   1f1d4:	88 e1       	ldi	r24, 0x18	; 24
   1f1d6:	80 93 60 00 	sts	0x0060, r24
				// Delete first page of flash memory
				boot_page_erase(0);
   1f1da:	8c e0       	ldi	r24, 0x0C	; 12
   1f1dc:	80 93 60 00 	sts	0x0060, r24
   1f1e0:	ff cf       	rjmp	.-2      	; 0x1f1e0 <main+0xde>

0001f1e2 <__bad_interrupt>:
   1f1e2:	0e cf       	rjmp	.-484    	; 0x1f000 <__vectors>

0001f1e4 <spiWriteReg>:
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	
	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   1f1e4:	20 e5       	ldi	r18, 0x50	; 80
   1f1e6:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   1f1e8:	2c 98       	cbi	0x05, 4	; 5
	
#if (W5200 > 0)
	
	SPDR = address >> 8;
   1f1ea:	29 2f       	mov	r18, r25
   1f1ec:	33 27       	eor	r19, r19
   1f1ee:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   1f1f0:	0d b4       	in	r0, 0x2d	; 45
   1f1f2:	07 fe       	sbrs	r0, 7
   1f1f4:	fd cf       	rjmp	.-6      	; 0x1f1f0 <spiWriteReg+0xc>

	SPDR = address & 0xff;
   1f1f6:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   1f1f8:	0d b4       	in	r0, 0x2d	; 45
   1f1fa:	07 fe       	sbrs	r0, 7
   1f1fc:	fd cf       	rjmp	.-6      	; 0x1f1f8 <spiWriteReg+0x14>
	
	SPDR = 0x80;
   1f1fe:	80 e8       	ldi	r24, 0x80	; 128
   1f200:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   1f202:	0d b4       	in	r0, 0x2d	; 45
   1f204:	07 fe       	sbrs	r0, 7
   1f206:	fd cf       	rjmp	.-6      	; 0x1f202 <spiWriteReg+0x1e>
	
	SPDR = 0x01;
   1f208:	81 e0       	ldi	r24, 0x01	; 1
   1f20a:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   1f20c:	0d b4       	in	r0, 0x2d	; 45
   1f20e:	07 fe       	sbrs	r0, 7
   1f210:	fd cf       	rjmp	.-6      	; 0x1f20c <spiWriteReg+0x28>
	SPDR = address & 0xff;
	while(!(SPSR & _BV(SPIF)));

#endif

	SPDR = value;
   1f212:	4e bd       	out	0x2e, r20	; 46
	while(!(SPSR & _BV(SPIF)));
   1f214:	0d b4       	in	r0, 0x2d	; 45
   1f216:	07 fe       	sbrs	r0, 7
   1f218:	fd cf       	rjmp	.-6      	; 0x1f214 <spiWriteReg+0x30>

	SS_HIGH();
   1f21a:	2c 9a       	sbi	0x05, 4	; 5
	
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   1f21c:	1c bc       	out	0x2c, r1	; 44
}
   1f21e:	08 95       	ret

0001f220 <spiWriteWord>:

void spiWriteWord(uint16_t address, uint8_t cb, uint16_t value)
{
   1f220:	ef 92       	push	r14
   1f222:	ff 92       	push	r15
   1f224:	1f 93       	push	r17
   1f226:	cf 93       	push	r28
   1f228:	df 93       	push	r29
   1f22a:	ec 01       	movw	r28, r24
   1f22c:	16 2f       	mov	r17, r22
   1f22e:	7a 01       	movw	r14, r20
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, cb, value >> 8);
   1f230:	45 2f       	mov	r20, r21
   1f232:	55 27       	eor	r21, r21
   1f234:	d7 df       	rcall	.-82     	; 0x1f1e4 <spiWriteReg>
   1f236:	ce 01       	movw	r24, r28
	spiWriteReg(address, cb, value & 0xff);
   1f238:	01 96       	adiw	r24, 0x01	; 1
   1f23a:	61 2f       	mov	r22, r17
   1f23c:	4e 2d       	mov	r20, r14
   1f23e:	d2 df       	rcall	.-92     	; 0x1f1e4 <spiWriteReg>
   1f240:	df 91       	pop	r29
   1f242:	cf 91       	pop	r28
}
   1f244:	1f 91       	pop	r17
   1f246:	ff 90       	pop	r15
   1f248:	ef 90       	pop	r14
   1f24a:	08 95       	ret

0001f24c <spiReadReg>:
   1f24c:	20 e5       	ldi	r18, 0x50	; 80
   1f24e:	2c bd       	out	0x2c, r18	; 44
	)
	//#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   1f250:	2c 98       	cbi	0x05, 4	; 5
   1f252:	29 2f       	mov	r18, r25
	SS_LOW();
   1f254:	33 27       	eor	r19, r19

#if (W5200 > 0)

	SPDR = address >> 8;
   1f256:	2e bd       	out	0x2e, r18	; 46
   1f258:	0d b4       	in	r0, 0x2d	; 45
   1f25a:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f25c:	fd cf       	rjmp	.-6      	; 0x1f258 <spiReadReg+0xc>
   1f25e:	8e bd       	out	0x2e, r24	; 46
   1f260:	0d b4       	in	r0, 0x2d	; 45

	SPDR = address & 0xff;
   1f262:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f264:	fd cf       	rjmp	.-6      	; 0x1f260 <spiReadReg+0x14>
   1f266:	1e bc       	out	0x2e, r1	; 46
   1f268:	0d b4       	in	r0, 0x2d	; 45
	
	SPDR = 0x00;
   1f26a:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f26c:	fd cf       	rjmp	.-6      	; 0x1f268 <spiReadReg+0x1c>
   1f26e:	81 e0       	ldi	r24, 0x01	; 1
   1f270:	8e bd       	out	0x2e, r24	; 46
	
	SPDR = 0x01;
   1f272:	0d b4       	in	r0, 0x2d	; 45
   1f274:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f276:	fd cf       	rjmp	.-6      	; 0x1f272 <spiReadReg+0x26>
   1f278:	1e bc       	out	0x2e, r1	; 46
   1f27a:	0d b4       	in	r0, 0x2d	; 45
	SPDR = address & 0xff;
	while(!(SPSR & _BV(SPIF)));

#endif

	SPDR = 0;
   1f27c:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f27e:	fd cf       	rjmp	.-6      	; 0x1f27a <spiReadReg+0x2e>
   1f280:	2c 9a       	sbi	0x05, 4	; 5
   1f282:	8e b5       	in	r24, 0x2e	; 46

	SS_HIGH();
   1f284:	1c bc       	out	0x2c, r1	; 44
	returnValue = SPDR;
   1f286:	08 95       	ret

0001f288 <spiReadWord>:
	
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   1f288:	0f 93       	push	r16
		tracePGM(mDebugSpi_COMMA);
		tracenum(returnValue);
	)
	return(returnValue);
	
}
   1f28a:	1f 93       	push	r17

uint16_t spiReadWord(uint16_t address, uint8_t cb)
{
   1f28c:	cf 93       	push	r28
   1f28e:	df 93       	push	r29
   1f290:	ec 01       	movw	r28, r24
   1f292:	16 2f       	mov	r17, r22
   1f294:	db df       	rcall	.-74     	; 0x1f24c <spiReadReg>
   1f296:	08 2f       	mov	r16, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address, cb) << 8) | spiReadReg(address + 1, cb));
   1f298:	ce 01       	movw	r24, r28
   1f29a:	01 96       	adiw	r24, 0x01	; 1
   1f29c:	61 2f       	mov	r22, r17
   1f29e:	d6 df       	rcall	.-84     	; 0x1f24c <spiReadReg>
   1f2a0:	20 2f       	mov	r18, r16
   1f2a2:	30 e0       	ldi	r19, 0x00	; 0
   1f2a4:	32 2f       	mov	r19, r18
   1f2a6:	22 27       	eor	r18, r18
   1f2a8:	90 e0       	ldi	r25, 0x00	; 0
   1f2aa:	82 2b       	or	r24, r18
   1f2ac:	93 2b       	or	r25, r19
   1f2ae:	df 91       	pop	r29
   1f2b0:	cf 91       	pop	r28
}
   1f2b2:	1f 91       	pop	r17
   1f2b4:	0f 91       	pop	r16
   1f2b6:	08 95       	ret

0001f2b8 <spiInit>:
   1f2b8:	80 eb       	ldi	r24, 0xB0	; 176
   1f2ba:	85 b9       	out	0x05, r24	; 5
   1f2bc:	84 b9       	out	0x04, r24	; 4
   1f2be:	26 98       	cbi	0x04, 6	; 4
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MOSI) | _BV(SS);
   1f2c0:	47 9a       	sbi	0x08, 7	; 8
   1f2c2:	3f 9a       	sbi	0x07, 7	; 7
	//SPI_PORT |= _BV(SS);
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   1f2c4:	81 e5       	ldi	r24, 0x51	; 81
	//SPI_DDR |= _BV(SS);
	
	//MISO as input
	SPI_DDR &= ~_BV(MISO);
   1f2c6:	8c bd       	out	0x2c, r24	; 44
	ETH_DDR |= _BV(ETH_SS);
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
   1f2c8:	81 e0       	ldi	r24, 0x01	; 1
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
   1f2ca:	8d bd       	out	0x2d, r24	; 45
	/** Set led pin as output */
	LED_DDR |= _BV(LED);
	#endif

	//Set as Master
	SPCR = ( 1 << SPE ) | ( 1 << MSTR ) | ( 1 << SPR0 );
   1f2cc:	08 95       	ret

0001f2ce <netInit>:
	0             // Reserved in w5200
};


void netInit(void)
{
   1f2ce:	0f 93       	push	r16
   1f2d0:	1f 93       	push	r17
   1f2d2:	cf 93       	push	r28
   1f2d4:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   1f2d6:	83 e0       	ldi	r24, 0x03	; 3
   1f2d8:	90 e0       	ldi	r25, 0x00	; 0
   1f2da:	c2 d3       	rcall	.+1924   	; 0x1fa60 <__eerd_byte_m1284p>
   1f2dc:	85 35       	cpi	r24, 0x55	; 85
   1f2de:	91 f4       	brne	.+36     	; 0x1f304 <netInit+0x36>
   1f2e0:	84 e0       	ldi	r24, 0x04	; 4
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   1f2e2:	90 e0       	ldi	r25, 0x00	; 0
   1f2e4:	bd d3       	rcall	.+1914   	; 0x1fa60 <__eerd_byte_m1284p>
   1f2e6:	8a 3a       	cpi	r24, 0xAA	; 170
   1f2e8:	69 f4       	brne	.+26     	; 0x1f304 <netInit+0x36>
   1f2ea:	01 e0       	ldi	r16, 0x01	; 1
   1f2ec:	11 e0       	ldi	r17, 0x01	; 1
   1f2ee:	c5 e0       	ldi	r28, 0x05	; 5
   1f2f0:	d0 e0       	ldi	r29, 0x00	; 0
   1f2f2:	ce 01       	movw	r24, r28
   1f2f4:	b5 d3       	rcall	.+1898   	; 0x1fa60 <__eerd_byte_m1284p>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   1f2f6:	f8 01       	movw	r30, r16
   1f2f8:	81 93       	st	Z+, r24
   1f2fa:	8f 01       	movw	r16, r30
   1f2fc:	21 96       	adiw	r28, 0x01	; 1
   1f2fe:	c7 31       	cpi	r28, 0x17	; 23
   1f300:	d1 05       	cpc	r29, r1
   1f302:	b9 f7       	brne	.-18     	; 0x1f2f2 <netInit+0x24>
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   1f304:	80 e0       	ldi	r24, 0x00	; 0
   1f306:	90 e0       	ldi	r25, 0x00	; 0
   1f308:	60 e0       	ldi	r22, 0x00	; 0

	/** Configure Wiznet chip. Network settings */
//	for(i = 0; i < REGISTER_BLOCK_SIZE-2; i++)
//		spiWriteReg(i, registerBuffer[i]);

		spiWriteReg(0, 0, registerBuffer[0]);
   1f30a:	40 91 00 01 	lds	r20, 0x0100
   1f30e:	6a df       	rcall	.-300    	; 0x1f1e4 <spiWriteReg>
   1f310:	cf e1       	ldi	r28, 0x1F	; 31
   1f312:	d0 e4       	ldi	r29, 0x40	; 64
   1f314:	ce 01       	movw	r24, r28
   1f316:	60 e0       	ldi	r22, 0x00	; 0
   1f318:	42 e0       	ldi	r20, 0x02	; 2
   1f31a:	64 df       	rcall	.-312    	; 0x1f1e4 <spiWriteReg>

                for (i=0; i<8; i++) {
                  spiWriteReg((0x4000 + i * 0x100 + 0x001F), 0, 0x02);
   1f31c:	ce 01       	movw	r24, r28
   1f31e:	01 97       	sbiw	r24, 0x01	; 1
   1f320:	60 e0       	ldi	r22, 0x00	; 0
   1f322:	42 e0       	ldi	r20, 0x02	; 2
   1f324:	5f df       	rcall	.-322    	; 0x1f1e4 <spiWriteReg>
                  spiWriteReg((0x4000 + i * 0x100 + 0x001E), 0, 0x02);
   1f326:	c0 50       	subi	r28, 0x00	; 0
   1f328:	df 4f       	sbci	r29, 0xFF	; 255
   1f32a:	f8 e4       	ldi	r31, 0x48	; 72
   1f32c:	cf 31       	cpi	r28, 0x1F	; 31
   1f32e:	df 07       	cpc	r29, r31
   1f330:	89 f7       	brne	.-30     	; 0x1f314 <netInit+0x46>
   1f332:	09 e0       	ldi	r16, 0x09	; 9
   1f334:	11 e0       	ldi	r17, 0x01	; 1
//	for(i = 0; i < REGISTER_BLOCK_SIZE-2; i++)
//		spiWriteReg(i, registerBuffer[i]);

		spiWriteReg(0, 0, registerBuffer[0]);

                for (i=0; i<8; i++) {
   1f336:	c9 e0       	ldi	r28, 0x09	; 9
   1f338:	d0 e0       	ldi	r29, 0x00	; 0
   1f33a:	f8 01       	movw	r30, r16
   1f33c:	41 91       	ld	r20, Z+
   1f33e:	8f 01       	movw	r16, r30
   1f340:	ce 01       	movw	r24, r28
   1f342:	60 e0       	ldi	r22, 0x00	; 0
   1f344:	4f df       	rcall	.-354    	; 0x1f1e4 <spiWriteReg>
                  spiWriteReg((0x4000 + i * 0x100 + 0x001F), 0, 0x02);
                  spiWriteReg((0x4000 + i * 0x100 + 0x001E), 0, 0x02);
                }
                
		for(i = 9; i < 15; i++) {
			spiWriteReg(i, 0, registerBuffer[i]);
   1f346:	21 96       	adiw	r28, 0x01	; 1
   1f348:	cf 30       	cpi	r28, 0x0F	; 15
   1f34a:	d1 05       	cpc	r29, r1
   1f34c:	b1 f7       	brne	.-20     	; 0x1f33a <netInit+0x6c>
   1f34e:	0f e0       	ldi	r16, 0x0F	; 15
   1f350:	11 e0       	ldi	r17, 0x01	; 1
   1f352:	cf e0       	ldi	r28, 0x0F	; 15
   1f354:	d0 e0       	ldi	r29, 0x00	; 0
                for (i=0; i<8; i++) {
                  spiWriteReg((0x4000 + i * 0x100 + 0x001F), 0, 0x02);
                  spiWriteReg((0x4000 + i * 0x100 + 0x001E), 0, 0x02);
                }
                
		for(i = 9; i < 15; i++) {
   1f356:	f8 01       	movw	r30, r16
   1f358:	41 91       	ld	r20, Z+
   1f35a:	8f 01       	movw	r16, r30
   1f35c:	ce 01       	movw	r24, r28
   1f35e:	60 e0       	ldi	r22, 0x00	; 0
   1f360:	41 df       	rcall	.-382    	; 0x1f1e4 <spiWriteReg>
   1f362:	21 96       	adiw	r28, 0x01	; 1
			spiWriteReg(i, 0, registerBuffer[i]);
		}
		for(i = 15; i < 19; i++) {
			spiWriteReg(i, 0, registerBuffer[i]);
   1f364:	c3 31       	cpi	r28, 0x13	; 19
   1f366:	d1 05       	cpc	r29, r1
   1f368:	b1 f7       	brne	.-20     	; 0x1f356 <netInit+0x88>
   1f36a:	01 e0       	ldi	r16, 0x01	; 1
   1f36c:	11 e0       	ldi	r17, 0x01	; 1
   1f36e:	c1 e0       	ldi	r28, 0x01	; 1
   1f370:	d0 e0       	ldi	r29, 0x00	; 0
   1f372:	f8 01       	movw	r30, r16
                }
                
		for(i = 9; i < 15; i++) {
			spiWriteReg(i, 0, registerBuffer[i]);
		}
		for(i = 15; i < 19; i++) {
   1f374:	41 91       	ld	r20, Z+
   1f376:	8f 01       	movw	r16, r30
   1f378:	ce 01       	movw	r24, r28
   1f37a:	60 e0       	ldi	r22, 0x00	; 0
   1f37c:	33 df       	rcall	.-410    	; 0x1f1e4 <spiWriteReg>
   1f37e:	21 96       	adiw	r28, 0x01	; 1
   1f380:	c5 30       	cpi	r28, 0x05	; 5
			spiWriteReg(i, 0, registerBuffer[i]);
		}
		for(i = 1; i < 5; i++) {
			spiWriteReg(i, 0, registerBuffer[i]);
   1f382:	d1 05       	cpc	r29, r1
   1f384:	b1 f7       	brne	.-20     	; 0x1f372 <netInit+0xa4>
   1f386:	05 e0       	ldi	r16, 0x05	; 5
   1f388:	11 e0       	ldi	r17, 0x01	; 1
   1f38a:	c5 e0       	ldi	r28, 0x05	; 5
   1f38c:	d0 e0       	ldi	r29, 0x00	; 0
   1f38e:	f8 01       	movw	r30, r16
   1f390:	41 91       	ld	r20, Z+
			spiWriteReg(i, 0, registerBuffer[i]);
		}
		for(i = 15; i < 19; i++) {
			spiWriteReg(i, 0, registerBuffer[i]);
		}
		for(i = 1; i < 5; i++) {
   1f392:	8f 01       	movw	r16, r30
   1f394:	ce 01       	movw	r24, r28
   1f396:	60 e0       	ldi	r22, 0x00	; 0
   1f398:	25 df       	rcall	.-438    	; 0x1f1e4 <spiWriteReg>
   1f39a:	21 96       	adiw	r28, 0x01	; 1
   1f39c:	c9 30       	cpi	r28, 0x09	; 9
   1f39e:	d1 05       	cpc	r29, r1
			spiWriteReg(i, 0, registerBuffer[i]);
		}
		for(i = 5; i < 9; i++) {
			spiWriteReg(i, 0, registerBuffer[i]);
   1f3a0:	b1 f7       	brne	.-20     	; 0x1f38e <netInit+0xc0>
   1f3a2:	df 91       	pop	r29
   1f3a4:	cf 91       	pop	r28
   1f3a6:	1f 91       	pop	r17
   1f3a8:	0f 91       	pop	r16
   1f3aa:	08 95       	ret

0001f3ac <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   1f3ac:	cf 93       	push	r28
   1f3ae:	df 93       	push	r29
   1f3b0:	ec 01       	movw	r28, r24
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)


	spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   1f3b2:	81 e0       	ldi	r24, 0x01	; 1
   1f3b4:	93 e4       	ldi	r25, 0x43	; 67
   1f3b6:	6c e6       	ldi	r22, 0x6C	; 108
   1f3b8:	40 e1       	ldi	r20, 0x10	; 16
   1f3ba:	14 df       	rcall	.-472    	; 0x1f1e4 <spiWriteReg>
   1f3bc:	81 e0       	ldi	r24, 0x01	; 1
        while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   1f3be:	93 e4       	ldi	r25, 0x43	; 67
   1f3c0:	68 e6       	ldi	r22, 0x68	; 104
   1f3c2:	44 df       	rcall	.-376    	; 0x1f24c <spiReadReg>
   1f3c4:	88 23       	and	r24, r24
   1f3c6:	d1 f7       	brne	.-12     	; 0x1f3bc <sockInit+0x10>
   1f3c8:	82 e0       	ldi	r24, 0x02	; 2
   1f3ca:	93 e4       	ldi	r25, 0x43	; 67
        	//wait for command to complete	
        }  
        
	do {
                // Write interrupt
		spiWriteReg(REG_S3_IR, S3_W_CB, 0xFF);
   1f3cc:	6c e6       	ldi	r22, 0x6C	; 108
   1f3ce:	4f ef       	ldi	r20, 0xFF	; 255
   1f3d0:	09 df       	rcall	.-494    	; 0x1f1e4 <spiWriteReg>
   1f3d2:	80 e0       	ldi	r24, 0x00	; 0
   1f3d4:	93 e4       	ldi	r25, 0x43	; 67
   1f3d6:	6c e6       	ldi	r22, 0x6C	; 108
                // Write mode
                spiWriteReg(REG_S3_MR, S3_W_CB, MR_UDP);
   1f3d8:	42 e0       	ldi	r20, 0x02	; 2
   1f3da:	04 df       	rcall	.-504    	; 0x1f1e4 <spiWriteReg>
   1f3dc:	84 e0       	ldi	r24, 0x04	; 4
   1f3de:	93 e4       	ldi	r25, 0x43	; 67
   1f3e0:	6c e6       	ldi	r22, 0x6C	; 108
   1f3e2:	ae 01       	movw	r20, r28
                // Write TFTP Port
		spiWriteWord(REG_S3_PORT0, S3_W_CB, port);
   1f3e4:	1d df       	rcall	.-454    	; 0x1f220 <spiWriteWord>
   1f3e6:	81 e0       	ldi	r24, 0x01	; 1
   1f3e8:	93 e4       	ldi	r25, 0x43	; 67
   1f3ea:	6c e6       	ldi	r22, 0x6C	; 108
   1f3ec:	41 e0       	ldi	r20, 0x01	; 1
   1f3ee:	fa de       	rcall	.-524    	; 0x1f1e4 <spiWriteReg>
		// Open Socket
        	spiWriteReg(REG_S3_CR, S3_W_CB, CR_OPEN);
   1f3f0:	81 e0       	ldi	r24, 0x01	; 1
   1f3f2:	93 e4       	ldi	r25, 0x43	; 67
   1f3f4:	68 e6       	ldi	r22, 0x68	; 104
   1f3f6:	2a df       	rcall	.-428    	; 0x1f24c <spiReadReg>
   1f3f8:	88 23       	and	r24, r24
   1f3fa:	d1 f7       	brne	.-12     	; 0x1f3f0 <sockInit+0x44>
        	while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   1f3fc:	83 e0       	ldi	r24, 0x03	; 3
   1f3fe:	93 e4       	ldi	r25, 0x43	; 67
   1f400:	68 e6       	ldi	r22, 0x68	; 104
   1f402:	24 df       	rcall	.-440    	; 0x1f24c <spiReadReg>
   1f404:	82 32       	cpi	r24, 0x22	; 34
   1f406:	29 f0       	breq	.+10     	; 0x1f412 <sockInit+0x66>
   1f408:	81 e0       	ldi	r24, 0x01	; 1
        		//wait for command to complete	
 		} 
		// Read Status
		if(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP)
   1f40a:	93 e4       	ldi	r25, 0x43	; 67
   1f40c:	6c e6       	ldi	r22, 0x6C	; 108
   1f40e:	40 e1       	ldi	r20, 0x10	; 16
   1f410:	e9 de       	rcall	.-558    	; 0x1f1e4 <spiWriteReg>
   1f412:	83 e0       	ldi	r24, 0x03	; 3
   1f414:	93 e4       	ldi	r25, 0x43	; 67
   1f416:	68 e6       	ldi	r22, 0x68	; 104
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   1f418:	19 df       	rcall	.-462    	; 0x1f24c <spiReadReg>
   1f41a:	82 32       	cpi	r24, 0x22	; 34
   1f41c:	a9 f6       	brne	.-86     	; 0x1f3c8 <sockInit+0x1c>
   1f41e:	df 91       	pop	r29
   1f420:	cf 91       	pop	r28
   1f422:	08 95       	ret

0001f424 <processPacket>:


		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
   1f424:	2f 92       	push	r2
   1f426:	3f 92       	push	r3
   1f428:	4f 92       	push	r4
   1f42a:	5f 92       	push	r5
   1f42c:	6f 92       	push	r6
   1f42e:	7f 92       	push	r7
   1f430:	8f 92       	push	r8
}
   1f432:	9f 92       	push	r9
   1f434:	af 92       	push	r10
   1f436:	bf 92       	push	r11
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   1f438:	cf 92       	push	r12
   1f43a:	df 92       	push	r13
   1f43c:	ef 92       	push	r14
   1f43e:	ff 92       	push	r15
   1f440:	0f 93       	push	r16
   1f442:	1f 93       	push	r17
   1f444:	cf 93       	push	r28
   1f446:	df 93       	push	r29
   1f448:	cd b7       	in	r28, 0x3d	; 61
   1f44a:	de b7       	in	r29, 0x3e	; 62
   1f44c:	cc 50       	subi	r28, 0x0C	; 12
   1f44e:	d2 40       	sbci	r29, 0x02	; 2
   1f450:	de bf       	out	0x3e, r29	; 62
   1f452:	cd bf       	out	0x3d, r28	; 61
   1f454:	88 e2       	ldi	r24, 0x28	; 40
   1f456:	93 e4       	ldi	r25, 0x43	; 67
   1f458:	68 e6       	ldi	r22, 0x68	; 104
   1f45a:	16 df       	rcall	.-468    	; 0x1f288 <spiReadWord>
   1f45c:	ac 01       	movw	r20, r24
   1f45e:	00 97       	sbiw	r24, 0x00	; 0
   1f460:	11 f4       	brne	.+4      	; 0x1f466 <processPacket+0x42>
   1f462:	40 e0       	ldi	r20, 0x00	; 0
   1f464:	58 ed       	ldi	r21, 0xD8	; 216
   1f466:	fd e0       	ldi	r31, 0x0D	; 13

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0, S3_R_CB);
   1f468:	cf 2e       	mov	r12, r31
   1f46a:	f2 e0       	ldi	r31, 0x02	; 2
   1f46c:	df 2e       	mov	r13, r31
   1f46e:	cc 0e       	add	r12, r28
   1f470:	dd 1e       	adc	r13, r29
   1f472:	7e 01       	movw	r14, r28

	if(readPointer == 0) readPointer = 0x0000;

#else

	if(readPointer == 0) readPointer += S3_RX_START;
   1f474:	08 94       	sec
   1f476:	e1 1c       	adc	r14, r1
   1f478:	f1 1c       	adc	r15, r1
   1f47a:	10 c0       	rjmp	.+32     	; 0x1f49c <processPacket+0x78>


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   1f47c:	8a 01       	movw	r16, r20
   1f47e:	0f 5f       	subi	r16, 0xFF	; 255
   1f480:	1f 4f       	sbci	r17, 0xFF	; 255
   1f482:	ca 01       	movw	r24, r20
   1f484:	60 e0       	ldi	r22, 0x00	; 0
   1f486:	e2 de       	rcall	.-572    	; 0x1f24c <spiReadReg>
   1f488:	d7 01       	movw	r26, r14
   1f48a:	8d 93       	st	X+, r24
   1f48c:	7d 01       	movw	r14, r26
   1f48e:	b0 ee       	ldi	r27, 0xE0	; 224
   1f490:	00 30       	cpi	r16, 0x00	; 0
		*bufPtr++ = spiReadReg(readPointer++, S3_RXBUF_CB);

		if(readPointer == 0xFFFF) readPointer = 0x0000; //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
#else

		*bufPtr++ = spiReadReg(readPointer++, 0);
   1f492:	1b 07       	cpc	r17, r27
   1f494:	11 f4       	brne	.+4      	; 0x1f49a <processPacket+0x76>
   1f496:	00 e0       	ldi	r16, 0x00	; 0
   1f498:	18 ed       	ldi	r17, 0xD8	; 216
   1f49a:	a8 01       	movw	r20, r16
   1f49c:	ec 14       	cp	r14, r12
   1f49e:	fd 04       	cpc	r15, r13
   1f4a0:	69 f7       	brne	.-38     	; 0x1f47c <processPacket+0x58>
   1f4a2:	88 e2       	ldi	r24, 0x28	; 40
   1f4a4:	93 e4       	ldi	r25, 0x43	; 67

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   1f4a6:	6c e6       	ldi	r22, 0x6C	; 108
   1f4a8:	bb de       	rcall	.-650    	; 0x1f220 <spiWriteWord>
   1f4aa:	81 e0       	ldi	r24, 0x01	; 1
   1f4ac:	93 e4       	ldi	r25, 0x43	; 67
   1f4ae:	6c e6       	ldi	r22, 0x6C	; 108
   1f4b0:	40 e4       	ldi	r20, 0x40	; 64


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   1f4b2:	98 de       	rcall	.-720    	; 0x1f1e4 <spiWriteReg>

	if(readPointer == 0) readPointer += S3_RX_START;

#endif

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   1f4b4:	81 e0       	ldi	r24, 0x01	; 1
   1f4b6:	93 e4       	ldi	r25, 0x43	; 67
   1f4b8:	68 e6       	ldi	r22, 0x68	; 104

#endif

	}

	spiWriteWord(REG_S3_RX_RD0, S3_W_CB, readPointer);     // Write back new pointer
   1f4ba:	c8 de       	rcall	.-624    	; 0x1f24c <spiReadReg>
   1f4bc:	88 23       	and	r24, r24
   1f4be:	d1 f7       	brne	.-12     	; 0x1f4b4 <processPacket+0x90>
   1f4c0:	8e 01       	movw	r16, r28
   1f4c2:	0f 5f       	subi	r16, 0xFF	; 255
	spiWriteReg(REG_S3_CR, S3_W_CB, CR_RECV);
   1f4c4:	1f 4f       	sbci	r17, 0xFF	; 255
   1f4c6:	ec e0       	ldi	r30, 0x0C	; 12
   1f4c8:	ee 2e       	mov	r14, r30
   1f4ca:	e3 e4       	ldi	r30, 0x43	; 67
   1f4cc:	fe 2e       	mov	r15, r30
   1f4ce:	f8 01       	movw	r30, r16

	while(spiReadReg(REG_S3_CR, S3_R_CB));
   1f4d0:	41 91       	ld	r20, Z+
   1f4d2:	8f 01       	movw	r16, r30
   1f4d4:	c7 01       	movw	r24, r14
   1f4d6:	6c e6       	ldi	r22, 0x6C	; 108
   1f4d8:	85 de       	rcall	.-758    	; 0x1f1e4 <spiWriteReg>
   1f4da:	08 94       	sec
   1f4dc:	e1 1c       	adc	r14, r1
   1f4de:	f1 1c       	adc	r15, r1
   1f4e0:	f2 e1       	ldi	r31, 0x12	; 18
   1f4e2:	ef 16       	cp	r14, r31
   1f4e4:	f3 e4       	ldi	r31, 0x43	; 67
   1f4e6:	ff 06       	cpc	r15, r31
   1f4e8:	91 f7       	brne	.-28     	; 0x1f4ce <processPacket+0xaa>
   1f4ea:	ef 80       	ldd	r14, Y+7	; 0x07
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, S3_W_CB, buffer[i]);
   1f4ec:	ff 24       	eor	r15, r15
   1f4ee:	fe 2c       	mov	r15, r14
   1f4f0:	ee 24       	eor	r14, r14
   1f4f2:	88 85       	ldd	r24, Y+8	; 0x08
   1f4f4:	e8 0e       	add	r14, r24
   1f4f6:	f1 1c       	adc	r15, r1
   1f4f8:	89 85       	ldd	r24, Y+9	; 0x09
   1f4fa:	90 e0       	ldi	r25, 0x00	; 0
   1f4fc:	98 2f       	mov	r25, r24
   1f4fe:	88 27       	eor	r24, r24
   1f500:	2a 85       	ldd	r18, Y+10	; 0x0a
   1f502:	82 0f       	add	r24, r18
   1f504:	91 1d       	adc	r25, r1
   1f506:	0b 85       	ldd	r16, Y+11	; 0x0b
   1f508:	10 e0       	ldi	r17, 0x00	; 0

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   1f50a:	10 2f       	mov	r17, r16
   1f50c:	00 27       	eor	r16, r16
   1f50e:	2c 85       	ldd	r18, Y+12	; 0x0c
   1f510:	02 0f       	add	r16, r18
   1f512:	11 1d       	adc	r17, r1
   1f514:	83 30       	cpi	r24, 0x03	; 3
   1f516:	91 05       	cpc	r25, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   1f518:	89 f4       	brne	.+34     	; 0x1f53c <processPacket+0x118>
   1f51a:	09 3f       	cpi	r16, 0xF9	; 249
   1f51c:	11 05       	cpc	r17, r1
   1f51e:	60 f4       	brcc	.+24     	; 0x1f538 <processPacket+0x114>
   1f520:	20 91 20 01 	lds	r18, 0x0120
   1f524:	30 91 21 01 	lds	r19, 0x0121
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   1f528:	02 17       	cp	r16, r18
   1f52a:	13 07       	cpc	r17, r19
   1f52c:	28 f0       	brcs	.+10     	; 0x1f538 <processPacket+0x114>
   1f52e:	2f 5f       	subi	r18, 0xFF	; 255
   1f530:	3f 4f       	sbci	r19, 0xFF	; 255
   1f532:	20 17       	cp	r18, r16
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   1f534:	31 07       	cpc	r19, r17
   1f536:	10 f4       	brcc	.+4      	; 0x1f53c <processPacket+0x118>
   1f538:	80 e0       	ldi	r24, 0x00	; 0
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   1f53a:	90 e0       	ldi	r25, 0x00	; 0
   1f53c:	25 e0       	ldi	r18, 0x05	; 5
   1f53e:	e2 16       	cp	r14, r18
   1f540:	22 e0       	ldi	r18, 0x02	; 2
   1f542:	f2 06       	cpc	r15, r18
   1f544:	08 f0       	brcs	.+2      	; 0x1f548 <processPacket+0x124>
   1f546:	dd c0       	rjmp	.+442    	; 0x1f702 <processPacket+0x2de>
   1f548:	83 30       	cpi	r24, 0x03	; 3
   1f54a:	91 05       	cpc	r25, r1
   1f54c:	29 f1       	breq	.+74     	; 0x1f598 <processPacket+0x174>
   1f54e:	84 30       	cpi	r24, 0x04	; 4
   1f550:	91 05       	cpc	r25, r1
   1f552:	48 f4       	brcc	.+18     	; 0x1f566 <processPacket+0x142>
   1f554:	81 30       	cpi	r24, 0x01	; 1
   1f556:	91 05       	cpc	r25, r1
		tftpOpcode = TFTP_OPCODE_UKN;
   1f558:	09 f4       	brne	.+2      	; 0x1f55c <processPacket+0x138>
   1f55a:	da c0       	rjmp	.+436    	; 0x1f710 <processPacket+0x2ec>

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   1f55c:	82 30       	cpi	r24, 0x02	; 2
   1f55e:	91 05       	cpc	r25, r1
   1f560:	09 f0       	breq	.+2      	; 0x1f564 <processPacket+0x140>
   1f562:	cf c0       	rjmp	.+414    	; 0x1f702 <processPacket+0x2de>
   1f564:	05 c0       	rjmp	.+10     	; 0x1f570 <processPacket+0x14c>
   1f566:	86 30       	cpi	r24, 0x06	; 6

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   1f568:	91 05       	cpc	r25, r1
   1f56a:	08 f0       	brcs	.+2      	; 0x1f56e <processPacket+0x14a>
   1f56c:	ca c0       	rjmp	.+404    	; 0x1f702 <processPacket+0x2de>
   1f56e:	d0 c0       	rjmp	.+416    	; 0x1f710 <processPacket+0x2ec>
   1f570:	4a d2       	rcall	.+1172   	; 0x1fa06 <resetTick>
   1f572:	82 e0       	ldi	r24, 0x02	; 2
   1f574:	90 e0       	ldi	r25, 0x00	; 0
   1f576:	6f ef       	ldi	r22, 0xFF	; 255
   1f578:	7b d2       	rcall	.+1270   	; 0x1fa70 <__eewr_byte_m1284p>
   1f57a:	80 91 28 01 	lds	r24, 0x0128
   1f57e:	90 91 29 01 	lds	r25, 0x0129
   1f582:	14 df       	rcall	.-472    	; 0x1f3ac <sockInit>
   1f584:	10 92 21 01 	sts	0x0121, r1
   1f588:	10 92 20 01 	sts	0x0120, r1
   1f58c:	10 92 23 01 	sts	0x0123, r1
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   1f590:	10 92 22 01 	sts	0x0122, r1

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   1f594:	02 e0       	ldi	r16, 0x02	; 2
   1f596:	bf c0       	rjmp	.+382    	; 0x1f716 <processPacket+0x2f2>
   1f598:	36 d2       	rcall	.+1132   	; 0x1fa06 <resetTick>
   1f59a:	9c ef       	ldi	r25, 0xFC	; 252
   1f59c:	89 2e       	mov	r8, r25

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   1f59e:	9f ef       	ldi	r25, 0xFF	; 255
   1f5a0:	99 2e       	mov	r9, r25
   1f5a2:	8e 0c       	add	r8, r14
   1f5a4:	9f 1c       	adc	r9, r15
   1f5a6:	10 93 23 01 	sts	0x0123, r17
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   1f5aa:	00 93 22 01 	sts	0x0122, r16
   1f5ae:	01 50       	subi	r16, 0x01	; 1
   1f5b0:	10 40       	sbci	r17, 0x00	; 0
   1f5b2:	68 01       	movw	r12, r16
   1f5b4:	ee 24       	eor	r14, r14
   1f5b6:	ff 24       	eor	r15, r15
   1f5b8:	29 e0       	ldi	r18, 0x09	; 9
			returnCode = ACK; // Send back acknowledge for packet 0
   1f5ba:	cc 0c       	add	r12, r12
			break;
   1f5bc:	dd 1c       	adc	r13, r13

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   1f5be:	ee 1c       	adc	r14, r14
   1f5c0:	ff 1c       	adc	r15, r15

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
   1f5c2:	2a 95       	dec	r18
   1f5c4:	d1 f7       	brne	.-12     	; 0x1f5ba <processPacket+0x196>
   1f5c6:	8f ef       	ldi	r24, 0xFF	; 255
   1f5c8:	9f ef       	ldi	r25, 0xFF	; 255
   1f5ca:	a0 e0       	ldi	r26, 0x00	; 0
   1f5cc:	b0 e0       	ldi	r27, 0x00	; 0
			lastPacket = tftpBlock;
   1f5ce:	c8 22       	and	r12, r24
   1f5d0:	d9 22       	and	r13, r25
   1f5d2:	ea 22       	and	r14, r26
   1f5d4:	fb 22       	and	r15, r27
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   1f5d6:	00 0f       	add	r16, r16
   1f5d8:	01 2f       	mov	r16, r17
   1f5da:	00 1f       	adc	r16, r16
   1f5dc:	11 0b       	sbc	r17, r17
   1f5de:	11 95       	neg	r17
   1f5e0:	20 e0       	ldi	r18, 0x00	; 0
   1f5e2:	30 e0       	ldi	r19, 0x00	; 0
   1f5e4:	98 01       	movw	r18, r16
   1f5e6:	11 27       	eor	r17, r17
   1f5e8:	00 27       	eor	r16, r16
   1f5ea:	c0 2a       	or	r12, r16
   1f5ec:	d1 2a       	or	r13, r17
   1f5ee:	e2 2a       	or	r14, r18
   1f5f0:	f3 2a       	or	r15, r19
   1f5f2:	c4 01       	movw	r24, r8
   1f5f4:	a0 e0       	ldi	r26, 0x00	; 0
   1f5f6:	b0 e0       	ldi	r27, 0x00	; 0
   1f5f8:	8c 0d       	add	r24, r12
   1f5fa:	9d 1d       	adc	r25, r13
   1f5fc:	ae 1d       	adc	r26, r14
   1f5fe:	bf 1d       	adc	r27, r15
   1f600:	81 30       	cpi	r24, 0x01	; 1
   1f602:	e0 ef       	ldi	r30, 0xF0	; 240
   1f604:	9e 07       	cpc	r25, r30
   1f606:	e1 e0       	ldi	r30, 0x01	; 1
   1f608:	ae 07       	cpc	r26, r30
   1f60a:	e0 e0       	ldi	r30, 0x00	; 0
   1f60c:	be 07       	cpc	r27, r30
   1f60e:	08 f0       	brcs	.+2      	; 0x1f612 <processPacket+0x1ee>
   1f610:	81 c0       	rjmp	.+258    	; 0x1f714 <processPacket+0x2f0>
   1f612:	f0 e0       	ldi	r31, 0x00	; 0
   1f614:	8f 16       	cp	r8, r31
   1f616:	f2 e0       	ldi	r31, 0x02	; 2
   1f618:	9f 06       	cpc	r9, r31
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   1f61a:	10 f4       	brcc	.+4      	; 0x1f620 <processPacket+0x1fc>
   1f61c:	04 e0       	ldi	r16, 0x04	; 4
   1f61e:	05 c0       	rjmp	.+10     	; 0x1f62a <processPacket+0x206>
   1f620:	02 e0       	ldi	r16, 0x02	; 2
   1f622:	03 c0       	rjmp	.+6      	; 0x1f62a <processPacket+0x206>
   1f624:	08 94       	sec
   1f626:	81 1c       	adc	r8, r1
   1f628:	91 1c       	adc	r9, r1
   1f62a:	88 20       	and	r8, r8
   1f62c:	d9 f7       	brne	.-10     	; 0x1f624 <processPacket+0x200>
   1f62e:	c1 14       	cp	r12, r1
   1f630:	d1 04       	cpc	r13, r1
   1f632:	e1 04       	cpc	r14, r1
   1f634:	f1 04       	cpc	r15, r1
   1f636:	19 f4       	brne	.+6      	; 0x1f63e <processPacket+0x21a>
   1f638:	ce 01       	movw	r24, r28
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   1f63a:	0d 96       	adiw	r24, 0x0d	; 13
   1f63c:	81 d1       	rcall	.+770    	; 0x1f940 <validImage>
   1f63e:	fe e0       	ldi	r31, 0x0E	; 14
   1f640:	af 2e       	mov	r10, r31
   1f642:	b1 2c       	mov	r11, r1
   1f644:	ac 0e       	add	r10, r28
   1f646:	bd 1e       	adc	r11, r29
				else returnCode = ACK;
   1f648:	20 e0       	ldi	r18, 0x00	; 0
   1f64a:	30 e0       	ldi	r19, 0x00	; 0

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   1f64c:	11 e0       	ldi	r17, 0x01	; 1
   1f64e:	41 2c       	mov	r4, r1
   1f650:	af ef       	ldi	r26, 0xFF	; 255
   1f652:	5a 2e       	mov	r5, r26
   1f654:	af ef       	ldi	r26, 0xFF	; 255
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   1f656:	6a 2e       	mov	r6, r26
   1f658:	af ef       	ldi	r26, 0xFF	; 255
   1f65a:	7a 2e       	mov	r7, r26
   1f65c:	4c 0c       	add	r4, r12
   1f65e:	5d 1c       	adc	r5, r13
					// First sector - validate
					if(!validImage(pageBase)) {
   1f660:	6e 1c       	adc	r6, r14
   1f662:	7f 1c       	adc	r7, r15
   1f664:	b3 e0       	ldi	r27, 0x03	; 3
   1f666:	3b 2e       	mov	r3, r27
   1f668:	85 e0       	ldi	r24, 0x05	; 5
   1f66a:	28 2e       	mov	r2, r24
   1f66c:	3f c0       	rjmp	.+126    	; 0x1f6ec <processPacket+0x2c8>
   1f66e:	a9 01       	movw	r20, r18
   1f670:	60 e0       	ldi	r22, 0x00	; 0
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   1f672:	70 e0       	ldi	r23, 0x00	; 0
   1f674:	4c 0d       	add	r20, r12
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   1f676:	5d 1d       	adc	r21, r13
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   1f678:	6e 1d       	adc	r22, r14
   1f67a:	7f 1d       	adc	r23, r15
   1f67c:	d5 01       	movw	r26, r10
   1f67e:	8c 91       	ld	r24, X
   1f680:	90 e0       	ldi	r25, 0x00	; 0
   1f682:	b8 2f       	mov	r27, r24
   1f684:	aa 27       	eor	r26, r26
   1f686:	f5 01       	movw	r30, r10
   1f688:	31 97       	sbiw	r30, 0x01	; 1
   1f68a:	80 81       	ld	r24, Z
   1f68c:	90 e0       	ldi	r25, 0x00	; 0
   1f68e:	a8 2b       	or	r26, r24
   1f690:	b9 2b       	or	r27, r25
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   1f692:	0d 01       	movw	r0, r26
   1f694:	fa 01       	movw	r30, r20
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   1f696:	60 93 5b 00 	sts	0x005B, r22
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   1f69a:	10 93 57 00 	sts	0x0057, r17
   1f69e:	e8 95       	spm
   1f6a0:	11 24       	eor	r1, r1
   1f6a2:	2e 5f       	subi	r18, 0xFE	; 254
   1f6a4:	3f 4f       	sbci	r19, 0xFF	; 255
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   1f6a6:	22 23       	and	r18, r18
   1f6a8:	e9 f4       	brne	.+58     	; 0x1f6e4 <processPacket+0x2c0>
   1f6aa:	c9 01       	movw	r24, r18
   1f6ac:	a0 e0       	ldi	r26, 0x00	; 0
   1f6ae:	b0 e0       	ldi	r27, 0x00	; 0


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   1f6b0:	84 0d       	add	r24, r4
   1f6b2:	95 1d       	adc	r25, r5
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   1f6b4:	a6 1d       	adc	r26, r6
   1f6b6:	b7 1d       	adc	r27, r7
   1f6b8:	fc 01       	movw	r30, r24
   1f6ba:	a0 93 5b 00 	sts	0x005B, r26
					boot_page_fill(writeAddr + offset, writeValue);
   1f6be:	30 92 57 00 	sts	0x0057, r3
   1f6c2:	e8 95       	spm
   1f6c4:	07 b6       	in	r0, 0x37	; 55
   1f6c6:	00 fc       	sbrc	r0, 0
   1f6c8:	fd cf       	rjmp	.-6      	; 0x1f6c4 <processPacket+0x2a0>
   1f6ca:	fc 01       	movw	r30, r24
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   1f6cc:	a0 93 5b 00 	sts	0x005B, r26

					if(offset % SPM_PAGESIZE == 0) {
   1f6d0:	20 92 57 00 	sts	0x0057, r2
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   1f6d4:	e8 95       	spm
   1f6d6:	07 b6       	in	r0, 0x37	; 55
   1f6d8:	00 fc       	sbrc	r0, 0
   1f6da:	fd cf       	rjmp	.-6      	; 0x1f6d6 <processPacket+0x2b2>
   1f6dc:	b1 e1       	ldi	r27, 0x11	; 17
   1f6de:	b0 93 57 00 	sts	0x0057, r27
   1f6e2:	e8 95       	spm
   1f6e4:	e2 e0       	ldi	r30, 0x02	; 2
   1f6e6:	f0 e0       	ldi	r31, 0x00	; 0
   1f6e8:	ae 0e       	add	r10, r30
   1f6ea:	bf 1e       	adc	r11, r31
   1f6ec:	28 15       	cp	r18, r8
						boot_spm_busy_wait();
   1f6ee:	39 05       	cpc	r19, r9
   1f6f0:	08 f4       	brcc	.+2      	; 0x1f6f4 <processPacket+0x2d0>
   1f6f2:	bd cf       	rjmp	.-134    	; 0x1f66e <processPacket+0x24a>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   1f6f4:	04 30       	cpi	r16, 0x04	; 4
   1f6f6:	79 f4       	brne	.+30     	; 0x1f716 <processPacket+0x2f2>
   1f6f8:	82 e0       	ldi	r24, 0x02	; 2
   1f6fa:	90 e0       	ldi	r25, 0x00	; 0
   1f6fc:	6e ee       	ldi	r22, 0xEE	; 238
   1f6fe:	b8 d1       	rcall	.+880    	; 0x1fa70 <__eewr_byte_m1284p>
						boot_spm_busy_wait();
   1f700:	0a c0       	rjmp	.+20     	; 0x1f716 <processPacket+0x2f2>
   1f702:	80 91 28 01 	lds	r24, 0x0128
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   1f706:	90 91 29 01 	lds	r25, 0x0129
   1f70a:	50 de       	rcall	.-864    	; 0x1f3ac <sockInit>
   1f70c:	01 e0       	ldi	r16, 0x01	; 1
   1f70e:	03 c0       	rjmp	.+6      	; 0x1f716 <processPacket+0x2f2>
   1f710:	00 e0       	ldi	r16, 0x00	; 0
   1f712:	01 c0       	rjmp	.+2      	; 0x1f716 <processPacket+0x2f2>
   1f714:	03 e0       	ldi	r16, 0x03	; 3
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   1f716:	80 2f       	mov	r24, r16
   1f718:	c4 5f       	subi	r28, 0xF4	; 244
   1f71a:	dd 4f       	sbci	r29, 0xFD	; 253
   1f71c:	de bf       	out	0x3e, r29	; 62
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   1f71e:	cd bf       	out	0x3d, r28	; 61
   1f720:	df 91       	pop	r29
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   1f722:	cf 91       	pop	r28
   1f724:	1f 91       	pop	r17
   1f726:	0f 91       	pop	r16
   1f728:	ff 90       	pop	r15
   1f72a:	ef 90       	pop	r14
   1f72c:	df 90       	pop	r13
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   1f72e:	cf 90       	pop	r12
   1f730:	bf 90       	pop	r11
   1f732:	af 90       	pop	r10
   1f734:	9f 90       	pop	r9
   1f736:	8f 90       	pop	r8
   1f738:	7f 90       	pop	r7
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
   1f73a:	6f 90       	pop	r6
			break;
   1f73c:	5f 90       	pop	r5
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   1f73e:	4f 90       	pop	r4
   1f740:	3f 90       	pop	r3
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
   1f742:	2f 90       	pop	r2
			break;

	}

	return(returnCode);
}
   1f744:	08 95       	ret

0001f746 <tftpInit>:
   1f746:	cf 93       	push	r28
   1f748:	85 e4       	ldi	r24, 0x45	; 69
   1f74a:	90 e0       	ldi	r25, 0x00	; 0
   1f74c:	2f de       	rcall	.-930    	; 0x1f3ac <sockInit>
   1f74e:	87 e1       	ldi	r24, 0x17	; 23
   1f750:	90 e0       	ldi	r25, 0x00	; 0
   1f752:	86 d1       	rcall	.+780    	; 0x1fa60 <__eerd_byte_m1284p>
   1f754:	8b 3b       	cpi	r24, 0xBB	; 187
   1f756:	91 f4       	brne	.+36     	; 0x1f77c <tftpInit+0x36>
   1f758:	89 e1       	ldi	r24, 0x19	; 25
   1f75a:	90 e0       	ldi	r25, 0x00	; 0
   1f75c:	81 d1       	rcall	.+770    	; 0x1fa60 <__eerd_byte_m1284p>
   1f75e:	c8 2f       	mov	r28, r24
   1f760:	88 e1       	ldi	r24, 0x18	; 24
   1f762:	90 e0       	ldi	r25, 0x00	; 0
   1f764:	7d d1       	rcall	.+762    	; 0x1fa60 <__eerd_byte_m1284p>
   1f766:	2c 2f       	mov	r18, r28
   1f768:	30 e0       	ldi	r19, 0x00	; 0
   1f76a:	32 2f       	mov	r19, r18
   1f76c:	22 27       	eor	r18, r18
   1f76e:	28 0f       	add	r18, r24
   1f770:	31 1d       	adc	r19, r1
   1f772:	30 93 29 01 	sts	0x0129, r19
 * Initializes the network controller
 */
void tftpInit(void)
{
	// Open socket
	sockInit(TFTP_PORT);
   1f776:	20 93 28 01 	sts	0x0128, r18
   1f77a:	06 c0       	rjmp	.+12     	; 0x1f788 <tftpInit+0x42>
   1f77c:	89 e7       	ldi	r24, 0x79	; 121

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   1f77e:	97 eb       	ldi	r25, 0xB7	; 183
   1f780:	90 93 29 01 	sts	0x0129, r25
   1f784:	80 93 28 01 	sts	0x0128, r24
   1f788:	cf 91       	pop	r28
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   1f78a:	08 95       	ret

0001f78c <tftpPoll>:
   1f78c:	af 92       	push	r10
   1f78e:	bf 92       	push	r11
   1f790:	cf 92       	push	r12
   1f792:	df 92       	push	r13
   1f794:	ff 92       	push	r15
   1f796:	0f 93       	push	r16
   1f798:	1f 93       	push	r17
   1f79a:	cf 93       	push	r28
   1f79c:	df 93       	push	r29
   1f79e:	cd b7       	in	r28, 0x3d	; 61
   1f7a0:	de b7       	in	r29, 0x3e	; 62
   1f7a2:	c5 56       	subi	r28, 0x65	; 101
   1f7a4:	d0 40       	sbci	r29, 0x00	; 0
   1f7a6:	de bf       	out	0x3e, r29	; 62
   1f7a8:	cd bf       	out	0x3d, r28	; 61
   1f7aa:	86 e2       	ldi	r24, 0x26	; 38
   1f7ac:	93 e4       	ldi	r25, 0x43	; 67
   1f7ae:	68 e6       	ldi	r22, 0x68	; 104
   1f7b0:	6b dd       	rcall	.-1322   	; 0x1f288 <spiReadWord>
	else
		tftpTransferPort = TFTP_DATA_PORT;
   1f7b2:	00 97       	sbiw	r24, 0x00	; 0
   1f7b4:	09 f4       	brne	.+2      	; 0x1f7b8 <tftpPoll+0x2c>
   1f7b6:	b5 c0       	rjmp	.+362    	; 0x1f922 <tftpPoll+0x196>
   1f7b8:	81 e0       	ldi	r24, 0x01	; 1
   1f7ba:	80 93 2b 01 	sts	0x012B, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
   1f7be:	0e c0       	rjmp	.+28     	; 0x1f7dc <tftpPoll+0x50>
   1f7c0:	82 e0       	ldi	r24, 0x02	; 2

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   1f7c2:	93 e4       	ldi	r25, 0x43	; 67
   1f7c4:	6c e6       	ldi	r22, 0x6C	; 108
   1f7c6:	44 e0       	ldi	r20, 0x04	; 4
   1f7c8:	0d dd       	rcall	.-1510   	; 0x1f1e4 <spiWriteReg>
   1f7ca:	8f ef       	ldi	r24, 0xFF	; 255
   1f7cc:	97 e8       	ldi	r25, 0x87	; 135
   1f7ce:	a3 e1       	ldi	r26, 0x13	; 19
   1f7d0:	81 50       	subi	r24, 0x01	; 1
   1f7d2:	90 40       	sbci	r25, 0x00	; 0
   1f7d4:	a0 40       	sbci	r26, 0x00	; 0
   1f7d6:	e1 f7       	brne	.-8      	; 0x1f7d0 <tftpPoll+0x44>
   1f7d8:	00 c0       	rjmp	.+0      	; 0x1f7da <tftpPoll+0x4e>
   1f7da:	00 00       	nop
   1f7dc:	82 e0       	ldi	r24, 0x02	; 2
   1f7de:	93 e4       	ldi	r25, 0x43	; 67
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
   1f7e0:	68 e6       	ldi	r22, 0x68	; 104
   1f7e2:	34 dd       	rcall	.-1432   	; 0x1f24c <spiReadReg>
   1f7e4:	82 fd       	sbrc	r24, 2
   1f7e6:	ec cf       	rjmp	.-40     	; 0x1f7c0 <tftpPoll+0x34>
   1f7e8:	1d de       	rcall	.-966    	; 0x1f424 <processPacket>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   1f7ea:	f8 2e       	mov	r15, r24
   1f7ec:	84 e2       	ldi	r24, 0x24	; 36
   1f7ee:	93 e4       	ldi	r25, 0x43	; 67
		tftpFlashing = TRUE;
   1f7f0:	60 e0       	ldi	r22, 0x00	; 0
   1f7f2:	4a dd       	rcall	.-1388   	; 0x1f288 <spiReadWord>
   1f7f4:	a1 2c       	mov	r10, r1

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   1f7f6:	18 e9       	ldi	r17, 0x98	; 152
			spiWriteReg(REG_S3_IR, S3_W_CB, IR_RECV);
   1f7f8:	b1 2e       	mov	r11, r17
   1f7fa:	a8 0e       	add	r10, r24
   1f7fc:	b9 1e       	adc	r11, r25
   1f7fe:	92 e0       	ldi	r25, 0x02	; 2
   1f800:	f9 16       	cp	r15, r25
   1f802:	09 f4       	brne	.+2      	; 0x1f806 <tftpPoll+0x7a>
   1f804:	3e c0       	rjmp	.+124    	; 0x1f882 <tftpPoll+0xf6>
   1f806:	9f 15       	cp	r25, r15
   1f808:	20 f0       	brcs	.+8      	; 0x1f812 <tftpPoll+0x86>
   1f80a:	a1 e0       	ldi	r26, 0x01	; 1
   1f80c:	fa 16       	cp	r15, r26
   1f80e:	41 f4       	brne	.+16     	; 0x1f820 <tftpPoll+0x94>
   1f810:	1a c0       	rjmp	.+52     	; 0x1f846 <tftpPoll+0xba>
   1f812:	b3 e0       	ldi	r27, 0x03	; 3
   1f814:	fb 16       	cp	r15, r27
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   1f816:	31 f1       	breq	.+76     	; 0x1f864 <tftpPoll+0xd8>
   1f818:	e4 e0       	ldi	r30, 0x04	; 4
   1f81a:	fe 16       	cp	r15, r30
   1f81c:	09 f4       	brne	.+2      	; 0x1f820 <tftpPoll+0x94>
   1f81e:	40 c0       	rjmp	.+128    	; 0x1f8a0 <tftpPoll+0x114>
   1f820:	44 ea       	ldi	r20, 0xA4	; 164
   1f822:	50 ef       	ldi	r21, 0xF0	; 240
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
		response = processPacket(packetSize);
#else
		response = processPacket();
   1f824:	60 e0       	ldi	r22, 0x00	; 0
   1f826:	70 e0       	ldi	r23, 0x00	; 0
   1f828:	40 50       	subi	r20, 0x00	; 0
	uint16_t writePointer;
	
#if (W5500 > 0)
	writePointer = spiReadWord(REG_S3_TX_WR0, S3_R_CB);
#else
	writePointer = spiReadWord(REG_S3_TX_WR0, 0) + S3_TX_START;
   1f82a:	50 40       	sbci	r21, 0x00	; 0
   1f82c:	6f 4f       	sbci	r22, 0xFF	; 255
   1f82e:	7f 4f       	sbci	r23, 0xFF	; 255
   1f830:	ce 01       	movw	r24, r28
   1f832:	01 96       	adiw	r24, 0x01	; 1
   1f834:	2a e0       	ldi	r18, 0x0A	; 10
   1f836:	30 e0       	ldi	r19, 0x00	; 0
   1f838:	0a d1       	rcall	.+532    	; 0x1fa4e <memcpy_PF>
   1f83a:	2a e0       	ldi	r18, 0x0A	; 10
   1f83c:	6e 01       	movw	r12, r28
#endif


	switch(response) {
   1f83e:	08 94       	sec
   1f840:	c1 1c       	adc	r12, r1
   1f842:	d1 1c       	adc	r13, r1
   1f844:	38 c0       	rjmp	.+112    	; 0x1f8b6 <tftpPoll+0x12a>
   1f846:	49 eb       	ldi	r20, 0xB9	; 185
   1f848:	50 ef       	ldi	r21, 0xF0	; 240
   1f84a:	60 e0       	ldi	r22, 0x00	; 0
   1f84c:	70 e0       	ldi	r23, 0x00	; 0
   1f84e:	40 50       	subi	r20, 0x00	; 0
   1f850:	50 40       	sbci	r21, 0x00	; 0
   1f852:	6f 4f       	sbci	r22, 0xFF	; 255
   1f854:	7f 4f       	sbci	r23, 0xFF	; 255
   1f856:	ce 01       	movw	r24, r28
   1f858:	01 96       	adiw	r24, 0x01	; 1
   1f85a:	2c e0       	ldi	r18, 0x0C	; 12
   1f85c:	30 e0       	ldi	r19, 0x00	; 0
   1f85e:	f7 d0       	rcall	.+494    	; 0x1fa4e <memcpy_PF>

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   1f860:	2c e0       	ldi	r18, 0x0C	; 12
   1f862:	ec cf       	rjmp	.-40     	; 0x1f83c <tftpPoll+0xb0>
   1f864:	4f ea       	ldi	r20, 0xAF	; 175
   1f866:	50 ef       	ldi	r21, 0xF0	; 240
   1f868:	60 e0       	ldi	r22, 0x00	; 0
   1f86a:	70 e0       	ldi	r23, 0x00	; 0
   1f86c:	40 50       	subi	r20, 0x00	; 0
   1f86e:	50 40       	sbci	r21, 0x00	; 0
   1f870:	6f 4f       	sbci	r22, 0xFF	; 255
   1f872:	7f 4f       	sbci	r23, 0xFF	; 255
   1f874:	ce 01       	movw	r24, r28
   1f876:	01 96       	adiw	r24, 0x01	; 1
   1f878:	29 e0       	ldi	r18, 0x09	; 9
   1f87a:	30 e0       	ldi	r19, 0x00	; 0
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   1f87c:	e8 d0       	rcall	.+464    	; 0x1fa4e <memcpy_PF>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   1f87e:	29 e0       	ldi	r18, 0x09	; 9
   1f880:	dd cf       	rjmp	.-70     	; 0x1f83c <tftpPoll+0xb0>
   1f882:	80 91 22 01 	lds	r24, 0x0122
   1f886:	90 91 23 01 	lds	r25, 0x0123

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   1f88a:	20 91 20 01 	lds	r18, 0x0120
   1f88e:	30 91 21 01 	lds	r19, 0x0121
   1f892:	28 17       	cp	r18, r24
   1f894:	39 07       	cpc	r19, r25
   1f896:	20 f4       	brcc	.+8      	; 0x1f8a0 <tftpPoll+0x114>
   1f898:	90 93 21 01 	sts	0x0121, r25
   1f89c:	80 93 20 01 	sts	0x0120, r24
   1f8a0:	19 82       	std	Y+1, r1	; 0x01
   1f8a2:	84 e0       	ldi	r24, 0x04	; 4
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   1f8a4:	8a 83       	std	Y+2, r24	; 0x02
   1f8a6:	80 91 22 01 	lds	r24, 0x0122

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   1f8aa:	90 91 23 01 	lds	r25, 0x0123
   1f8ae:	9b 83       	std	Y+3, r25	; 0x03
   1f8b0:	8c 83       	std	Y+4, r24	; 0x04
   1f8b2:	24 e0       	ldi	r18, 0x04	; 4
   1f8b4:	c3 cf       	rjmp	.-122    	; 0x1f83c <tftpPoll+0xb0>
   1f8b6:	85 01       	movw	r16, r10
   1f8b8:	0f 5f       	subi	r16, 0xFF	; 255
   1f8ba:	1f 4f       	sbci	r17, 0xFF	; 255
   1f8bc:	d6 01       	movw	r26, r12
   1f8be:	4d 91       	ld	r20, X+
   1f8c0:	6d 01       	movw	r12, r26
   1f8c2:	c5 01       	movw	r24, r10
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   1f8c4:	64 e7       	ldi	r22, 0x74	; 116
   1f8c6:	a6 96       	adiw	r28, 0x26	; 38
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   1f8c8:	2f af       	sts	0x7f, r18
   1f8ca:	a6 97       	sbiw	r28, 0x26	; 38
   1f8cc:	8b dc       	rcall	.-1770   	; 0x1f1e4 <spiWriteReg>
   1f8ce:	a6 96       	adiw	r28, 0x26	; 38
   1f8d0:	2f ad       	sts	0x6f, r18
   1f8d2:	a6 97       	sbiw	r28, 0x26	; 38
   1f8d4:	b0 ea       	ldi	r27, 0xA0	; 160
   1f8d6:	00 30       	cpi	r16, 0x00	; 0
   1f8d8:	1b 07       	cpc	r17, r27
   1f8da:	11 f0       	breq	.+4      	; 0x1f8e0 <tftpPoll+0x154>
   1f8dc:	58 01       	movw	r10, r16
   1f8de:	03 c0       	rjmp	.+6      	; 0x1f8e6 <tftpPoll+0x15a>
   1f8e0:	a1 2c       	mov	r10, r1
   1f8e2:	b8 e9       	ldi	r27, 0x98	; 152
   1f8e4:	bb 2e       	mov	r11, r27
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   1f8e6:	21 50       	subi	r18, 0x01	; 1
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   1f8e8:	31 f7       	brne	.-52     	; 0x1f8b6 <tftpPoll+0x12a>
   1f8ea:	a5 01       	movw	r20, r10
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   1f8ec:	40 50       	subi	r20, 0x00	; 0
   1f8ee:	58 49       	sbci	r21, 0x98	; 152
   1f8f0:	84 e2       	ldi	r24, 0x24	; 36
   1f8f2:	93 e4       	ldi	r25, 0x43	; 67
   1f8f4:	6c e6       	ldi	r22, 0x6C	; 108
			*txPtr = lastPacket & 0xff;
   1f8f6:	94 dc       	rcall	.-1752   	; 0x1f220 <spiWriteWord>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   1f8f8:	81 e0       	ldi	r24, 0x01	; 1
   1f8fa:	93 e4       	ldi	r25, 0x43	; 67
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, S3_TXBUF_CB, *txPtr++);
   1f8fc:	6c e6       	ldi	r22, 0x6C	; 108
   1f8fe:	40 e2       	ldi	r20, 0x20	; 32
   1f900:	71 dc       	rcall	.-1822   	; 0x1f1e4 <spiWriteReg>
   1f902:	81 e0       	ldi	r24, 0x01	; 1
   1f904:	93 e4       	ldi	r25, 0x43	; 67
   1f906:	68 e6       	ldi	r22, 0x68	; 104
   1f908:	a1 dc       	rcall	.-1726   	; 0x1f24c <spiReadReg>
   1f90a:	88 23       	and	r24, r24
   1f90c:	d1 f7       	brne	.-12     	; 0x1f902 <tftpPoll+0x176>
   1f90e:	e4 e0       	ldi	r30, 0x04	; 4
   1f910:	fe 16       	cp	r15, r30
   1f912:	39 f4       	brne	.+14     	; 0x1f922 <tftpPoll+0x196>
   1f914:	81 e0       	ldi	r24, 0x01	; 1
		if(writePointer == 0xFFFF) writePointer = 0x0000;  //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   1f916:	93 e4       	ldi	r25, 0x43	; 67
   1f918:	6c e6       	ldi	r22, 0x6C	; 108
   1f91a:	40 e1       	ldi	r20, 0x10	; 16
   1f91c:	63 dc       	rcall	.-1850   	; 0x1f1e4 <spiWriteReg>
   1f91e:	80 e0       	ldi	r24, 0x00	; 0
   1f920:	01 c0       	rjmp	.+2      	; 0x1f924 <tftpPoll+0x198>
   1f922:	81 e0       	ldi	r24, 0x01	; 1
   1f924:	cb 59       	subi	r28, 0x9B	; 155
   1f926:	df 4f       	sbci	r29, 0xFF	; 255
   1f928:	de bf       	out	0x3e, r29	; 62
   1f92a:	cd bf       	out	0x3d, r28	; 61
   1f92c:	df 91       	pop	r29
   1f92e:	cf 91       	pop	r28
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
   1f930:	1f 91       	pop	r17
	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer - S3_TX_START);
   1f932:	0f 91       	pop	r16
   1f934:	ff 90       	pop	r15
   1f936:	df 90       	pop	r13
   1f938:	cf 90       	pop	r12
   1f93a:	bf 90       	pop	r11
   1f93c:	af 90       	pop	r10
   1f93e:	08 95       	ret

0001f940 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   1f940:	fc 01       	movw	r30, r24
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   1f942:	80 e0       	ldi	r24, 0x00	; 0

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   1f944:	90 81       	ld	r25, Z
   1f946:	9c 30       	cpi	r25, 0x0C	; 12
   1f948:	49 f4       	brne	.+18     	; 0x1f95c <validImage+0x1c>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   1f94a:	91 81       	ldd	r25, Z+1	; 0x01
   1f94c:	94 39       	cpi	r25, 0x94	; 148
   1f94e:	41 f4       	brne	.+16     	; 0x1f960 <validImage+0x20>

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   1f950:	8c 5f       	subi	r24, 0xFC	; 252
   1f952:	34 96       	adiw	r30, 0x04	; 4
   1f954:	84 33       	cpi	r24, 0x34	; 52
   1f956:	b1 f7       	brne	.-20     	; 0x1f944 <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
   1f958:	81 e0       	ldi	r24, 0x01	; 1
   1f95a:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
   1f95c:	80 e0       	ldi	r24, 0x00	; 0
   1f95e:	08 95       	ret
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
   1f960:	80 e0       	ldi	r24, 0x00	; 0
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
}
   1f962:	08 95       	ret

0001f964 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   1f964:	82 e0       	ldi	r24, 0x02	; 2
   1f966:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   1f96a:	88 e1       	ldi	r24, 0x18	; 24
   1f96c:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   1f970:	86 e0       	ldi	r24, 0x06	; 6
   1f972:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   1f976:	80 e1       	ldi	r24, 0x10	; 16
   1f978:	80 93 c4 00 	sts	0x00C4, r24

#if (DEBUG > 0)
	DDRD = 0x92;
#endif

}
   1f97c:	08 95       	ret

0001f97e <putch>:


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   1f97e:	90 91 c0 00 	lds	r25, 0x00C0
   1f982:	95 ff       	sbrs	r25, 5
   1f984:	fc cf       	rjmp	.-8      	; 0x1f97e <putch>
	UART_DATA_REG = c;
   1f986:	80 93 c6 00 	sts	0x00C6, r24
}
   1f98a:	08 95       	ret

0001f98c <puthex>:


void puthex(uint8_t c)
{
	c &= 0xf;
   1f98c:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   1f98e:	8a 30       	cpi	r24, 0x0A	; 10
   1f990:	08 f0       	brcs	.+2      	; 0x1f994 <puthex+0x8>
   1f992:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   1f994:	80 5d       	subi	r24, 0xD0	; 208
   1f996:	f3 cf       	rjmp	.-26     	; 0x1f97e <putch>

0001f998 <getch>:
   1f998:	80 91 c0 00 	lds	r24, 0x00C0

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   1f99c:	87 ff       	sbrs	r24, 7
   1f99e:	fc cf       	rjmp	.-8      	; 0x1f998 <getch>
   1f9a0:	80 91 c0 00 	lds	r24, 0x00C0
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   1f9a4:	84 fd       	sbrc	r24, 4
   1f9a6:	01 c0       	rjmp	.+2      	; 0x1f9aa <getch+0x12>
   1f9a8:	a8 95       	wdr
   1f9aa:	80 91 c6 00 	lds	r24, 0x00C6
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   1f9ae:	08 95       	ret

0001f9b0 <serialPoll>:
   1f9b0:	80 91 c0 00 	lds	r24, 0x00C0
}


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   1f9b4:	87 ff       	sbrs	r24, 7
   1f9b6:	04 c0       	rjmp	.+8      	; 0x1f9c0 <serialPoll+0x10>
   1f9b8:	26 d0       	rcall	.+76     	; 0x1fa06 <resetTick>
   1f9ba:	81 e0       	ldi	r24, 0x01	; 1
		resetTick();
   1f9bc:	80 93 2a 01 	sts	0x012A, r24
		serialFlashing = TRUE;
   1f9c0:	81 e0       	ldi	r24, 0x01	; 1
   1f9c2:	08 95       	ret

0001f9c4 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   1f9c4:	80 91 84 00 	lds	r24, 0x0084
   1f9c8:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
   1f9cc:	92 ff       	sbrs	r25, 2
   1f9ce:	04 c0       	rjmp	.+8      	; 0x1f9d8 <updateLed+0x14>
   1f9d0:	2b b1       	in	r18, 0x0b	; 11
   1f9d2:	20 58       	subi	r18, 0x80	; 128
   1f9d4:	2b b9       	out	0x0b, r18	; 11
   1f9d6:	01 c0       	rjmp	.+2      	; 0x1f9da <updateLed+0x16>
	else LED_PORT &= ~_BV(LED); // Led pin low
   1f9d8:	5f 98       	cbi	0x0b, 7	; 11

	if(next_timer_1 < last_timer_1) {
   1f9da:	20 91 24 01 	lds	r18, 0x0124
   1f9de:	30 91 25 01 	lds	r19, 0x0125
   1f9e2:	82 17       	cp	r24, r18
   1f9e4:	93 07       	cpc	r25, r19
   1f9e6:	50 f4       	brcc	.+20     	; 0x1f9fc <updateLed+0x38>
		tick++;
   1f9e8:	20 91 26 01 	lds	r18, 0x0126
   1f9ec:	30 91 27 01 	lds	r19, 0x0127
   1f9f0:	2f 5f       	subi	r18, 0xFF	; 255
   1f9f2:	3f 4f       	sbci	r19, 0xFF	; 255
   1f9f4:	30 93 27 01 	sts	0x0127, r19
   1f9f8:	20 93 26 01 	sts	0x0126, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   1f9fc:	90 93 25 01 	sts	0x0125, r25
   1fa00:	80 93 24 01 	sts	0x0124, r24
}
   1fa04:	08 95       	ret

0001fa06 <resetTick>:

void resetTick(void)
{
	TCNT1 = 0;
   1fa06:	10 92 85 00 	sts	0x0085, r1
   1fa0a:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   1fa0e:	10 92 27 01 	sts	0x0127, r1
   1fa12:	10 92 26 01 	sts	0x0126, r1
}
   1fa16:	08 95       	ret

0001fa18 <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   1fa18:	80 e0       	ldi	r24, 0x00	; 0
   1fa1a:	90 e0       	ldi	r25, 0x00	; 0
   1fa1c:	dc 01       	movw	r26, r24
   1fa1e:	ab bf       	out	0x3b, r26	; 59
   1fa20:	fc 01       	movw	r30, r24
   1fa22:	87 91       	elpm	r24, Z+
   1fa24:	96 91       	elpm	r25, Z
   1fa26:	2f ef       	ldi	r18, 0xFF	; 255
   1fa28:	8f 3f       	cpi	r24, 0xFF	; 255
   1fa2a:	92 07       	cpc	r25, r18
   1fa2c:	51 f0       	breq	.+20     	; 0x1fa42 <timedOut+0x2a>
   1fa2e:	81 e0       	ldi	r24, 0x01	; 1
   1fa30:	20 91 26 01 	lds	r18, 0x0126
   1fa34:	30 91 27 01 	lds	r19, 0x0127
   1fa38:	25 30       	cpi	r18, 0x05	; 5
   1fa3a:	31 05       	cpc	r19, r1
   1fa3c:	18 f4       	brcc	.+6      	; 0x1fa44 <timedOut+0x2c>
   1fa3e:	80 e0       	ldi	r24, 0x00	; 0
   1fa40:	08 95       	ret
   1fa42:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   1fa44:	08 95       	ret

0001fa46 <appStart>:
void appStart(void) {
	__asm__ __volatile__ (
   1fa46:	ee 27       	eor	r30, r30
   1fa48:	ff 27       	eor	r31, r31
   1fa4a:	09 94       	ijmp
		"clr	r30		\n\t"
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
}
   1fa4c:	08 95       	ret

0001fa4e <memcpy_PF>:
   1fa4e:	fa 01       	movw	r30, r20
   1fa50:	dc 01       	movw	r26, r24
   1fa52:	02 c0       	rjmp	.+4      	; 0x1fa58 <memcpy_PF+0xa>
   1fa54:	05 90       	lpm	r0, Z+
   1fa56:	0d 92       	st	X+, r0
   1fa58:	21 50       	subi	r18, 0x01	; 1
   1fa5a:	30 40       	sbci	r19, 0x00	; 0
   1fa5c:	d8 f7       	brcc	.-10     	; 0x1fa54 <memcpy_PF+0x6>
   1fa5e:	08 95       	ret

0001fa60 <__eerd_byte_m1284p>:
   1fa60:	f9 99       	sbic	0x1f, 1	; 31
   1fa62:	fe cf       	rjmp	.-4      	; 0x1fa60 <__eerd_byte_m1284p>
   1fa64:	92 bd       	out	0x22, r25	; 34
   1fa66:	81 bd       	out	0x21, r24	; 33
   1fa68:	f8 9a       	sbi	0x1f, 0	; 31
   1fa6a:	99 27       	eor	r25, r25
   1fa6c:	80 b5       	in	r24, 0x20	; 32
   1fa6e:	08 95       	ret

0001fa70 <__eewr_byte_m1284p>:
   1fa70:	26 2f       	mov	r18, r22

0001fa72 <__eewr_r18_m1284p>:
   1fa72:	f9 99       	sbic	0x1f, 1	; 31
   1fa74:	fe cf       	rjmp	.-4      	; 0x1fa72 <__eewr_r18_m1284p>
   1fa76:	1f ba       	out	0x1f, r1	; 31
   1fa78:	92 bd       	out	0x22, r25	; 34
   1fa7a:	81 bd       	out	0x21, r24	; 33
   1fa7c:	20 bd       	out	0x20, r18	; 32
   1fa7e:	0f b6       	in	r0, 0x3f	; 63
   1fa80:	f8 94       	cli
   1fa82:	fa 9a       	sbi	0x1f, 2	; 31
   1fa84:	f9 9a       	sbi	0x1f, 1	; 31
   1fa86:	0f be       	out	0x3f, r0	; 63
   1fa88:	01 96       	adiw	r24, 0x01	; 1
   1fa8a:	08 95       	ret

0001fa8c <_exit>:
   1fa8c:	f8 94       	cli

0001fa8e <__stop_program>:
   1fa8e:	ff cf       	rjmp	.-2      	; 0x1fa8e <__stop_program>
