// Seed: 4016115508
module module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  tri0 id_3;
  assign id_3 = 1;
  assign id_0 = -1 % 1;
  logic id_4 = -1;
  assign id_0 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri0 id_7
);
  wire  id_9;
  logic id_10;
  always begin : LABEL_0
    `define pp_11 0
  end
  module_0 modCall_1 (
      id_7,
      id_5
  );
  assign modCall_1.id_0 = 0;
  logic id_12;
  ;
endmodule
