
MS4525DO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070f4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08007208  08007208  00008208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007648  08007648  000091e8  2**0
                  CONTENTS
  4 .ARM          00000008  08007648  08007648  00008648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007650  08007650  000091e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007650  08007650  00008650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007654  08007654  00008654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08007658  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  200001e8  08007840  000091e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08007840  0000942c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cac6  00000000  00000000  00009211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020fc  00000000  00000000  00015cd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  00017dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c3  00000000  00000000  00018930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fba  00000000  00000000  000191f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef81  00000000  00000000  000321ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000899c1  00000000  00000000  0004112e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000caaef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f44  00000000  00000000  000cab34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  000cea78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080071ec 	.word	0x080071ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080071ec 	.word	0x080071ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <MS4525DO_Initialize>:


/**
 * Configures which i2c port MS4525DO is on
 */
void MS4525DO_Initialize(struct MS4525DO_t *pSensor, I2C_HandleTypeDef *hi2c) {
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
	/*Set i2c handle*/
	pSensor->i2c_handle = hi2c;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	683a      	ldr	r2, [r7, #0]
 8000a96:	601a      	str	r2, [r3, #0]
	/*Initialize everything to defaults*/
	SensorStatus initStatus = normal;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	73fb      	strb	r3, [r7, #15]
	pSensor->sensor_status = initStatus;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	7bfa      	ldrb	r2, [r7, #15]
 8000aa0:	711a      	strb	r2, [r3, #4]
	pSensor->raw_data.pressure = 0;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	80da      	strh	r2, [r3, #6]
	pSensor->raw_data.temperature = 0;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	811a      	strh	r2, [r3, #8]
	pSensor->processed_data.pressure_psi = 0;
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	f04f 0200 	mov.w	r2, #0
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pSensor->processed_data.temperature_C = 0;
 8000abc:	6879      	ldr	r1, [r7, #4]
 8000abe:	f04f 0200 	mov.w	r2, #0
 8000ac2:	f04f 0300 	mov.w	r3, #0
 8000ac6:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pSensor->processed_data.airspeed_mps = 0;
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	f04f 0200 	mov.w	r2, #0
 8000ad0:	f04f 0300 	mov.w	r3, #0
 8000ad4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pSensor->processed_data.airspeed_calibrated_mps = 0;
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	f04f 0200 	mov.w	r2, #0
 8000ade:	f04f 0300 	mov.w	r3, #0
 8000ae2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

}
 8000ae6:	bf00      	nop
 8000ae8:	3714      	adds	r7, #20
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr

08000af0 <read_MS4525DO>:
void read_MS4525DO(struct MS4525DO_t *pSensor) {
 8000af0:	b5b0      	push	{r4, r5, r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af02      	add	r7, sp, #8
 8000af6:	6078      	str	r0, [r7, #4]
	uint8_t data_buffer[4]; //data buffer to store raw I2C data
	HAL_StatusTypeDef i2c_status = HAL_I2C_Master_Receive(pSensor->i2c_handle, ADDRESS_I2C_MS4525DO << 1, data_buffer, sizeof(data_buffer), HAL_MAX_DELAY);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6818      	ldr	r0, [r3, #0]
 8000afc:	f107 0208 	add.w	r2, r7, #8
 8000b00:	f04f 33ff 	mov.w	r3, #4294967295
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2304      	movs	r3, #4
 8000b08:	218c      	movs	r1, #140	@ 0x8c
 8000b0a:	f002 fa91 	bl	8003030 <HAL_I2C_Master_Receive>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	73bb      	strb	r3, [r7, #14]
    printf("%u, ",data_buffer[1]);
    printf("%u, ",data_buffer[2]);
    printf("%u \r\n",data_buffer[3]);
#endif
    /*Status - 2 Bits*/
    uint8_t read_status = (uint8_t)(data_buffer[0] >> 6);
 8000b12:	7a3b      	ldrb	r3, [r7, #8]
 8000b14:	099b      	lsrs	r3, r3, #6
 8000b16:	737b      	strb	r3, [r7, #13]
    SensorStatus stat;
    switch (read_status){
 8000b18:	7b7b      	ldrb	r3, [r7, #13]
 8000b1a:	2b03      	cmp	r3, #3
 8000b1c:	d816      	bhi.n	8000b4c <read_MS4525DO+0x5c>
 8000b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b24 <read_MS4525DO+0x34>)
 8000b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b24:	08000b35 	.word	0x08000b35
 8000b28:	08000b3b 	.word	0x08000b3b
 8000b2c:	08000b41 	.word	0x08000b41
 8000b30:	08000b47 	.word	0x08000b47
    case 0:
    	stat = normal;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b38:	e00b      	b.n	8000b52 <read_MS4525DO+0x62>
    case 1:
    	stat = reserved;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b3e:	e008      	b.n	8000b52 <read_MS4525DO+0x62>
    case 2:
    	stat = stale;
 8000b40:	2302      	movs	r3, #2
 8000b42:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b44:	e005      	b.n	8000b52 <read_MS4525DO+0x62>
    case 3:
    	stat = fault;
 8000b46:	2303      	movs	r3, #3
 8000b48:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b4a:	e002      	b.n	8000b52 <read_MS4525DO+0x62>
    default:
    	stat = unknown;
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b50:	bf00      	nop
    }
    pSensor->sensor_status = stat;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	7bfa      	ldrb	r2, [r7, #15]
 8000b56:	711a      	strb	r2, [r3, #4]
    /*Pressure - 14 Bits*/
    pSensor->raw_data.pressure = (((uint16_t)data_buffer[0] << 8) & 0x3F00) + ((uint16_t)data_buffer[1] << 0); 	//Combines High and Low Pressure. Clears status bits
 8000b58:	7a3b      	ldrb	r3, [r7, #8]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	7a7a      	ldrb	r2, [r7, #9]
 8000b66:	4413      	add	r3, r2
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	80da      	strh	r2, [r3, #6]
    /*Temperature - 11 Bits*/
    pSensor->raw_data.temperature = ((uint16_t)data_buffer[2] << 3) + ((uint16_t)data_buffer[3] >> 5);			//Combines High and Low Temperature. Clears last 5 bits.
 8000b6e:	7abb      	ldrb	r3, [r7, #10]
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	7afa      	ldrb	r2, [r7, #11]
 8000b76:	0952      	lsrs	r2, r2, #5
 8000b78:	b2d2      	uxtb	r2, r2
 8000b7a:	4413      	add	r3, r2
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	811a      	strh	r2, [r3, #8]
    if(TYPE_MS4525DO) {
    	 /*Type A*/
    	 pSensor->processed_data.pressure_psi = ((((double)pSensor->raw_data.pressure-1638.3)*(PMAX_PSI_MS4525DO - PMIN_PSI_MS4525DO ))/13106.4)+PMIN_PSI_MS4525DO;
    } else {
    	/*Type B*/
    	pSensor->processed_data.pressure_psi = ((((double)pSensor->raw_data.pressure-819.15)*(PMAX_PSI_MS4525DO-PMIN_PSI_MS4525DO))/14744.7)+PMIN_PSI_MS4525DO;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	88db      	ldrh	r3, [r3, #6]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fc2c 	bl	80003e4 <__aeabi_ui2d>
 8000b8c:	a360      	add	r3, pc, #384	@ (adr r3, 8000d10 <read_MS4525DO+0x220>)
 8000b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b92:	f7ff fae9 	bl	8000168 <__aeabi_dsub>
 8000b96:	4602      	mov	r2, r0
 8000b98:	460b      	mov	r3, r1
 8000b9a:	4610      	mov	r0, r2
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	f7ff fae3 	bl	800016c <__adddf3>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	460b      	mov	r3, r1
 8000baa:	4610      	mov	r0, r2
 8000bac:	4619      	mov	r1, r3
 8000bae:	a35a      	add	r3, pc, #360	@ (adr r3, 8000d18 <read_MS4525DO+0x228>)
 8000bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb4:	f7ff fdba 	bl	800072c <__aeabi_ddiv>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4610      	mov	r0, r2
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	4b5c      	ldr	r3, [pc, #368]	@ (8000d38 <read_MS4525DO+0x248>)
 8000bc6:	f7ff facf 	bl	8000168 <__aeabi_dsub>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	460b      	mov	r3, r1
 8000bce:	6879      	ldr	r1, [r7, #4]
 8000bd0:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }
    pSensor->processed_data.temperature_C = (((double)pSensor->raw_data.temperature*200.0)/2047.0)-50.0;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	891b      	ldrh	r3, [r3, #8]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fc03 	bl	80003e4 <__aeabi_ui2d>
 8000bde:	f04f 0200 	mov.w	r2, #0
 8000be2:	4b56      	ldr	r3, [pc, #344]	@ (8000d3c <read_MS4525DO+0x24c>)
 8000be4:	f7ff fc78 	bl	80004d8 <__aeabi_dmul>
 8000be8:	4602      	mov	r2, r0
 8000bea:	460b      	mov	r3, r1
 8000bec:	4610      	mov	r0, r2
 8000bee:	4619      	mov	r1, r3
 8000bf0:	a34b      	add	r3, pc, #300	@ (adr r3, 8000d20 <read_MS4525DO+0x230>)
 8000bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bf6:	f7ff fd99 	bl	800072c <__aeabi_ddiv>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	4610      	mov	r0, r2
 8000c00:	4619      	mov	r1, r3
 8000c02:	f04f 0200 	mov.w	r2, #0
 8000c06:	4b4e      	ldr	r3, [pc, #312]	@ (8000d40 <read_MS4525DO+0x250>)
 8000c08:	f7ff faae 	bl	8000168 <__aeabi_dsub>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	460b      	mov	r3, r1
 8000c10:	6879      	ldr	r1, [r7, #4]
 8000c12:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /*Output swings positive when Port 1> Port 2, negative vice versa. Output is 50% (8192D) when Port 1 = Port 2*/
    if(pSensor->processed_data.pressure_psi >= 0) {
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	f7ff fede 	bl	80009e4 <__aeabi_dcmpge>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d01c      	beq.n	8000c68 <read_MS4525DO+0x178>
    	//Positive to denote Port 1 > Port 2
    	pSensor->processed_data.airspeed_mps = sqrt((2*6894.7*pSensor->processed_data.pressure_psi)/AIR_DENSITY);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000c34:	a33c      	add	r3, pc, #240	@ (adr r3, 8000d28 <read_MS4525DO+0x238>)
 8000c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c3a:	f7ff fc4d 	bl	80004d8 <__aeabi_dmul>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	460b      	mov	r3, r1
 8000c42:	4610      	mov	r0, r2
 8000c44:	4619      	mov	r1, r3
 8000c46:	a33a      	add	r3, pc, #232	@ (adr r3, 8000d30 <read_MS4525DO+0x240>)
 8000c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c4c:	f7ff fd6e 	bl	800072c <__aeabi_ddiv>
 8000c50:	4602      	mov	r2, r0
 8000c52:	460b      	mov	r3, r1
 8000c54:	4610      	mov	r0, r2
 8000c56:	4619      	mov	r1, r3
 8000c58:	f006 f9ce 	bl	8006ff8 <sqrt>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	460b      	mov	r3, r1
 8000c60:	6879      	ldr	r1, [r7, #4]
 8000c62:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8000c66:	e029      	b.n	8000cbc <read_MS4525DO+0x1cc>
    } else {
        //Negative to denote Port 1 < Port 2
    	pSensor->processed_data.airspeed_mps = -sqrt((2*6894.7*abs(pSensor->processed_data.pressure_psi))/AIR_DENSITY);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000c6e:	4610      	mov	r0, r2
 8000c70:	4619      	mov	r1, r3
 8000c72:	f7ff fee1 	bl	8000a38 <__aeabi_d2iz>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	bfb8      	it	lt
 8000c7c:	425b      	neglt	r3, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fbc0 	bl	8000404 <__aeabi_i2d>
 8000c84:	a328      	add	r3, pc, #160	@ (adr r3, 8000d28 <read_MS4525DO+0x238>)
 8000c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c8a:	f7ff fc25 	bl	80004d8 <__aeabi_dmul>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	460b      	mov	r3, r1
 8000c92:	4610      	mov	r0, r2
 8000c94:	4619      	mov	r1, r3
 8000c96:	a326      	add	r3, pc, #152	@ (adr r3, 8000d30 <read_MS4525DO+0x240>)
 8000c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c9c:	f7ff fd46 	bl	800072c <__aeabi_ddiv>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	f006 f9a6 	bl	8006ff8 <sqrt>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4614      	mov	r4, r2
 8000cb2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	e9c3 4508 	strd	r4, r5, [r3, #32]
    }

    pSensor->processed_data.airspeed_calibrated_mps = calibrate_airspeed(pSensor->raw_data.pressure, pSensor->processed_data.airspeed_mps);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	88d9      	ldrh	r1, [r3, #6]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	f000 f842 	bl	8000d50 <calibrate_airspeed>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	6879      	ldr	r1, [r7, #4]
 8000cd2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

#ifdef WIND_TUNNEL_EN
    printf("%u", pSensor->raw_data.pressure);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	88db      	ldrh	r3, [r3, #6]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4819      	ldr	r0, [pc, #100]	@ (8000d44 <read_MS4525DO+0x254>)
 8000cde:	f004 f9ab 	bl	8005038 <iprintf>
    printf(", %f", pSensor->processed_data.pressure_psi);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000ce8:	4817      	ldr	r0, [pc, #92]	@ (8000d48 <read_MS4525DO+0x258>)
 8000cea:	f004 f9a5 	bl	8005038 <iprintf>
    printf(", %f", pSensor->processed_data.airspeed_mps);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000cf4:	4814      	ldr	r0, [pc, #80]	@ (8000d48 <read_MS4525DO+0x258>)
 8000cf6:	f004 f99f 	bl	8005038 <iprintf>
    printf(", %f \r\n", pSensor->processed_data.airspeed_calibrated_mps);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8000d00:	4812      	ldr	r0, [pc, #72]	@ (8000d4c <read_MS4525DO+0x25c>)
 8000d02:	f004 f999 	bl	8005038 <iprintf>
#endif
}
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	33333333 	.word	0x33333333
 8000d14:	40899933 	.word	0x40899933
 8000d18:	9999999a 	.word	0x9999999a
 8000d1c:	40cccc59 	.word	0x40cccc59
 8000d20:	00000000 	.word	0x00000000
 8000d24:	409ffc00 	.word	0x409ffc00
 8000d28:	33333333 	.word	0x33333333
 8000d2c:	40caeeb3 	.word	0x40caeeb3
 8000d30:	9999999a 	.word	0x9999999a
 8000d34:	3ff39999 	.word	0x3ff39999
 8000d38:	3ff00000 	.word	0x3ff00000
 8000d3c:	40690000 	.word	0x40690000
 8000d40:	40490000 	.word	0x40490000
 8000d44:	08007208 	.word	0x08007208
 8000d48:	0800720c 	.word	0x0800720c
 8000d4c:	08007214 	.word	0x08007214

08000d50 <calibrate_airspeed>:

double calibrate_airspeed(uint16_t raw_pressure, double uncalibrated_airspeed) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4601      	mov	r1, r0
 8000d58:	e9c7 2300 	strd	r2, r3, [r7]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	81fb      	strh	r3, [r7, #14]
	double calibrated_airspeed = 0;
 8000d60:	f04f 0200 	mov.w	r2, #0
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if(raw_pressure > RAW_PRESSURE_DEC_550RPM) {
 8000d6c:	89fb      	ldrh	r3, [r7, #14]
 8000d6e:	f242 120f 	movw	r2, #8463	@ 0x210f
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d904      	bls.n	8000d80 <calibrate_airspeed+0x30>
		calibrated_airspeed = uncalibrated_airspeed; //calibration not needed for higher airspeeds
 8000d76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000d7e:	e141      	b.n	8001004 <calibrate_airspeed+0x2b4>
	} else {
		/*calibration needed at lower airspeeds (below 550 RPM in wind tunnel)*/
		/*between calibration points*/
		if((raw_pressure > RAW_PRESSURE_DEC_200RPM) && (raw_pressure < RAW_PRESSURE_DEC_250RPM)) {
 8000d80:	89fb      	ldrh	r3, [r7, #14]
 8000d82:	f242 021f 	movw	r2, #8223	@ 0x201f
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d928      	bls.n	8000ddc <calibrate_airspeed+0x8c>
 8000d8a:	89fb      	ldrh	r3, [r7, #14]
 8000d8c:	f242 0226 	movw	r2, #8230	@ 0x2026
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d823      	bhi.n	8000ddc <calibrate_airspeed+0x8c>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_200RPM, RAW_PRESSURE_DEC_250RPM, WINDTUNNEL_BETZ_200RPM, WINDTUNNEL_BETZ_250RPM);
 8000d94:	89fb      	ldrh	r3, [r7, #14]
 8000d96:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8000d9a:	3b1f      	subs	r3, #31
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fb31 	bl	8000404 <__aeabi_i2d>
 8000da2:	a39d      	add	r3, pc, #628	@ (adr r3, 8001018 <calibrate_airspeed+0x2c8>)
 8000da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da8:	f7ff fb96 	bl	80004d8 <__aeabi_dmul>
 8000dac:	4602      	mov	r2, r0
 8000dae:	460b      	mov	r3, r1
 8000db0:	4610      	mov	r0, r2
 8000db2:	4619      	mov	r1, r3
 8000db4:	f04f 0200 	mov.w	r2, #0
 8000db8:	4ba7      	ldr	r3, [pc, #668]	@ (8001058 <calibrate_airspeed+0x308>)
 8000dba:	f7ff fcb7 	bl	800072c <__aeabi_ddiv>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	4610      	mov	r0, r2
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f04f 0200 	mov.w	r2, #0
 8000dca:	f04f 0300 	mov.w	r3, #0
 8000dce:	f7ff f9cd 	bl	800016c <__adddf3>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000dda:	e113      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if((raw_pressure > RAW_PRESSURE_DEC_250RPM) && (raw_pressure < RAW_PRESSURE_DEC_300RPM)){
 8000ddc:	89fb      	ldrh	r3, [r7, #14]
 8000dde:	f242 0227 	movw	r2, #8231	@ 0x2027
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d927      	bls.n	8000e36 <calibrate_airspeed+0xe6>
 8000de6:	89fb      	ldrh	r3, [r7, #14]
 8000de8:	f242 0245 	movw	r2, #8261	@ 0x2045
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d822      	bhi.n	8000e36 <calibrate_airspeed+0xe6>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_250RPM, RAW_PRESSURE_DEC_300RPM, WINDTUNNEL_BETZ_250RPM, WINDTUNNEL_BETZ_300RPM);
 8000df0:	89fb      	ldrh	r3, [r7, #14]
 8000df2:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8000df6:	3b27      	subs	r3, #39	@ 0x27
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fb03 	bl	8000404 <__aeabi_i2d>
 8000dfe:	a388      	add	r3, pc, #544	@ (adr r3, 8001020 <calibrate_airspeed+0x2d0>)
 8000e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e04:	f7ff fb68 	bl	80004d8 <__aeabi_dmul>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	4b91      	ldr	r3, [pc, #580]	@ (800105c <calibrate_airspeed+0x30c>)
 8000e16:	f7ff fc89 	bl	800072c <__aeabi_ddiv>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4619      	mov	r1, r3
 8000e22:	a37d      	add	r3, pc, #500	@ (adr r3, 8001018 <calibrate_airspeed+0x2c8>)
 8000e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e28:	f7ff f9a0 	bl	800016c <__adddf3>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	460b      	mov	r3, r1
 8000e30:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000e34:	e0e6      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if ((raw_pressure > RAW_PRESSURE_DEC_300RPM) && (raw_pressure < RAW_PRESSURE_DEC_350RPM)) {
 8000e36:	89fb      	ldrh	r3, [r7, #14]
 8000e38:	f242 0246 	movw	r2, #8262	@ 0x2046
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d927      	bls.n	8000e90 <calibrate_airspeed+0x140>
 8000e40:	89fb      	ldrh	r3, [r7, #14]
 8000e42:	f242 0265 	movw	r2, #8293	@ 0x2065
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d822      	bhi.n	8000e90 <calibrate_airspeed+0x140>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_300RPM, RAW_PRESSURE_DEC_350RPM, WINDTUNNEL_BETZ_300RPM, WINDTUNNEL_BETZ_350RPM);
 8000e4a:	89fb      	ldrh	r3, [r7, #14]
 8000e4c:	f5a3 5301 	sub.w	r3, r3, #8256	@ 0x2040
 8000e50:	3b06      	subs	r3, #6
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fad6 	bl	8000404 <__aeabi_i2d>
 8000e58:	a373      	add	r3, pc, #460	@ (adr r3, 8001028 <calibrate_airspeed+0x2d8>)
 8000e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e5e:	f7ff fb3b 	bl	80004d8 <__aeabi_dmul>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	4610      	mov	r0, r2
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	4b7c      	ldr	r3, [pc, #496]	@ (8001060 <calibrate_airspeed+0x310>)
 8000e70:	f7ff fc5c 	bl	800072c <__aeabi_ddiv>
 8000e74:	4602      	mov	r2, r0
 8000e76:	460b      	mov	r3, r1
 8000e78:	4610      	mov	r0, r2
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	a36c      	add	r3, pc, #432	@ (adr r3, 8001030 <calibrate_airspeed+0x2e0>)
 8000e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e82:	f7ff f973 	bl	800016c <__adddf3>
 8000e86:	4602      	mov	r2, r0
 8000e88:	460b      	mov	r3, r1
 8000e8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000e8e:	e0b9      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if((raw_pressure > RAW_PRESSURE_DEC_350RPM) && (raw_pressure < RAW_PRESSURE_DEC_400RPM)) {
 8000e90:	89fb      	ldrh	r3, [r7, #14]
 8000e92:	f242 0266 	movw	r2, #8294	@ 0x2066
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d927      	bls.n	8000eea <calibrate_airspeed+0x19a>
 8000e9a:	89fb      	ldrh	r3, [r7, #14]
 8000e9c:	f242 028c 	movw	r2, #8332	@ 0x208c
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d822      	bhi.n	8000eea <calibrate_airspeed+0x19a>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_350RPM, RAW_PRESSURE_DEC_400RPM, WINDTUNNEL_BETZ_350RPM, WINDTUNNEL_BETZ_400RPM);
 8000ea4:	89fb      	ldrh	r3, [r7, #14]
 8000ea6:	f5a3 5301 	sub.w	r3, r3, #8256	@ 0x2040
 8000eaa:	3b26      	subs	r3, #38	@ 0x26
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff faa9 	bl	8000404 <__aeabi_i2d>
 8000eb2:	a361      	add	r3, pc, #388	@ (adr r3, 8001038 <calibrate_airspeed+0x2e8>)
 8000eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb8:	f7ff fb0e 	bl	80004d8 <__aeabi_dmul>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	f04f 0200 	mov.w	r2, #0
 8000ec8:	4b66      	ldr	r3, [pc, #408]	@ (8001064 <calibrate_airspeed+0x314>)
 8000eca:	f7ff fc2f 	bl	800072c <__aeabi_ddiv>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	a35a      	add	r3, pc, #360	@ (adr r3, 8001040 <calibrate_airspeed+0x2f0>)
 8000ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000edc:	f7ff f946 	bl	800016c <__adddf3>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000ee8:	e08c      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if ((raw_pressure > RAW_PRESSURE_DEC_400RPM) && (raw_pressure < RAW_PRESSURE_DEC_450RPM)) {
 8000eea:	89fb      	ldrh	r3, [r7, #14]
 8000eec:	f242 028d 	movw	r2, #8333	@ 0x208d
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d927      	bls.n	8000f44 <calibrate_airspeed+0x1f4>
 8000ef4:	89fb      	ldrh	r3, [r7, #14]
 8000ef6:	f242 02d8 	movw	r2, #8408	@ 0x20d8
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d822      	bhi.n	8000f44 <calibrate_airspeed+0x1f4>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_400RPM, RAW_PRESSURE_DEC_450RPM, WINDTUNNEL_BETZ_400RPM, WINDTUNNEL_BETZ_450RPM);
 8000efe:	89fb      	ldrh	r3, [r7, #14]
 8000f00:	f5a3 5302 	sub.w	r3, r3, #8320	@ 0x2080
 8000f04:	3b0d      	subs	r3, #13
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fa7c 	bl	8000404 <__aeabi_i2d>
 8000f0c:	f04f 0200 	mov.w	r2, #0
 8000f10:	4b55      	ldr	r3, [pc, #340]	@ (8001068 <calibrate_airspeed+0x318>)
 8000f12:	f7ff fae1 	bl	80004d8 <__aeabi_dmul>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f04f 0200 	mov.w	r2, #0
 8000f22:	4b52      	ldr	r3, [pc, #328]	@ (800106c <calibrate_airspeed+0x31c>)
 8000f24:	f7ff fc02 	bl	800072c <__aeabi_ddiv>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b4e      	ldr	r3, [pc, #312]	@ (8001070 <calibrate_airspeed+0x320>)
 8000f36:	f7ff f919 	bl	800016c <__adddf3>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000f42:	e05f      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if((raw_pressure > RAW_PRESSURE_DEC_450RPM) && (raw_pressure < RAW_PRESSURE_DEC_500RPM)) {
 8000f44:	89fb      	ldrh	r3, [r7, #14]
 8000f46:	f242 02d9 	movw	r2, #8409	@ 0x20d9
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d927      	bls.n	8000f9e <calibrate_airspeed+0x24e>
 8000f4e:	89fb      	ldrh	r3, [r7, #14]
 8000f50:	f242 02e2 	movw	r2, #8418	@ 0x20e2
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d822      	bhi.n	8000f9e <calibrate_airspeed+0x24e>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_450RPM, RAW_PRESSURE_DEC_500RPM, WINDTUNNEL_BETZ_450RPM, WINDTUNNEL_BETZ_500RPM);
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	f5a3 5303 	sub.w	r3, r3, #8384	@ 0x20c0
 8000f5e:	3b19      	subs	r3, #25
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fa4f 	bl	8000404 <__aeabi_i2d>
 8000f66:	a338      	add	r3, pc, #224	@ (adr r3, 8001048 <calibrate_airspeed+0x2f8>)
 8000f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6c:	f7ff fab4 	bl	80004d8 <__aeabi_dmul>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	4610      	mov	r0, r2
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001074 <calibrate_airspeed+0x324>)
 8000f7e:	f7ff fbd5 	bl	800072c <__aeabi_ddiv>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f04f 0200 	mov.w	r2, #0
 8000f8e:	4b3a      	ldr	r3, [pc, #232]	@ (8001078 <calibrate_airspeed+0x328>)
 8000f90:	f7ff f8ec 	bl	800016c <__adddf3>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000f9c:	e032      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if ((raw_pressure > RAW_PRESSURE_DEC_500RPM) && (raw_pressure < RAW_PRESSURE_DEC_550RPM)) {
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
 8000fa0:	f242 02e3 	movw	r2, #8419	@ 0x20e3
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d927      	bls.n	8000ff8 <calibrate_airspeed+0x2a8>
 8000fa8:	89fb      	ldrh	r3, [r7, #14]
 8000faa:	f242 120e 	movw	r2, #8462	@ 0x210e
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d822      	bhi.n	8000ff8 <calibrate_airspeed+0x2a8>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_500RPM, RAW_PRESSURE_DEC_550RPM, WINDTUNNEL_BETZ_500RPM, WINDTUNNEL_BETZ_550RPM);
 8000fb2:	89fb      	ldrh	r3, [r7, #14]
 8000fb4:	f5a3 5303 	sub.w	r3, r3, #8384	@ 0x20c0
 8000fb8:	3b23      	subs	r3, #35	@ 0x23
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fa22 	bl	8000404 <__aeabi_i2d>
 8000fc0:	f04f 0200 	mov.w	r2, #0
 8000fc4:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <calibrate_airspeed+0x32c>)
 8000fc6:	f7ff fa87 	bl	80004d8 <__aeabi_dmul>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	460b      	mov	r3, r1
 8000fce:	4610      	mov	r0, r2
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <calibrate_airspeed+0x330>)
 8000fd8:	f7ff fba8 	bl	800072c <__aeabi_ddiv>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001050 <calibrate_airspeed+0x300>)
 8000fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fea:	f7ff f8bf 	bl	800016c <__adddf3>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000ff6:	e005      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else {
			/*look up table if raw pressure falls exactly on calibration point*/
			calibrated_airspeed = calibrate_airspeed_LUT(raw_pressure);
 8000ff8:	89fb      	ldrh	r3, [r7, #14]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f844 	bl	8001088 <calibrate_airspeed_LUT>
 8001000:	e9c7 0104 	strd	r0, r1, [r7, #16]
		}
	}
	return calibrated_airspeed;
 8001004:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	f3af 8000 	nop.w
 8001018:	66666666 	.word	0x66666666
 800101c:	3ff26666 	.word	0x3ff26666
 8001020:	66666667 	.word	0x66666667
 8001024:	400c6666 	.word	0x400c6666
 8001028:	ccccccce 	.word	0xccccccce
 800102c:	400ecccc 	.word	0x400ecccc
 8001030:	cccccccd 	.word	0xcccccccd
 8001034:	4012cccc 	.word	0x4012cccc
 8001038:	99999998 	.word	0x99999998
 800103c:	400b9999 	.word	0x400b9999
 8001040:	9999999a 	.word	0x9999999a
 8001044:	40211999 	.word	0x40211999
 8001048:	33333334 	.word	0x33333334
 800104c:	40103333 	.word	0x40103333
 8001050:	cccccccd 	.word	0xcccccccd
 8001054:	40344ccc 	.word	0x40344ccc
 8001058:	40200000 	.word	0x40200000
 800105c:	403f0000 	.word	0x403f0000
 8001060:	40400000 	.word	0x40400000
 8001064:	40438000 	.word	0x40438000
 8001068:	40110000 	.word	0x40110000
 800106c:	40530000 	.word	0x40530000
 8001070:	40280000 	.word	0x40280000
 8001074:	40240000 	.word	0x40240000
 8001078:	40304000 	.word	0x40304000
 800107c:	40120000 	.word	0x40120000
 8001080:	40460000 	.word	0x40460000
 8001084:	00000000 	.word	0x00000000

08001088 <calibrate_airspeed_LUT>:
double calibrate_airspeed_LUT(uint16_t raw_pressure) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
	double mapped_airspeed = 0;
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	switch (raw_pressure) {
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	f242 120f 	movw	r2, #8463	@ 0x210f
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d05f      	beq.n	8001168 <calibrate_airspeed_LUT+0xe0>
 80010a8:	f242 120f 	movw	r2, #8463	@ 0x210f
 80010ac:	4293      	cmp	r3, r2
 80010ae:	dc61      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010b0:	f242 02e3 	movw	r2, #8419	@ 0x20e3
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d051      	beq.n	800115c <calibrate_airspeed_LUT+0xd4>
 80010b8:	f242 02e3 	movw	r2, #8419	@ 0x20e3
 80010bc:	4293      	cmp	r3, r2
 80010be:	dc59      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010c0:	f242 02d9 	movw	r2, #8409	@ 0x20d9
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d043      	beq.n	8001150 <calibrate_airspeed_LUT+0xc8>
 80010c8:	f242 02d9 	movw	r2, #8409	@ 0x20d9
 80010cc:	4293      	cmp	r3, r2
 80010ce:	dc51      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010d0:	f242 028d 	movw	r2, #8333	@ 0x208d
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d035      	beq.n	8001144 <calibrate_airspeed_LUT+0xbc>
 80010d8:	f242 028d 	movw	r2, #8333	@ 0x208d
 80010dc:	4293      	cmp	r3, r2
 80010de:	dc49      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010e0:	f242 0266 	movw	r2, #8294	@ 0x2066
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d027      	beq.n	8001138 <calibrate_airspeed_LUT+0xb0>
 80010e8:	f242 0266 	movw	r2, #8294	@ 0x2066
 80010ec:	4293      	cmp	r3, r2
 80010ee:	dc41      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010f0:	f242 0246 	movw	r2, #8262	@ 0x2046
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d019      	beq.n	800112c <calibrate_airspeed_LUT+0xa4>
 80010f8:	f242 0246 	movw	r2, #8262	@ 0x2046
 80010fc:	4293      	cmp	r3, r2
 80010fe:	dc39      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 8001100:	f242 021f 	movw	r2, #8223	@ 0x201f
 8001104:	4293      	cmp	r3, r2
 8001106:	d004      	beq.n	8001112 <calibrate_airspeed_LUT+0x8a>
 8001108:	f242 0227 	movw	r2, #8231	@ 0x2027
 800110c:	4293      	cmp	r3, r2
 800110e:	d007      	beq.n	8001120 <calibrate_airspeed_LUT+0x98>
		break;
	case RAW_PRESSURE_DEC_550RPM:
		mapped_airspeed = WINDTUNNEL_BETZ_550RPM;
		break;
	default:
		break;
 8001110:	e030      	b.n	8001174 <calibrate_airspeed_LUT+0xec>
		mapped_airspeed = WINDTUNNEL_BETZ_200RPM;
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	f04f 0300 	mov.w	r3, #0
 800111a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800111e:	e02a      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_250RPM;
 8001120:	a319      	add	r3, pc, #100	@ (adr r3, 8001188 <calibrate_airspeed_LUT+0x100>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800112a:	e024      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_300RPM;
 800112c:	a318      	add	r3, pc, #96	@ (adr r3, 8001190 <calibrate_airspeed_LUT+0x108>)
 800112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001132:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001136:	e01e      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_350RPM;
 8001138:	a317      	add	r3, pc, #92	@ (adr r3, 8001198 <calibrate_airspeed_LUT+0x110>)
 800113a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001142:	e018      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_400RPM;
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b19      	ldr	r3, [pc, #100]	@ (80011b0 <calibrate_airspeed_LUT+0x128>)
 800114a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800114e:	e012      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_450RPM;
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	4b17      	ldr	r3, [pc, #92]	@ (80011b4 <calibrate_airspeed_LUT+0x12c>)
 8001156:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800115a:	e00c      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_500RPM;
 800115c:	a310      	add	r3, pc, #64	@ (adr r3, 80011a0 <calibrate_airspeed_LUT+0x118>)
 800115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001162:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001166:	e006      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_550RPM;
 8001168:	a30f      	add	r3, pc, #60	@ (adr r3, 80011a8 <calibrate_airspeed_LUT+0x120>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001172:	e000      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		break;
 8001174:	bf00      	nop
	}
	return mapped_airspeed;
 8001176:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800117a:	4610      	mov	r0, r2
 800117c:	4619      	mov	r1, r3
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	66666666 	.word	0x66666666
 800118c:	3ff26666 	.word	0x3ff26666
 8001190:	cccccccd 	.word	0xcccccccd
 8001194:	4012cccc 	.word	0x4012cccc
 8001198:	9999999a 	.word	0x9999999a
 800119c:	40211999 	.word	0x40211999
 80011a0:	cccccccd 	.word	0xcccccccd
 80011a4:	40344ccc 	.word	0x40344ccc
 80011a8:	cccccccd 	.word	0xcccccccd
 80011ac:	4038cccc 	.word	0x4038cccc
 80011b0:	40280000 	.word	0x40280000
 80011b4:	40304000 	.word	0x40304000

080011b8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t last_rx_id;

extern CAN_HandleTypeDef hcan;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08c      	sub	sp, #48	@ 0x30
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	//printf(" Callback hit!\r\n");
	CAN_RxHeaderTypeDef rx_header; //Stores the header information of the msg (e.g., message ID, length, format).
	uint8_t rx_data[8]; //Array to store the 8 bytes of data from the received CAN message.

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data) == HAL_OK){
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	f107 0214 	add.w	r2, r7, #20
 80011c8:	2100      	movs	r1, #0
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f000 ffd9 	bl	8002182 <HAL_CAN_GetRxMessage>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d10d      	bne.n	80011f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
		memcpy((void *)last_rx_data, rx_data, 8);
 80011d6:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80011d8:	461a      	mov	r2, r3
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011e2:	e882 0003 	stmia.w	r2, {r0, r1}
		last_rx_id = rx_header.StdId;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80011ea:	6013      	str	r3, [r2, #0]
		can_message_ready = 1;
 80011ec:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
	}
}
 80011f2:	bf00      	nop
 80011f4:	3730      	adds	r7, #48	@ 0x30
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000208 	.word	0x20000208
 8001200:	20000210 	.word	0x20000210
 8001204:	20000204 	.word	0x20000204

08001208 <send_can_message>:


void send_can_message(uint8_t txData[8]) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b08a      	sub	sp, #40	@ 0x28
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef tx_header;
    uint32_t tx_mailbox;

    tx_header.StdId = AIRSPEED_CAN_ID;
 8001210:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001214:	613b      	str	r3, [r7, #16]
    tx_header.ExtId = AIRSPEED_CAN_ID; // This is ignored, we are using STD IDs
 8001216:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800121a:	617b      	str	r3, [r7, #20]
    tx_header.IDE = CAN_ID_STD;
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
    tx_header.RTR = CAN_RTR_DATA;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
    tx_header.DLC = 8;
 8001224:	2308      	movs	r3, #8
 8001226:	623b      	str	r3, [r7, #32]
    tx_header.TransmitGlobalTime = DISABLE;
 8001228:	2300      	movs	r3, #0
 800122a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    if (HAL_CAN_AddTxMessage(&hcan, &tx_header, txData, &tx_mailbox) != HAL_OK){
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	f107 0110 	add.w	r1, r7, #16
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	4808      	ldr	r0, [pc, #32]	@ (800125c <send_can_message+0x54>)
 800123a:	f000 fed3 	bl	8001fe4 <HAL_CAN_AddTxMessage>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <send_can_message+0x44>
        printf(" CAN TX failed\r\n");
 8001244:	4806      	ldr	r0, [pc, #24]	@ (8001260 <send_can_message+0x58>)
 8001246:	f003 ff5f 	bl	8005108 <puts>
    } else {
        printf(" CAN Message Sent!\r\n");
    }
}
 800124a:	e002      	b.n	8001252 <send_can_message+0x4a>
        printf(" CAN Message Sent!\r\n");
 800124c:	4805      	ldr	r0, [pc, #20]	@ (8001264 <send_can_message+0x5c>)
 800124e:	f003 ff5b 	bl	8005108 <puts>
}
 8001252:	bf00      	nop
 8001254:	3728      	adds	r7, #40	@ 0x28
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000214 	.word	0x20000214
 8001260:	0800721c 	.word	0x0800721c
 8001264:	08007230 	.word	0x08007230

08001268 <_write>:
#include "main.h"

#ifdef PRINTF_OVERLOAD
// Use the handle for the UART you configured (e.g., huart1)
extern UART_HandleTypeDef huart1;
int _write(int file, char *data, int len) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
    // Transmit data via UART
    HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	b29a      	uxth	r2, r3
 8001278:	f04f 33ff 	mov.w	r3, #4294967295
 800127c:	68b9      	ldr	r1, [r7, #8]
 800127e:	4804      	ldr	r0, [pc, #16]	@ (8001290 <_write+0x28>)
 8001280:	f002 ffe8 	bl	8004254 <HAL_UART_Transmit>
    return len;
 8001284:	687b      	ldr	r3, [r7, #4]
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000290 	.word	0x20000290

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b090      	sub	sp, #64	@ 0x40
 8001298:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129a:	f000 fc15 	bl	8001ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129e:	f000 f833 	bl	8001308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a2:	f000 f937 	bl	8001514 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012a6:	f000 f8dd 	bl	8001464 <MX_I2C1_Init>
  MX_CAN_Init();
 80012aa:	f000 f873 	bl	8001394 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80012ae:	f000 f907 	bl	80014c0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //Initialize Airspeed Sensor
  struct MS4525DO_t MS4525DO;
  MS4525DO_Initialize(&MS4525DO, &hi2c1);
 80012b2:	f107 0310 	add.w	r3, r7, #16
 80012b6:	4912      	ldr	r1, [pc, #72]	@ (8001300 <main+0x6c>)
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fbe5 	bl	8000a88 <MS4525DO_Initialize>
		//	  if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 100) == HAL_OK) {
		//		  printf("Found device at address 0x%02X\r\n", addr);
		//	  }
		 // }

	  	airspeed = MS4525DO.processed_data.airspeed_mps;
 80012be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80012c2:	e9c7 2300 	strd	r2, r3, [r7]
		read_MS4525DO(&MS4525DO);
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fc10 	bl	8000af0 <read_MS4525DO>
		printf("Airspeed: %.2f m/s \r\n", airspeed );
 80012d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012d4:	480b      	ldr	r0, [pc, #44]	@ (8001304 <main+0x70>)
 80012d6:	f003 feaf 	bl	8005038 <iprintf>

		memcpy(tx_data, &airspeed, sizeof(double));
 80012da:	f107 0308 	add.w	r3, r7, #8
 80012de:	463a      	mov	r2, r7
 80012e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e4:	e883 0003 	stmia.w	r3, {r0, r1}
		send_can_message(tx_data);
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff8b 	bl	8001208 <send_can_message>
		  // Print the result
		  //printf("Received double over CAN: %f \r\n", received_double);
		  //can_message_ready = 0;
		//}

		HAL_Delay(500);
 80012f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012f6:	f000 fc49 	bl	8001b8c <HAL_Delay>
  {
 80012fa:	bf00      	nop
 80012fc:	e7df      	b.n	80012be <main+0x2a>
 80012fe:	bf00      	nop
 8001300:	2000023c 	.word	0x2000023c
 8001304:	08007294 	.word	0x08007294

08001308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b090      	sub	sp, #64	@ 0x40
 800130c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130e:	f107 0318 	add.w	r3, r7, #24
 8001312:	2228      	movs	r2, #40	@ 0x28
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f003 ffd6 	bl	80052c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800132a:	2301      	movs	r3, #1
 800132c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800132e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001332:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001334:	2300      	movs	r3, #0
 8001336:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001338:	2301      	movs	r3, #1
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133c:	2302      	movs	r3, #2
 800133e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001340:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001344:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001346:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800134a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134c:	f107 0318 	add.w	r3, r7, #24
 8001350:	4618      	mov	r0, r3
 8001352:	f002 fb1f 	bl	8003994 <HAL_RCC_OscConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800135c:	f000 f980 	bl	8001660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001360:	230f      	movs	r3, #15
 8001362:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001364:	2302      	movs	r3, #2
 8001366:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800136c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001370:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	2102      	movs	r1, #2
 800137a:	4618      	mov	r0, r3
 800137c:	f002 fd8c 	bl	8003e98 <HAL_RCC_ClockConfig>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001386:	f000 f96b 	bl	8001660 <Error_Handler>
  }
}
 800138a:	bf00      	nop
 800138c:	3740      	adds	r7, #64	@ 0x40
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	@ 0x28
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800139a:	4b30      	ldr	r3, [pc, #192]	@ (800145c <MX_CAN_Init+0xc8>)
 800139c:	4a30      	ldr	r2, [pc, #192]	@ (8001460 <MX_CAN_Init+0xcc>)
 800139e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80013a0:	4b2e      	ldr	r3, [pc, #184]	@ (800145c <MX_CAN_Init+0xc8>)
 80013a2:	2204      	movs	r2, #4
 80013a4:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80013a6:	4b2d      	ldr	r3, [pc, #180]	@ (800145c <MX_CAN_Init+0xc8>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013ac:	4b2b      	ldr	r3, [pc, #172]	@ (800145c <MX_CAN_Init+0xc8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80013b2:	4b2a      	ldr	r3, [pc, #168]	@ (800145c <MX_CAN_Init+0xc8>)
 80013b4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80013b8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80013ba:	4b28      	ldr	r3, [pc, #160]	@ (800145c <MX_CAN_Init+0xc8>)
 80013bc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80013c0:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80013c2:	4b26      	ldr	r3, [pc, #152]	@ (800145c <MX_CAN_Init+0xc8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <MX_CAN_Init+0xc8>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80013ce:	4b23      	ldr	r3, [pc, #140]	@ (800145c <MX_CAN_Init+0xc8>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80013d4:	4b21      	ldr	r3, [pc, #132]	@ (800145c <MX_CAN_Init+0xc8>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80013da:	4b20      	ldr	r3, [pc, #128]	@ (800145c <MX_CAN_Init+0xc8>)
 80013dc:	2200      	movs	r2, #0
 80013de:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80013e0:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <MX_CAN_Init+0xc8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80013e6:	481d      	ldr	r0, [pc, #116]	@ (800145c <MX_CAN_Init+0xc8>)
 80013e8:	f000 fbf4 	bl	8001bd4 <HAL_CAN_Init>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80013f2:	f000 f935 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canFilterConfig;

  canFilterConfig.FilterBank = 0;                         // Use filter bank 0
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;    // Use mask mode
 80013fa:	2300      	movs	r3, #0
 80013fc:	61bb      	str	r3, [r7, #24]
  canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;   // 32-bit scale
 80013fe:	2301      	movs	r3, #1
 8001400:	61fb      	str	r3, [r7, #28]
  canFilterConfig.FilterIdHigh = 0x0000;                 // ID doesn't matter
 8001402:	2300      	movs	r3, #0
 8001404:	603b      	str	r3, [r7, #0]
  canFilterConfig.FilterIdLow  = 0x0000;
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
  canFilterConfig.FilterMaskIdHigh = 0x0000;             // Mask = 0 = ignore all bits = allow all
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
  canFilterConfig.FilterMaskIdLow  = 0x0000;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  canFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;   // Put accepted messages in FIFO0
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]
  canFilterConfig.FilterActivation = ENABLE;
 8001416:	2301      	movs	r3, #1
 8001418:	623b      	str	r3, [r7, #32]
  canFilterConfig.SlaveStartFilterBank = 14;
 800141a:	230e      	movs	r3, #14
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24

  // Enable Filter
  if (HAL_CAN_ConfigFilter(&hcan, &canFilterConfig) != HAL_OK) {
 800141e:	463b      	mov	r3, r7
 8001420:	4619      	mov	r1, r3
 8001422:	480e      	ldr	r0, [pc, #56]	@ (800145c <MX_CAN_Init+0xc8>)
 8001424:	f000 fcd1 	bl	8001dca <HAL_CAN_ConfigFilter>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_CAN_Init+0x9e>
      Error_Handler();
 800142e:	f000 f917 	bl	8001660 <Error_Handler>
  }

  // Start CAN peripheral
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8001432:	480a      	ldr	r0, [pc, #40]	@ (800145c <MX_CAN_Init+0xc8>)
 8001434:	f000 fd92 	bl	8001f5c <HAL_CAN_Start>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_CAN_Init+0xae>
      Error_Handler();  // or print error
 800143e:	f000 f90f 	bl	8001660 <Error_Handler>
  }

  // Enable RX FIFO 0 message pending interrupt
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8001442:	2102      	movs	r1, #2
 8001444:	4805      	ldr	r0, [pc, #20]	@ (800145c <MX_CAN_Init+0xc8>)
 8001446:	f000 ffbd 	bl	80023c4 <HAL_CAN_ActivateNotification>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_CAN_Init+0xc0>
      Error_Handler();  // or print error
 8001450:	f000 f906 	bl	8001660 <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	@ 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000214 	.word	0x20000214
 8001460:	40006400 	.word	0x40006400

08001464 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001468:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800146a:	4a13      	ldr	r2, [pc, #76]	@ (80014b8 <MX_I2C1_Init+0x54>)
 800146c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800146e:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001470:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <MX_I2C1_Init+0x58>)
 8001472:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001482:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001486:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001488:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800148a:	2200      	movs	r2, #0
 800148c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800148e:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001494:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <MX_I2C1_Init+0x50>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_I2C1_Init+0x50>)
 800149c:	2200      	movs	r2, #0
 800149e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <MX_I2C1_Init+0x50>)
 80014a2:	f001 fc81 	bl	8002da8 <HAL_I2C_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014ac:	f000 f8d8 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	2000023c 	.word	0x2000023c
 80014b8:	40005400 	.word	0x40005400
 80014bc:	000186a0 	.word	0x000186a0

080014c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014c6:	4a12      	ldr	r2, [pc, #72]	@ (8001510 <MX_USART1_UART_Init+0x50>)
 80014c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ca:	4b10      	ldr	r3, [pc, #64]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014e6:	220c      	movs	r2, #12
 80014e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ea:	4b08      	ldr	r3, [pc, #32]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	@ (800150c <MX_USART1_UART_Init+0x4c>)
 80014f8:	f002 fe5c 	bl	80041b4 <HAL_UART_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001502:	f000 f8ad 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000290 	.word	0x20000290
 8001510:	40013800 	.word	0x40013800

08001514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001528:	4b49      	ldr	r3, [pc, #292]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	4a48      	ldr	r2, [pc, #288]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800152e:	f043 0310 	orr.w	r3, r3, #16
 8001532:	6193      	str	r3, [r2, #24]
 8001534:	4b46      	ldr	r3, [pc, #280]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f003 0310 	and.w	r3, r3, #16
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001540:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	4a42      	ldr	r2, [pc, #264]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001546:	f043 0320 	orr.w	r3, r3, #32
 800154a:	6193      	str	r3, [r2, #24]
 800154c:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	f003 0320 	and.w	r3, r3, #32
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001558:	4b3d      	ldr	r3, [pc, #244]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	4a3c      	ldr	r2, [pc, #240]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800155e:	f043 0304 	orr.w	r3, r3, #4
 8001562:	6193      	str	r3, [r2, #24]
 8001564:	4b3a      	ldr	r3, [pc, #232]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001570:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a36      	ldr	r2, [pc, #216]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0308 	and.w	r3, r3, #8
 8001584:	603b      	str	r3, [r7, #0]
 8001586:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800158e:	4831      	ldr	r0, [pc, #196]	@ (8001654 <MX_GPIO_Init+0x140>)
 8001590:	f001 fbf2 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8001594:	2200      	movs	r2, #0
 8001596:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800159a:	482f      	ldr	r0, [pc, #188]	@ (8001658 <MX_GPIO_Init+0x144>)
 800159c:	f001 fbec 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2120      	movs	r1, #32
 80015a4:	482d      	ldr	r0, [pc, #180]	@ (800165c <MX_GPIO_Init+0x148>)
 80015a6:	f001 fbe7 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80015aa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80015ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b8:	2302      	movs	r3, #2
 80015ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	4619      	mov	r1, r3
 80015c2:	4824      	ldr	r0, [pc, #144]	@ (8001654 <MX_GPIO_Init+0x140>)
 80015c4:	f001 fa54 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015c8:	2302      	movs	r3, #2
 80015ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015cc:	2303      	movs	r3, #3
 80015ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	4619      	mov	r1, r3
 80015d6:	4820      	ldr	r0, [pc, #128]	@ (8001658 <MX_GPIO_Init+0x144>)
 80015d8:	f001 fa4a 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015dc:	2304      	movs	r3, #4
 80015de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	4619      	mov	r1, r3
 80015ee:	481a      	ldr	r0, [pc, #104]	@ (8001658 <MX_GPIO_Init+0x144>)
 80015f0:	f001 fa3e 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80015f4:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80015f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2302      	movs	r3, #2
 8001604:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001606:	f107 0310 	add.w	r3, r7, #16
 800160a:	4619      	mov	r1, r3
 800160c:	4812      	ldr	r0, [pc, #72]	@ (8001658 <MX_GPIO_Init+0x144>)
 800160e:	f001 fa2f 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB15 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3;
 8001612:	f24c 0309 	movw	r3, #49161	@ 0xc009
 8001616:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001620:	f107 0310 	add.w	r3, r7, #16
 8001624:	4619      	mov	r1, r3
 8001626:	480d      	ldr	r0, [pc, #52]	@ (800165c <MX_GPIO_Init+0x148>)
 8001628:	f001 fa22 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800162c:	2320      	movs	r3, #32
 800162e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001630:	2301      	movs	r3, #1
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001638:	2302      	movs	r3, #2
 800163a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	4619      	mov	r1, r3
 8001642:	4806      	ldr	r0, [pc, #24]	@ (800165c <MX_GPIO_Init+0x148>)
 8001644:	f001 fa14 	bl	8002a70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001648:	bf00      	nop
 800164a:	3720      	adds	r7, #32
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40021000 	.word	0x40021000
 8001654:	40011000 	.word	0x40011000
 8001658:	40010800 	.word	0x40010800
 800165c:	40010c00 	.word	0x40010c00

08001660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001664:	b672      	cpsid	i
}
 8001666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8001668:	2201      	movs	r2, #1
 800166a:	2140      	movs	r1, #64	@ 0x40
 800166c:	4809      	ldr	r0, [pc, #36]	@ (8001694 <Error_Handler+0x34>)
 800166e:	f001 fb83 	bl	8002d78 <HAL_GPIO_WritePin>
	      HAL_Delay(500);
 8001672:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001676:	f000 fa89 	bl	8001b8c <HAL_Delay>
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2140      	movs	r1, #64	@ 0x40
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <Error_Handler+0x34>)
 8001680:	f001 fb7a 	bl	8002d78 <HAL_GPIO_WritePin>
	      HAL_Delay(500);
 8001684:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001688:	f000 fa80 	bl	8001b8c <HAL_Delay>
	 break;
 800168c:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40010800 	.word	0x40010800

08001698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800169e:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	4a14      	ldr	r2, [pc, #80]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6193      	str	r3, [r2, #24]
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c0:	61d3      	str	r3, [r2, #28]
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016c4:	69db      	ldr	r3, [r3, #28]
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016ce:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <HAL_MspInit+0x60>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	4a04      	ldr	r2, [pc, #16]	@ (80016f8 <HAL_MspInit+0x60>)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010000 	.word	0x40010000

080016fc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a20      	ldr	r2, [pc, #128]	@ (8001798 <HAL_CAN_MspInit+0x9c>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d139      	bne.n	8001790 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800171c:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <HAL_CAN_MspInit+0xa0>)
 800171e:	69db      	ldr	r3, [r3, #28]
 8001720:	4a1e      	ldr	r2, [pc, #120]	@ (800179c <HAL_CAN_MspInit+0xa0>)
 8001722:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001726:	61d3      	str	r3, [r2, #28]
 8001728:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <HAL_CAN_MspInit+0xa0>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <HAL_CAN_MspInit+0xa0>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a18      	ldr	r2, [pc, #96]	@ (800179c <HAL_CAN_MspInit+0xa0>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b16      	ldr	r3, [pc, #88]	@ (800179c <HAL_CAN_MspInit+0xa0>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800174c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001750:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	4619      	mov	r1, r3
 8001760:	480f      	ldr	r0, [pc, #60]	@ (80017a0 <HAL_CAN_MspInit+0xa4>)
 8001762:	f001 f985 	bl	8002a70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176c:	2302      	movs	r3, #2
 800176e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001770:	2303      	movs	r3, #3
 8001772:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001774:	f107 0310 	add.w	r3, r7, #16
 8001778:	4619      	mov	r1, r3
 800177a:	4809      	ldr	r0, [pc, #36]	@ (80017a0 <HAL_CAN_MspInit+0xa4>)
 800177c:	f001 f978 	bl	8002a70 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8001780:	2200      	movs	r2, #0
 8001782:	2100      	movs	r1, #0
 8001784:	2014      	movs	r0, #20
 8001786:	f001 f93c 	bl	8002a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800178a:	2014      	movs	r0, #20
 800178c:	f001 f955 	bl	8002a3a <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001790:	bf00      	nop
 8001792:	3720      	adds	r7, #32
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40006400 	.word	0x40006400
 800179c:	40021000 	.word	0x40021000
 80017a0:	40010800 	.word	0x40010800

080017a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a15      	ldr	r2, [pc, #84]	@ (8001814 <HAL_I2C_MspInit+0x70>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d123      	bne.n	800180c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c4:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_I2C_MspInit+0x74>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a13      	ldr	r2, [pc, #76]	@ (8001818 <HAL_I2C_MspInit+0x74>)
 80017ca:	f043 0308 	orr.w	r3, r3, #8
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_I2C_MspInit+0x74>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0308 	and.w	r3, r3, #8
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017dc:	23c0      	movs	r3, #192	@ 0xc0
 80017de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017e0:	2312      	movs	r3, #18
 80017e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e4:	2303      	movs	r3, #3
 80017e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e8:	f107 0310 	add.w	r3, r7, #16
 80017ec:	4619      	mov	r1, r3
 80017ee:	480b      	ldr	r0, [pc, #44]	@ (800181c <HAL_I2C_MspInit+0x78>)
 80017f0:	f001 f93e 	bl	8002a70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <HAL_I2C_MspInit+0x74>)
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	4a07      	ldr	r2, [pc, #28]	@ (8001818 <HAL_I2C_MspInit+0x74>)
 80017fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017fe:	61d3      	str	r3, [r2, #28]
 8001800:	4b05      	ldr	r3, [pc, #20]	@ (8001818 <HAL_I2C_MspInit+0x74>)
 8001802:	69db      	ldr	r3, [r3, #28]
 8001804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001808:	60bb      	str	r3, [r7, #8]
 800180a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800180c:	bf00      	nop
 800180e:	3720      	adds	r7, #32
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40005400 	.word	0x40005400
 8001818:	40021000 	.word	0x40021000
 800181c:	40010c00 	.word	0x40010c00

08001820 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a1c      	ldr	r2, [pc, #112]	@ (80018ac <HAL_UART_MspInit+0x8c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d131      	bne.n	80018a4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001840:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <HAL_UART_MspInit+0x90>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	4a1a      	ldr	r2, [pc, #104]	@ (80018b0 <HAL_UART_MspInit+0x90>)
 8001846:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800184a:	6193      	str	r3, [r2, #24]
 800184c:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <HAL_UART_MspInit+0x90>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <HAL_UART_MspInit+0x90>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a14      	ldr	r2, [pc, #80]	@ (80018b0 <HAL_UART_MspInit+0x90>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <HAL_UART_MspInit+0x90>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001870:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001874:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	4619      	mov	r1, r3
 8001884:	480b      	ldr	r0, [pc, #44]	@ (80018b4 <HAL_UART_MspInit+0x94>)
 8001886:	f001 f8f3 	bl	8002a70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800188a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800188e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	4619      	mov	r1, r3
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <HAL_UART_MspInit+0x94>)
 80018a0:	f001 f8e6 	bl	8002a70 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80018a4:	bf00      	nop
 80018a6:	3720      	adds	r7, #32
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40013800 	.word	0x40013800
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40010800 	.word	0x40010800

080018b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018bc:	bf00      	nop
 80018be:	e7fd      	b.n	80018bc <NMI_Handler+0x4>

080018c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <HardFault_Handler+0x4>

080018c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <MemManage_Handler+0x4>

080018d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <BusFault_Handler+0x4>

080018d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <UsageFault_Handler+0x4>

080018e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001908:	f000 f924 	bl	8001b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}

08001910 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001914:	4802      	ldr	r0, [pc, #8]	@ (8001920 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001916:	f000 fd7a 	bl	800240e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000214 	.word	0x20000214

08001924 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return 1;
 8001928:	2301      	movs	r3, #1
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr

08001932 <_kill>:

int _kill(int pid, int sig)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800193c:	f003 fd16 	bl	800536c <__errno>
 8001940:	4603      	mov	r3, r0
 8001942:	2216      	movs	r2, #22
 8001944:	601a      	str	r2, [r3, #0]
  return -1;
 8001946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <_exit>:

void _exit (int status)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800195a:	f04f 31ff 	mov.w	r1, #4294967295
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff ffe7 	bl	8001932 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <_exit+0x12>

08001968 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e00a      	b.n	8001990 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800197a:	f3af 8000 	nop.w
 800197e:	4601      	mov	r1, r0
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	60ba      	str	r2, [r7, #8]
 8001986:	b2ca      	uxtb	r2, r1
 8001988:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	3301      	adds	r3, #1
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	429a      	cmp	r2, r3
 8001996:	dbf0      	blt.n	800197a <_read+0x12>
  }

  return len;
 8001998:	687b      	ldr	r3, [r7, #4]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr

080019b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c8:	605a      	str	r2, [r3, #4]
  return 0;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr

080019d6 <_isatty>:

int _isatty(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019de:	2301      	movs	r3, #1
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b085      	sub	sp, #20
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
	...

08001a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	@ (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a18:	4b13      	ldr	r3, [pc, #76]	@ (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	@ (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a34:	f003 fc9a 	bl	800536c <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a44:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	@ (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	@ (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a56:	68fb      	ldr	r3, [r7, #12]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20005000 	.word	0x20005000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	200002d8 	.word	0x200002d8
 8001a6c:	20000430 	.word	0x20000430

08001a70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a7c:	f7ff fff8 	bl	8001a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a80:	480b      	ldr	r0, [pc, #44]	@ (8001ab0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a82:	490c      	ldr	r1, [pc, #48]	@ (8001ab4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a84:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a88:	e002      	b.n	8001a90 <LoopCopyDataInit>

08001a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8e:	3304      	adds	r3, #4

08001a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a94:	d3f9      	bcc.n	8001a8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a96:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a98:	4c09      	ldr	r4, [pc, #36]	@ (8001ac0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a9c:	e001      	b.n	8001aa2 <LoopFillZerobss>

08001a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa0:	3204      	adds	r2, #4

08001aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa4:	d3fb      	bcc.n	8001a9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aa6:	f003 fc67 	bl	8005378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aaa:	f7ff fbf3 	bl	8001294 <main>
  bx lr
 8001aae:	4770      	bx	lr
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001ab8:	08007658 	.word	0x08007658
  ldr r2, =_sbss
 8001abc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001ac0:	2000042c 	.word	0x2000042c

08001ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC1_2_IRQHandler>
	...

08001ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001acc:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <HAL_Init+0x28>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a07      	ldr	r2, [pc, #28]	@ (8001af0 <HAL_Init+0x28>)
 8001ad2:	f043 0310 	orr.w	r3, r3, #16
 8001ad6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad8:	2003      	movs	r0, #3
 8001ada:	f000 ff87 	bl	80029ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ade:	200f      	movs	r0, #15
 8001ae0:	f000 f808 	bl	8001af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae4:	f7ff fdd8 	bl	8001698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40022000 	.word	0x40022000

08001af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <HAL_InitTick+0x54>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <HAL_InitTick+0x58>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 ff9f 	bl	8002a56 <HAL_SYSTICK_Config>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00e      	b.n	8001b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d80a      	bhi.n	8001b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b30:	f000 ff67 	bl	8002a02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b34:	4a06      	ldr	r2, [pc, #24]	@ (8001b50 <HAL_InitTick+0x5c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	20000008 	.word	0x20000008
 8001b50:	20000004 	.word	0x20000004

08001b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b05      	ldr	r3, [pc, #20]	@ (8001b70 <HAL_IncTick+0x1c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a03      	ldr	r2, [pc, #12]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	20000008 	.word	0x20000008
 8001b74:	200002dc 	.word	0x200002dc

08001b78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b02      	ldr	r3, [pc, #8]	@ (8001b88 <HAL_GetTick+0x10>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	200002dc 	.word	0x200002dc

08001b8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff fff0 	bl	8001b78 <HAL_GetTick>
 8001b98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba4:	d005      	beq.n	8001bb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_Delay+0x44>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bb2:	bf00      	nop
 8001bb4:	f7ff ffe0 	bl	8001b78 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d8f7      	bhi.n	8001bb4 <HAL_Delay+0x28>
  {
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000008 	.word	0x20000008

08001bd4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e0ed      	b.n	8001dc2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d102      	bne.n	8001bf8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff fd82 	bl	80016fc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c08:	f7ff ffb6 	bl	8001b78 <HAL_GetTick>
 8001c0c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c0e:	e012      	b.n	8001c36 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c10:	f7ff ffb2 	bl	8001b78 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b0a      	cmp	r3, #10
 8001c1c:	d90b      	bls.n	8001c36 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c22:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2205      	movs	r2, #5
 8001c2e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0c5      	b.n	8001dc2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0e5      	beq.n	8001c10 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 0202 	bic.w	r2, r2, #2
 8001c52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c54:	f7ff ff90 	bl	8001b78 <HAL_GetTick>
 8001c58:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c5a:	e012      	b.n	8001c82 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c5c:	f7ff ff8c 	bl	8001b78 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b0a      	cmp	r3, #10
 8001c68:	d90b      	bls.n	8001c82 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2205      	movs	r2, #5
 8001c7a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e09f      	b.n	8001dc2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1e5      	bne.n	8001c5c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	7e1b      	ldrb	r3, [r3, #24]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d108      	bne.n	8001caa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	e007      	b.n	8001cba <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	7e5b      	ldrb	r3, [r3, #25]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d108      	bne.n	8001cd4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	e007      	b.n	8001ce4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ce2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	7e9b      	ldrb	r3, [r3, #26]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d108      	bne.n	8001cfe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f042 0220 	orr.w	r2, r2, #32
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	e007      	b.n	8001d0e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f022 0220 	bic.w	r2, r2, #32
 8001d0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	7edb      	ldrb	r3, [r3, #27]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d108      	bne.n	8001d28 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 0210 	bic.w	r2, r2, #16
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	e007      	b.n	8001d38 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 0210 	orr.w	r2, r2, #16
 8001d36:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	7f1b      	ldrb	r3, [r3, #28]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d108      	bne.n	8001d52 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0208 	orr.w	r2, r2, #8
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	e007      	b.n	8001d62 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0208 	bic.w	r2, r2, #8
 8001d60:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	7f5b      	ldrb	r3, [r3, #29]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d108      	bne.n	8001d7c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f042 0204 	orr.w	r2, r2, #4
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	e007      	b.n	8001d8c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0204 	bic.w	r2, r2, #4
 8001d8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	695b      	ldr	r3, [r3, #20]
 8001da0:	ea42 0103 	orr.w	r1, r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	1e5a      	subs	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	430a      	orrs	r2, r1
 8001db0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b087      	sub	sp, #28
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
 8001dd2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001de2:	7cfb      	ldrb	r3, [r7, #19]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d003      	beq.n	8001df0 <HAL_CAN_ConfigFilter+0x26>
 8001de8:	7cfb      	ldrb	r3, [r7, #19]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	f040 80aa 	bne.w	8001f44 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001df6:	f043 0201 	orr.w	r2, r3, #1
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	f003 031f 	and.w	r3, r3, #31
 8001e08:	2201      	movs	r2, #1
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d123      	bne.n	8001e72 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	43db      	mvns	r3, r3
 8001e34:	401a      	ands	r2, r3
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e4c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	3248      	adds	r2, #72	@ 0x48
 8001e52:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e66:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e68:	6979      	ldr	r1, [r7, #20]
 8001e6a:	3348      	adds	r3, #72	@ 0x48
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	440b      	add	r3, r1
 8001e70:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d122      	bne.n	8001ec0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	431a      	orrs	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e9a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	3248      	adds	r2, #72	@ 0x48
 8001ea0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001eb4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001eb6:	6979      	ldr	r1, [r7, #20]
 8001eb8:	3348      	adds	r3, #72	@ 0x48
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	440b      	add	r3, r1
 8001ebe:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d109      	bne.n	8001edc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001eda:	e007      	b.n	8001eec <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d109      	bne.n	8001f08 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	43db      	mvns	r3, r3
 8001efe:	401a      	ands	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001f06:	e007      	b.n	8001f18 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	431a      	orrs	r2, r3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d107      	bne.n	8001f30 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f36:	f023 0201 	bic.w	r2, r3, #1
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	e006      	b.n	8001f52 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f48:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
  }
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d12e      	bne.n	8001fce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2202      	movs	r2, #2
 8001f74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 0201 	bic.w	r2, r2, #1
 8001f86:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f88:	f7ff fdf6 	bl	8001b78 <HAL_GetTick>
 8001f8c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f8e:	e012      	b.n	8001fb6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f90:	f7ff fdf2 	bl	8001b78 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b0a      	cmp	r3, #10
 8001f9c:	d90b      	bls.n	8001fb6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2205      	movs	r2, #5
 8001fae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e012      	b.n	8001fdc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1e5      	bne.n	8001f90 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e006      	b.n	8001fdc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
  }
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b089      	sub	sp, #36	@ 0x24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ff8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002002:	7ffb      	ldrb	r3, [r7, #31]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d003      	beq.n	8002010 <HAL_CAN_AddTxMessage+0x2c>
 8002008:	7ffb      	ldrb	r3, [r7, #31]
 800200a:	2b02      	cmp	r3, #2
 800200c:	f040 80ad 	bne.w	800216a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10a      	bne.n	8002030 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002020:	2b00      	cmp	r3, #0
 8002022:	d105      	bne.n	8002030 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 8095 	beq.w	800215a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	0e1b      	lsrs	r3, r3, #24
 8002034:	f003 0303 	and.w	r3, r3, #3
 8002038:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800203a:	2201      	movs	r2, #1
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	409a      	lsls	r2, r3
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10d      	bne.n	8002068 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002056:	68f9      	ldr	r1, [r7, #12]
 8002058:	6809      	ldr	r1, [r1, #0]
 800205a:	431a      	orrs	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	3318      	adds	r3, #24
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	440b      	add	r3, r1
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	e00f      	b.n	8002088 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002072:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002078:	68f9      	ldr	r1, [r7, #12]
 800207a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800207c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	3318      	adds	r3, #24
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	440b      	add	r3, r1
 8002086:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6819      	ldr	r1, [r3, #0]
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3318      	adds	r3, #24
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	440b      	add	r3, r1
 8002098:	3304      	adds	r3, #4
 800209a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	7d1b      	ldrb	r3, [r3, #20]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d111      	bne.n	80020c8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	3318      	adds	r3, #24
 80020ac:	011b      	lsls	r3, r3, #4
 80020ae:	4413      	add	r3, r2
 80020b0:	3304      	adds	r3, #4
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	6811      	ldr	r1, [r2, #0]
 80020b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	3318      	adds	r3, #24
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	440b      	add	r3, r1
 80020c4:	3304      	adds	r3, #4
 80020c6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3307      	adds	r3, #7
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	061a      	lsls	r2, r3, #24
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3306      	adds	r3, #6
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	041b      	lsls	r3, r3, #16
 80020d8:	431a      	orrs	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3305      	adds	r3, #5
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	021b      	lsls	r3, r3, #8
 80020e2:	4313      	orrs	r3, r2
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	3204      	adds	r2, #4
 80020e8:	7812      	ldrb	r2, [r2, #0]
 80020ea:	4610      	mov	r0, r2
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	6811      	ldr	r1, [r2, #0]
 80020f0:	ea43 0200 	orr.w	r2, r3, r0
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	011b      	lsls	r3, r3, #4
 80020f8:	440b      	add	r3, r1
 80020fa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80020fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3303      	adds	r3, #3
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	061a      	lsls	r2, r3, #24
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3302      	adds	r3, #2
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	041b      	lsls	r3, r3, #16
 8002110:	431a      	orrs	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3301      	adds	r3, #1
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	4313      	orrs	r3, r2
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	7812      	ldrb	r2, [r2, #0]
 8002120:	4610      	mov	r0, r2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	6811      	ldr	r1, [r2, #0]
 8002126:	ea43 0200 	orr.w	r2, r3, r0
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	011b      	lsls	r3, r3, #4
 800212e:	440b      	add	r3, r1
 8002130:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002134:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	3318      	adds	r3, #24
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	4413      	add	r3, r2
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	6811      	ldr	r1, [r2, #0]
 8002148:	f043 0201 	orr.w	r2, r3, #1
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	3318      	adds	r3, #24
 8002150:	011b      	lsls	r3, r3, #4
 8002152:	440b      	add	r3, r1
 8002154:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002156:	2300      	movs	r3, #0
 8002158:	e00e      	b.n	8002178 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e006      	b.n	8002178 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800216e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
  }
}
 8002178:	4618      	mov	r0, r3
 800217a:	3724      	adds	r7, #36	@ 0x24
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr

08002182 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002182:	b480      	push	{r7}
 8002184:	b087      	sub	sp, #28
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002196:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002198:	7dfb      	ldrb	r3, [r7, #23]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d003      	beq.n	80021a6 <HAL_CAN_GetRxMessage+0x24>
 800219e:	7dfb      	ldrb	r3, [r7, #23]
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	f040 8103 	bne.w	80023ac <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10e      	bne.n	80021ca <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d116      	bne.n	80021e8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e0f7      	b.n	80023ba <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	f003 0303 	and.w	r3, r3, #3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d107      	bne.n	80021e8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021dc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e0e8      	b.n	80023ba <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	331b      	adds	r3, #27
 80021f0:	011b      	lsls	r3, r3, #4
 80021f2:	4413      	add	r3, r2
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0204 	and.w	r2, r3, #4
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d10c      	bne.n	8002220 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	331b      	adds	r3, #27
 800220e:	011b      	lsls	r3, r3, #4
 8002210:	4413      	add	r3, r2
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	0d5b      	lsrs	r3, r3, #21
 8002216:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	e00b      	b.n	8002238 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	331b      	adds	r3, #27
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	4413      	add	r3, r2
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	08db      	lsrs	r3, r3, #3
 8002230:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	331b      	adds	r3, #27
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	4413      	add	r3, r2
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0202 	and.w	r2, r3, #2
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	331b      	adds	r3, #27
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	4413      	add	r3, r2
 800225a:	3304      	adds	r3, #4
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2208      	movs	r2, #8
 800226a:	611a      	str	r2, [r3, #16]
 800226c:	e00b      	b.n	8002286 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	331b      	adds	r3, #27
 8002276:	011b      	lsls	r3, r3, #4
 8002278:	4413      	add	r3, r2
 800227a:	3304      	adds	r3, #4
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 020f 	and.w	r2, r3, #15
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	331b      	adds	r3, #27
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	4413      	add	r3, r2
 8002292:	3304      	adds	r3, #4
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	0a1b      	lsrs	r3, r3, #8
 8002298:	b2da      	uxtb	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	331b      	adds	r3, #27
 80022a6:	011b      	lsls	r3, r3, #4
 80022a8:	4413      	add	r3, r2
 80022aa:	3304      	adds	r3, #4
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	0c1b      	lsrs	r3, r3, #16
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	4413      	add	r3, r2
 80022c0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	4413      	add	r3, r2
 80022d6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	0a1a      	lsrs	r2, r3, #8
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	3301      	adds	r3, #1
 80022e2:	b2d2      	uxtb	r2, r2
 80022e4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	4413      	add	r3, r2
 80022f0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	0c1a      	lsrs	r2, r3, #16
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	3302      	adds	r3, #2
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	011b      	lsls	r3, r3, #4
 8002308:	4413      	add	r3, r2
 800230a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	0e1a      	lsrs	r2, r3, #24
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	3303      	adds	r3, #3
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	4413      	add	r3, r2
 8002324:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	3304      	adds	r3, #4
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	4413      	add	r3, r2
 800233c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	0a1a      	lsrs	r2, r3, #8
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	3305      	adds	r3, #5
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	4413      	add	r3, r2
 8002356:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	0c1a      	lsrs	r2, r3, #16
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	3306      	adds	r3, #6
 8002362:	b2d2      	uxtb	r2, r2
 8002364:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	4413      	add	r3, r2
 8002370:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	0e1a      	lsrs	r2, r3, #24
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	3307      	adds	r3, #7
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d108      	bne.n	8002398 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f042 0220 	orr.w	r2, r2, #32
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	e007      	b.n	80023a8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691a      	ldr	r2, [r3, #16]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0220 	orr.w	r2, r2, #32
 80023a6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	e006      	b.n	80023ba <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
  }
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	371c      	adds	r7, #28
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr

080023c4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d002      	beq.n	80023e2 <HAL_CAN_ActivateNotification+0x1e>
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d109      	bne.n	80023f6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6959      	ldr	r1, [r3, #20]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	e006      	b.n	8002404 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
  }
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr

0800240e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b08a      	sub	sp, #40	@ 0x28
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800244a:	6a3b      	ldr	r3, [r7, #32]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	2b00      	cmp	r3, #0
 8002452:	d07c      	beq.n	800254e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d023      	beq.n	80024a6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2201      	movs	r2, #1
 8002464:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f983 	bl	800277c <HAL_CAN_TxMailbox0CompleteCallback>
 8002476:	e016      	b.n	80024a6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b00      	cmp	r3, #0
 8002480:	d004      	beq.n	800248c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002484:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002488:	627b      	str	r3, [r7, #36]	@ 0x24
 800248a:	e00c      	b.n	80024a6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d004      	beq.n	80024a0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002498:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
 800249e:	e002      	b.n	80024a6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 f986 	bl	80027b2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d024      	beq.n	80024fa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024b8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d003      	beq.n	80024cc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f962 	bl	800278e <HAL_CAN_TxMailbox1CompleteCallback>
 80024ca:	e016      	b.n	80024fa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d004      	beq.n	80024e0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80024de:	e00c      	b.n	80024fa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d004      	beq.n	80024f4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f2:	e002      	b.n	80024fa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f965 	bl	80027c4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d024      	beq.n	800254e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800250c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 f941 	bl	80027a0 <HAL_CAN_TxMailbox2CompleteCallback>
 800251e:	e016      	b.n	800254e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002530:	627b      	str	r3, [r7, #36]	@ 0x24
 8002532:	e00c      	b.n	800254e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d004      	beq.n	8002548 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800253e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002544:	627b      	str	r3, [r7, #36]	@ 0x24
 8002546:	e002      	b.n	800254e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 f944 	bl	80027d6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	f003 0308 	and.w	r3, r3, #8
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00c      	beq.n	8002572 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f003 0310 	and.w	r3, r3, #16
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002568:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2210      	movs	r2, #16
 8002570:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00b      	beq.n	8002594 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	2b00      	cmp	r3, #0
 8002584:	d006      	beq.n	8002594 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2208      	movs	r2, #8
 800258c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f92a 	bl	80027e8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002594:	6a3b      	ldr	r3, [r7, #32]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d009      	beq.n	80025b2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 0303 	and.w	r3, r3, #3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7fe fe03 	bl	80011b8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80025b2:	6a3b      	ldr	r3, [r7, #32]
 80025b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00c      	beq.n	80025d6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	f003 0310 	and.w	r3, r3, #16
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d007      	beq.n	80025d6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80025c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025cc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2210      	movs	r2, #16
 80025d4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80025d6:	6a3b      	ldr	r3, [r7, #32]
 80025d8:	f003 0320 	and.w	r3, r3, #32
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00b      	beq.n	80025f8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d006      	beq.n	80025f8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2208      	movs	r2, #8
 80025f0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f90a 	bl	800280c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80025f8:	6a3b      	ldr	r3, [r7, #32]
 80025fa:	f003 0310 	and.w	r3, r3, #16
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d009      	beq.n	8002616 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b00      	cmp	r3, #0
 800260e:	d002      	beq.n	8002616 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 f8f2 	bl	80027fa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00b      	beq.n	8002638 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	2b00      	cmp	r3, #0
 8002628:	d006      	beq.n	8002638 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2210      	movs	r2, #16
 8002630:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f8f3 	bl	800281e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	2b00      	cmp	r3, #0
 800264a:	d006      	beq.n	800265a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2208      	movs	r2, #8
 8002652:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f8eb 	bl	8002830 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d07b      	beq.n	800275c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	f003 0304 	and.w	r3, r3, #4
 800266a:	2b00      	cmp	r3, #0
 800266c:	d072      	beq.n	8002754 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800266e:	6a3b      	ldr	r3, [r7, #32]
 8002670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002674:	2b00      	cmp	r3, #0
 8002676:	d008      	beq.n	800268a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002690:	2b00      	cmp	r3, #0
 8002692:	d008      	beq.n	80026a6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	f043 0302 	orr.w	r3, r3, #2
 80026a4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80026a6:	6a3b      	ldr	r3, [r7, #32]
 80026a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d008      	beq.n	80026c2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	f043 0304 	orr.w	r3, r3, #4
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d043      	beq.n	8002754 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d03e      	beq.n	8002754 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026dc:	2b60      	cmp	r3, #96	@ 0x60
 80026de:	d02b      	beq.n	8002738 <HAL_CAN_IRQHandler+0x32a>
 80026e0:	2b60      	cmp	r3, #96	@ 0x60
 80026e2:	d82e      	bhi.n	8002742 <HAL_CAN_IRQHandler+0x334>
 80026e4:	2b50      	cmp	r3, #80	@ 0x50
 80026e6:	d022      	beq.n	800272e <HAL_CAN_IRQHandler+0x320>
 80026e8:	2b50      	cmp	r3, #80	@ 0x50
 80026ea:	d82a      	bhi.n	8002742 <HAL_CAN_IRQHandler+0x334>
 80026ec:	2b40      	cmp	r3, #64	@ 0x40
 80026ee:	d019      	beq.n	8002724 <HAL_CAN_IRQHandler+0x316>
 80026f0:	2b40      	cmp	r3, #64	@ 0x40
 80026f2:	d826      	bhi.n	8002742 <HAL_CAN_IRQHandler+0x334>
 80026f4:	2b30      	cmp	r3, #48	@ 0x30
 80026f6:	d010      	beq.n	800271a <HAL_CAN_IRQHandler+0x30c>
 80026f8:	2b30      	cmp	r3, #48	@ 0x30
 80026fa:	d822      	bhi.n	8002742 <HAL_CAN_IRQHandler+0x334>
 80026fc:	2b10      	cmp	r3, #16
 80026fe:	d002      	beq.n	8002706 <HAL_CAN_IRQHandler+0x2f8>
 8002700:	2b20      	cmp	r3, #32
 8002702:	d005      	beq.n	8002710 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002704:	e01d      	b.n	8002742 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002708:	f043 0308 	orr.w	r3, r3, #8
 800270c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800270e:	e019      	b.n	8002744 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002712:	f043 0310 	orr.w	r3, r3, #16
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002718:	e014      	b.n	8002744 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800271a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271c:	f043 0320 	orr.w	r3, r3, #32
 8002720:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002722:	e00f      	b.n	8002744 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800272a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800272c:	e00a      	b.n	8002744 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002736:	e005      	b.n	8002744 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002740:	e000      	b.n	8002744 <HAL_CAN_IRQHandler+0x336>
            break;
 8002742:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699a      	ldr	r2, [r3, #24]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002752:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2204      	movs	r2, #4
 800275a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800275c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f867 	bl	8002842 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002774:	bf00      	nop
 8002776:	3728      	adds	r7, #40	@ 0x28
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr

080027d6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002870:	4013      	ands	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800287c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002886:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	60d3      	str	r3, [r2, #12]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a0:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <__NVIC_GetPriorityGrouping+0x18>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	0a1b      	lsrs	r3, r3, #8
 80028a6:	f003 0307 	and.w	r3, r3, #7
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	db0b      	blt.n	80028e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f003 021f 	and.w	r2, r3, #31
 80028d0:	4906      	ldr	r1, [pc, #24]	@ (80028ec <__NVIC_EnableIRQ+0x34>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	2001      	movs	r0, #1
 80028da:	fa00 f202 	lsl.w	r2, r0, r2
 80028de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100

080028f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	db0a      	blt.n	800291a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	b2da      	uxtb	r2, r3
 8002908:	490c      	ldr	r1, [pc, #48]	@ (800293c <__NVIC_SetPriority+0x4c>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	0112      	lsls	r2, r2, #4
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	440b      	add	r3, r1
 8002914:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002918:	e00a      	b.n	8002930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4908      	ldr	r1, [pc, #32]	@ (8002940 <__NVIC_SetPriority+0x50>)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	3b04      	subs	r3, #4
 8002928:	0112      	lsls	r2, r2, #4
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	440b      	add	r3, r1
 800292e:	761a      	strb	r2, [r3, #24]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	e000e100 	.word	0xe000e100
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	@ 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	f1c3 0307 	rsb	r3, r3, #7
 800295e:	2b04      	cmp	r3, #4
 8002960:	bf28      	it	cs
 8002962:	2304      	movcs	r3, #4
 8002964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3304      	adds	r3, #4
 800296a:	2b06      	cmp	r3, #6
 800296c:	d902      	bls.n	8002974 <NVIC_EncodePriority+0x30>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3b03      	subs	r3, #3
 8002972:	e000      	b.n	8002976 <NVIC_EncodePriority+0x32>
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	401a      	ands	r2, r3
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800298c:	f04f 31ff 	mov.w	r1, #4294967295
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43d9      	mvns	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	4313      	orrs	r3, r2
         );
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3724      	adds	r7, #36	@ 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029b8:	d301      	bcc.n	80029be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ba:	2301      	movs	r3, #1
 80029bc:	e00f      	b.n	80029de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029be:	4a0a      	ldr	r2, [pc, #40]	@ (80029e8 <SysTick_Config+0x40>)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029c6:	210f      	movs	r1, #15
 80029c8:	f04f 30ff 	mov.w	r0, #4294967295
 80029cc:	f7ff ff90 	bl	80028f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d0:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <SysTick_Config+0x40>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029d6:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <SysTick_Config+0x40>)
 80029d8:	2207      	movs	r2, #7
 80029da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	e000e010 	.word	0xe000e010

080029ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7ff ff2d 	bl	8002854 <__NVIC_SetPriorityGrouping>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	4603      	mov	r3, r0
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
 8002a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a14:	f7ff ff42 	bl	800289c <__NVIC_GetPriorityGrouping>
 8002a18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	68b9      	ldr	r1, [r7, #8]
 8002a1e:	6978      	ldr	r0, [r7, #20]
 8002a20:	f7ff ff90 	bl	8002944 <NVIC_EncodePriority>
 8002a24:	4602      	mov	r2, r0
 8002a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff ff5f 	bl	80028f0 <__NVIC_SetPriority>
}
 8002a32:	bf00      	nop
 8002a34:	3718      	adds	r7, #24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b082      	sub	sp, #8
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	4603      	mov	r3, r0
 8002a42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff35 	bl	80028b8 <__NVIC_EnableIRQ>
}
 8002a4e:	bf00      	nop
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7ff ffa2 	bl	80029a8 <SysTick_Config>
 8002a64:	4603      	mov	r3, r0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
	...

08002a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b08b      	sub	sp, #44	@ 0x2c
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a82:	e169      	b.n	8002d58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a84:	2201      	movs	r2, #1
 8002a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	f040 8158 	bne.w	8002d52 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	4a9a      	ldr	r2, [pc, #616]	@ (8002d10 <HAL_GPIO_Init+0x2a0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d05e      	beq.n	8002b6a <HAL_GPIO_Init+0xfa>
 8002aac:	4a98      	ldr	r2, [pc, #608]	@ (8002d10 <HAL_GPIO_Init+0x2a0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d875      	bhi.n	8002b9e <HAL_GPIO_Init+0x12e>
 8002ab2:	4a98      	ldr	r2, [pc, #608]	@ (8002d14 <HAL_GPIO_Init+0x2a4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d058      	beq.n	8002b6a <HAL_GPIO_Init+0xfa>
 8002ab8:	4a96      	ldr	r2, [pc, #600]	@ (8002d14 <HAL_GPIO_Init+0x2a4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d86f      	bhi.n	8002b9e <HAL_GPIO_Init+0x12e>
 8002abe:	4a96      	ldr	r2, [pc, #600]	@ (8002d18 <HAL_GPIO_Init+0x2a8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d052      	beq.n	8002b6a <HAL_GPIO_Init+0xfa>
 8002ac4:	4a94      	ldr	r2, [pc, #592]	@ (8002d18 <HAL_GPIO_Init+0x2a8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d869      	bhi.n	8002b9e <HAL_GPIO_Init+0x12e>
 8002aca:	4a94      	ldr	r2, [pc, #592]	@ (8002d1c <HAL_GPIO_Init+0x2ac>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d04c      	beq.n	8002b6a <HAL_GPIO_Init+0xfa>
 8002ad0:	4a92      	ldr	r2, [pc, #584]	@ (8002d1c <HAL_GPIO_Init+0x2ac>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d863      	bhi.n	8002b9e <HAL_GPIO_Init+0x12e>
 8002ad6:	4a92      	ldr	r2, [pc, #584]	@ (8002d20 <HAL_GPIO_Init+0x2b0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d046      	beq.n	8002b6a <HAL_GPIO_Init+0xfa>
 8002adc:	4a90      	ldr	r2, [pc, #576]	@ (8002d20 <HAL_GPIO_Init+0x2b0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d85d      	bhi.n	8002b9e <HAL_GPIO_Init+0x12e>
 8002ae2:	2b12      	cmp	r3, #18
 8002ae4:	d82a      	bhi.n	8002b3c <HAL_GPIO_Init+0xcc>
 8002ae6:	2b12      	cmp	r3, #18
 8002ae8:	d859      	bhi.n	8002b9e <HAL_GPIO_Init+0x12e>
 8002aea:	a201      	add	r2, pc, #4	@ (adr r2, 8002af0 <HAL_GPIO_Init+0x80>)
 8002aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af0:	08002b6b 	.word	0x08002b6b
 8002af4:	08002b45 	.word	0x08002b45
 8002af8:	08002b57 	.word	0x08002b57
 8002afc:	08002b99 	.word	0x08002b99
 8002b00:	08002b9f 	.word	0x08002b9f
 8002b04:	08002b9f 	.word	0x08002b9f
 8002b08:	08002b9f 	.word	0x08002b9f
 8002b0c:	08002b9f 	.word	0x08002b9f
 8002b10:	08002b9f 	.word	0x08002b9f
 8002b14:	08002b9f 	.word	0x08002b9f
 8002b18:	08002b9f 	.word	0x08002b9f
 8002b1c:	08002b9f 	.word	0x08002b9f
 8002b20:	08002b9f 	.word	0x08002b9f
 8002b24:	08002b9f 	.word	0x08002b9f
 8002b28:	08002b9f 	.word	0x08002b9f
 8002b2c:	08002b9f 	.word	0x08002b9f
 8002b30:	08002b9f 	.word	0x08002b9f
 8002b34:	08002b4d 	.word	0x08002b4d
 8002b38:	08002b61 	.word	0x08002b61
 8002b3c:	4a79      	ldr	r2, [pc, #484]	@ (8002d24 <HAL_GPIO_Init+0x2b4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d013      	beq.n	8002b6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b42:	e02c      	b.n	8002b9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	623b      	str	r3, [r7, #32]
          break;
 8002b4a:	e029      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	3304      	adds	r3, #4
 8002b52:	623b      	str	r3, [r7, #32]
          break;
 8002b54:	e024      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	3308      	adds	r3, #8
 8002b5c:	623b      	str	r3, [r7, #32]
          break;
 8002b5e:	e01f      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	330c      	adds	r3, #12
 8002b66:	623b      	str	r3, [r7, #32]
          break;
 8002b68:	e01a      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d102      	bne.n	8002b78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b72:	2304      	movs	r3, #4
 8002b74:	623b      	str	r3, [r7, #32]
          break;
 8002b76:	e013      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d105      	bne.n	8002b8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b80:	2308      	movs	r3, #8
 8002b82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	69fa      	ldr	r2, [r7, #28]
 8002b88:	611a      	str	r2, [r3, #16]
          break;
 8002b8a:	e009      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b8c:	2308      	movs	r3, #8
 8002b8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69fa      	ldr	r2, [r7, #28]
 8002b94:	615a      	str	r2, [r3, #20]
          break;
 8002b96:	e003      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	623b      	str	r3, [r7, #32]
          break;
 8002b9c:	e000      	b.n	8002ba0 <HAL_GPIO_Init+0x130>
          break;
 8002b9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	2bff      	cmp	r3, #255	@ 0xff
 8002ba4:	d801      	bhi.n	8002baa <HAL_GPIO_Init+0x13a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	e001      	b.n	8002bae <HAL_GPIO_Init+0x13e>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3304      	adds	r3, #4
 8002bae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2bff      	cmp	r3, #255	@ 0xff
 8002bb4:	d802      	bhi.n	8002bbc <HAL_GPIO_Init+0x14c>
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	e002      	b.n	8002bc2 <HAL_GPIO_Init+0x152>
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	3b08      	subs	r3, #8
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	210f      	movs	r1, #15
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	401a      	ands	r2, r3
 8002bd4:	6a39      	ldr	r1, [r7, #32]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 80b1 	beq.w	8002d52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002bf0:	4b4d      	ldr	r3, [pc, #308]	@ (8002d28 <HAL_GPIO_Init+0x2b8>)
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	4a4c      	ldr	r2, [pc, #304]	@ (8002d28 <HAL_GPIO_Init+0x2b8>)
 8002bf6:	f043 0301 	orr.w	r3, r3, #1
 8002bfa:	6193      	str	r3, [r2, #24]
 8002bfc:	4b4a      	ldr	r3, [pc, #296]	@ (8002d28 <HAL_GPIO_Init+0x2b8>)
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c08:	4a48      	ldr	r2, [pc, #288]	@ (8002d2c <HAL_GPIO_Init+0x2bc>)
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	089b      	lsrs	r3, r3, #2
 8002c0e:	3302      	adds	r3, #2
 8002c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	f003 0303 	and.w	r3, r3, #3
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	220f      	movs	r2, #15
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a40      	ldr	r2, [pc, #256]	@ (8002d30 <HAL_GPIO_Init+0x2c0>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d013      	beq.n	8002c5c <HAL_GPIO_Init+0x1ec>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a3f      	ldr	r2, [pc, #252]	@ (8002d34 <HAL_GPIO_Init+0x2c4>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d00d      	beq.n	8002c58 <HAL_GPIO_Init+0x1e8>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a3e      	ldr	r2, [pc, #248]	@ (8002d38 <HAL_GPIO_Init+0x2c8>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d007      	beq.n	8002c54 <HAL_GPIO_Init+0x1e4>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a3d      	ldr	r2, [pc, #244]	@ (8002d3c <HAL_GPIO_Init+0x2cc>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d101      	bne.n	8002c50 <HAL_GPIO_Init+0x1e0>
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e006      	b.n	8002c5e <HAL_GPIO_Init+0x1ee>
 8002c50:	2304      	movs	r3, #4
 8002c52:	e004      	b.n	8002c5e <HAL_GPIO_Init+0x1ee>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e002      	b.n	8002c5e <HAL_GPIO_Init+0x1ee>
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <HAL_GPIO_Init+0x1ee>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c60:	f002 0203 	and.w	r2, r2, #3
 8002c64:	0092      	lsls	r2, r2, #2
 8002c66:	4093      	lsls	r3, r2
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c6e:	492f      	ldr	r1, [pc, #188]	@ (8002d2c <HAL_GPIO_Init+0x2bc>)
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	3302      	adds	r3, #2
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d006      	beq.n	8002c96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c88:	4b2d      	ldr	r3, [pc, #180]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	492c      	ldr	r1, [pc, #176]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	608b      	str	r3, [r1, #8]
 8002c94:	e006      	b.n	8002ca4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c96:	4b2a      	ldr	r3, [pc, #168]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	4928      	ldr	r1, [pc, #160]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cb0:	4b23      	ldr	r3, [pc, #140]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cb2:	68da      	ldr	r2, [r3, #12]
 8002cb4:	4922      	ldr	r1, [pc, #136]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	60cb      	str	r3, [r1, #12]
 8002cbc:	e006      	b.n	8002ccc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cbe:	4b20      	ldr	r3, [pc, #128]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	491e      	ldr	r1, [pc, #120]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d006      	beq.n	8002ce6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	4918      	ldr	r1, [pc, #96]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	604b      	str	r3, [r1, #4]
 8002ce4:	e006      	b.n	8002cf4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ce6:	4b16      	ldr	r3, [pc, #88]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	43db      	mvns	r3, r3
 8002cee:	4914      	ldr	r1, [pc, #80]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d021      	beq.n	8002d44 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d00:	4b0f      	ldr	r3, [pc, #60]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	490e      	ldr	r1, [pc, #56]	@ (8002d40 <HAL_GPIO_Init+0x2d0>)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	600b      	str	r3, [r1, #0]
 8002d0c:	e021      	b.n	8002d52 <HAL_GPIO_Init+0x2e2>
 8002d0e:	bf00      	nop
 8002d10:	10320000 	.word	0x10320000
 8002d14:	10310000 	.word	0x10310000
 8002d18:	10220000 	.word	0x10220000
 8002d1c:	10210000 	.word	0x10210000
 8002d20:	10120000 	.word	0x10120000
 8002d24:	10110000 	.word	0x10110000
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40010000 	.word	0x40010000
 8002d30:	40010800 	.word	0x40010800
 8002d34:	40010c00 	.word	0x40010c00
 8002d38:	40011000 	.word	0x40011000
 8002d3c:	40011400 	.word	0x40011400
 8002d40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d44:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <HAL_GPIO_Init+0x304>)
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	4909      	ldr	r1, [pc, #36]	@ (8002d74 <HAL_GPIO_Init+0x304>)
 8002d4e:	4013      	ands	r3, r2
 8002d50:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	3301      	adds	r3, #1
 8002d56:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f47f ae8e 	bne.w	8002a84 <HAL_GPIO_Init+0x14>
  }
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	372c      	adds	r7, #44	@ 0x2c
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40010400 	.word	0x40010400

08002d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	460b      	mov	r3, r1
 8002d82:	807b      	strh	r3, [r7, #2]
 8002d84:	4613      	mov	r3, r2
 8002d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d88:	787b      	ldrb	r3, [r7, #1]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d8e:	887a      	ldrh	r2, [r7, #2]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d94:	e003      	b.n	8002d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d96:	887b      	ldrh	r3, [r7, #2]
 8002d98:	041a      	lsls	r2, r3, #16
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	611a      	str	r2, [r3, #16]
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e12b      	b.n	8003012 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d106      	bne.n	8002dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7fe fce8 	bl	80017a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2224      	movs	r2, #36	@ 0x24
 8002dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0201 	bic.w	r2, r2, #1
 8002dea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e0c:	f001 f98c 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 8002e10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	4a81      	ldr	r2, [pc, #516]	@ (800301c <HAL_I2C_Init+0x274>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d807      	bhi.n	8002e2c <HAL_I2C_Init+0x84>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4a80      	ldr	r2, [pc, #512]	@ (8003020 <HAL_I2C_Init+0x278>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	bf94      	ite	ls
 8002e24:	2301      	movls	r3, #1
 8002e26:	2300      	movhi	r3, #0
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	e006      	b.n	8002e3a <HAL_I2C_Init+0x92>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a7d      	ldr	r2, [pc, #500]	@ (8003024 <HAL_I2C_Init+0x27c>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	bf94      	ite	ls
 8002e34:	2301      	movls	r3, #1
 8002e36:	2300      	movhi	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e0e7      	b.n	8003012 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	4a78      	ldr	r2, [pc, #480]	@ (8003028 <HAL_I2C_Init+0x280>)
 8002e46:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4a:	0c9b      	lsrs	r3, r3, #18
 8002e4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	4a6a      	ldr	r2, [pc, #424]	@ (800301c <HAL_I2C_Init+0x274>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d802      	bhi.n	8002e7c <HAL_I2C_Init+0xd4>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	e009      	b.n	8002e90 <HAL_I2C_Init+0xe8>
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e82:	fb02 f303 	mul.w	r3, r2, r3
 8002e86:	4a69      	ldr	r2, [pc, #420]	@ (800302c <HAL_I2C_Init+0x284>)
 8002e88:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8c:	099b      	lsrs	r3, r3, #6
 8002e8e:	3301      	adds	r3, #1
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	430b      	orrs	r3, r1
 8002e96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ea2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	495c      	ldr	r1, [pc, #368]	@ (800301c <HAL_I2C_Init+0x274>)
 8002eac:	428b      	cmp	r3, r1
 8002eae:	d819      	bhi.n	8002ee4 <HAL_I2C_Init+0x13c>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	1e59      	subs	r1, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ebe:	1c59      	adds	r1, r3, #1
 8002ec0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ec4:	400b      	ands	r3, r1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_I2C_Init+0x138>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	1e59      	subs	r1, r3, #1
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ed8:	3301      	adds	r3, #1
 8002eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ede:	e051      	b.n	8002f84 <HAL_I2C_Init+0x1dc>
 8002ee0:	2304      	movs	r3, #4
 8002ee2:	e04f      	b.n	8002f84 <HAL_I2C_Init+0x1dc>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d111      	bne.n	8002f10 <HAL_I2C_Init+0x168>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1e58      	subs	r0, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6859      	ldr	r1, [r3, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	440b      	add	r3, r1
 8002efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efe:	3301      	adds	r3, #1
 8002f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	bf0c      	ite	eq
 8002f08:	2301      	moveq	r3, #1
 8002f0a:	2300      	movne	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	e012      	b.n	8002f36 <HAL_I2C_Init+0x18e>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	1e58      	subs	r0, r3, #1
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	0099      	lsls	r1, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f26:	3301      	adds	r3, #1
 8002f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	bf0c      	ite	eq
 8002f30:	2301      	moveq	r3, #1
 8002f32:	2300      	movne	r3, #0
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_I2C_Init+0x196>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e022      	b.n	8002f84 <HAL_I2C_Init+0x1dc>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10e      	bne.n	8002f64 <HAL_I2C_Init+0x1bc>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	1e58      	subs	r0, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6859      	ldr	r1, [r3, #4]
 8002f4e:	460b      	mov	r3, r1
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	440b      	add	r3, r1
 8002f54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f58:	3301      	adds	r3, #1
 8002f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f62:	e00f      	b.n	8002f84 <HAL_I2C_Init+0x1dc>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	1e58      	subs	r0, r3, #1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6859      	ldr	r1, [r3, #4]
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	0099      	lsls	r1, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f84:	6879      	ldr	r1, [r7, #4]
 8002f86:	6809      	ldr	r1, [r1, #0]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69da      	ldr	r2, [r3, #28]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6911      	ldr	r1, [r2, #16]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	68d2      	ldr	r2, [r2, #12]
 8002fbe:	4311      	orrs	r1, r2
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6812      	ldr	r2, [r2, #0]
 8002fc4:	430b      	orrs	r3, r1
 8002fc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	695a      	ldr	r2, [r3, #20]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0201 	orr.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	000186a0 	.word	0x000186a0
 8003020:	001e847f 	.word	0x001e847f
 8003024:	003d08ff 	.word	0x003d08ff
 8003028:	431bde83 	.word	0x431bde83
 800302c:	10624dd3 	.word	0x10624dd3

08003030 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08c      	sub	sp, #48	@ 0x30
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	607a      	str	r2, [r7, #4]
 800303a:	461a      	mov	r2, r3
 800303c:	460b      	mov	r3, r1
 800303e:	817b      	strh	r3, [r7, #10]
 8003040:	4613      	mov	r3, r2
 8003042:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003048:	f7fe fd96 	bl	8001b78 <HAL_GetTick>
 800304c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b20      	cmp	r3, #32
 8003058:	f040 824b 	bne.w	80034f2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800305c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	2319      	movs	r3, #25
 8003062:	2201      	movs	r2, #1
 8003064:	497f      	ldr	r1, [pc, #508]	@ (8003264 <HAL_I2C_Master_Receive+0x234>)
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 fb1c 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003072:	2302      	movs	r3, #2
 8003074:	e23e      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_I2C_Master_Receive+0x54>
 8003080:	2302      	movs	r3, #2
 8003082:	e237      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b01      	cmp	r3, #1
 8003098:	d007      	beq.n	80030aa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f042 0201 	orr.w	r2, r2, #1
 80030a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2222      	movs	r2, #34	@ 0x22
 80030be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2210      	movs	r2, #16
 80030c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	893a      	ldrh	r2, [r7, #8]
 80030da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4a5f      	ldr	r2, [pc, #380]	@ (8003268 <HAL_I2C_Master_Receive+0x238>)
 80030ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030ec:	8979      	ldrh	r1, [r7, #10]
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 fa08 	bl	8003508 <I2C_MasterRequestRead>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e1f8      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003106:	2b00      	cmp	r3, #0
 8003108:	d113      	bne.n	8003132 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e1cc      	b.n	80034cc <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003136:	2b01      	cmp	r3, #1
 8003138:	d11e      	bne.n	8003178 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003148:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800314a:	b672      	cpsid	i
}
 800314c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800314e:	2300      	movs	r3, #0
 8003150:	61bb      	str	r3, [r7, #24]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	61bb      	str	r3, [r7, #24]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	61bb      	str	r3, [r7, #24]
 8003162:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003172:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003174:	b662      	cpsie	i
}
 8003176:	e035      	b.n	80031e4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317c:	2b02      	cmp	r3, #2
 800317e:	d11e      	bne.n	80031be <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800318e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003190:	b672      	cpsid	i
}
 8003192:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	617b      	str	r3, [r7, #20]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	617b      	str	r3, [r7, #20]
 80031a8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80031ba:	b662      	cpsie	i
}
 80031bc:	e012      	b.n	80031e4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ce:	2300      	movs	r3, #0
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80031e4:	e172      	b.n	80034cc <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	f200 811f 	bhi.w	800342e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d123      	bne.n	8003240 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 fb6b 	bl	80038d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e173      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	691a      	ldr	r2, [r3, #16]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003228:	3b01      	subs	r3, #1
 800322a:	b29a      	uxth	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800323e:	e145      	b.n	80034cc <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003244:	2b02      	cmp	r3, #2
 8003246:	d152      	bne.n	80032ee <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800324e:	2200      	movs	r2, #0
 8003250:	4906      	ldr	r1, [pc, #24]	@ (800326c <HAL_I2C_Master_Receive+0x23c>)
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 fa26 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d008      	beq.n	8003270 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e148      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
 8003262:	bf00      	nop
 8003264:	00100002 	.word	0x00100002
 8003268:	ffff0000 	.word	0xffff0000
 800326c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003270:	b672      	cpsid	i
}
 8003272:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003282:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a0:	3b01      	subs	r3, #1
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	3b01      	subs	r3, #1
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80032b6:	b662      	cpsie	i
}
 80032b8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	691a      	ldr	r2, [r3, #16]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d6:	3b01      	subs	r3, #1
 80032d8:	b29a      	uxth	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	3b01      	subs	r3, #1
 80032e6:	b29a      	uxth	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032ec:	e0ee      	b.n	80034cc <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f4:	2200      	movs	r2, #0
 80032f6:	4981      	ldr	r1, [pc, #516]	@ (80034fc <HAL_I2C_Master_Receive+0x4cc>)
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 f9d3 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0f5      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003316:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003318:	b672      	cpsid	i
}
 800331a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	3b01      	subs	r3, #1
 8003348:	b29a      	uxth	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800334e:	4b6c      	ldr	r3, [pc, #432]	@ (8003500 <HAL_I2C_Master_Receive+0x4d0>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	08db      	lsrs	r3, r3, #3
 8003354:	4a6b      	ldr	r2, [pc, #428]	@ (8003504 <HAL_I2C_Master_Receive+0x4d4>)
 8003356:	fba2 2303 	umull	r2, r3, r2, r3
 800335a:	0a1a      	lsrs	r2, r3, #8
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	00da      	lsls	r2, r3, #3
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	3b01      	subs	r3, #1
 800336c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d118      	bne.n	80033a6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2220      	movs	r2, #32
 800337e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	f043 0220 	orr.w	r2, r3, #32
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003396:	b662      	cpsie	i
}
 8003398:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e0a6      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	f003 0304 	and.w	r3, r3, #4
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d1d9      	bne.n	8003368 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80033f6:	b662      	cpsie	i
}
 80033f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800342c:	e04e      	b.n	80034cc <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800342e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003430:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	f000 fa50 	bl	80038d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e058      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b04      	cmp	r3, #4
 8003480:	d124      	bne.n	80034cc <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003486:	2b03      	cmp	r3, #3
 8003488:	d107      	bne.n	800349a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003498:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	691a      	ldr	r2, [r3, #16]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	b2d2      	uxtb	r2, r2
 80034a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b6:	3b01      	subs	r3, #1
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f47f ae88 	bne.w	80031e6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034ee:	2300      	movs	r3, #0
 80034f0:	e000      	b.n	80034f4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80034f2:	2302      	movs	r3, #2
  }
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3728      	adds	r7, #40	@ 0x28
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	00010004 	.word	0x00010004
 8003500:	20000000 	.word	0x20000000
 8003504:	14f8b589 	.word	0x14f8b589

08003508 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b088      	sub	sp, #32
 800350c:	af02      	add	r7, sp, #8
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	607a      	str	r2, [r7, #4]
 8003512:	603b      	str	r3, [r7, #0]
 8003514:	460b      	mov	r3, r1
 8003516:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800352c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	2b08      	cmp	r3, #8
 8003532:	d006      	beq.n	8003542 <I2C_MasterRequestRead+0x3a>
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d003      	beq.n	8003542 <I2C_MasterRequestRead+0x3a>
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003540:	d108      	bne.n	8003554 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	e00b      	b.n	800356c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003558:	2b11      	cmp	r3, #17
 800355a:	d107      	bne.n	800356c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800356a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 f893 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00d      	beq.n	80035a0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003592:	d103      	bne.n	800359c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800359a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e079      	b.n	8003694 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035a8:	d108      	bne.n	80035bc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035aa:	897b      	ldrh	r3, [r7, #10]
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	611a      	str	r2, [r3, #16]
 80035ba:	e05f      	b.n	800367c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035bc:	897b      	ldrh	r3, [r7, #10]
 80035be:	11db      	asrs	r3, r3, #7
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	f003 0306 	and.w	r3, r3, #6
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	f063 030f 	orn	r3, r3, #15
 80035cc:	b2da      	uxtb	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	4930      	ldr	r1, [pc, #192]	@ (800369c <I2C_MasterRequestRead+0x194>)
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 f8dc 	bl	8003798 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e054      	b.n	8003694 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035ea:	897b      	ldrh	r3, [r7, #10]
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	4929      	ldr	r1, [pc, #164]	@ (80036a0 <I2C_MasterRequestRead+0x198>)
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f8cc 	bl	8003798 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e044      	b.n	8003694 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800362e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f831 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00d      	beq.n	8003664 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003656:	d103      	bne.n	8003660 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800365e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e017      	b.n	8003694 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003664:	897b      	ldrh	r3, [r7, #10]
 8003666:	11db      	asrs	r3, r3, #7
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f003 0306 	and.w	r3, r3, #6
 800366e:	b2db      	uxtb	r3, r3
 8003670:	f063 030e 	orn	r3, r3, #14
 8003674:	b2da      	uxtb	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	4907      	ldr	r1, [pc, #28]	@ (80036a0 <I2C_MasterRequestRead+0x198>)
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f000 f888 	bl	8003798 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e000      	b.n	8003694 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	00010008 	.word	0x00010008
 80036a0:	00010002 	.word	0x00010002

080036a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036b4:	e048      	b.n	8003748 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036bc:	d044      	beq.n	8003748 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036be:	f7fe fa5b 	bl	8001b78 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d302      	bcc.n	80036d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d139      	bne.n	8003748 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	0c1b      	lsrs	r3, r3, #16
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d10d      	bne.n	80036fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	43da      	mvns	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4013      	ands	r3, r2
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	461a      	mov	r2, r3
 80036f8:	e00c      	b.n	8003714 <I2C_WaitOnFlagUntilTimeout+0x70>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	43da      	mvns	r2, r3
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	4013      	ands	r3, r2
 8003706:	b29b      	uxth	r3, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	bf0c      	ite	eq
 800370c:	2301      	moveq	r3, #1
 800370e:	2300      	movne	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	429a      	cmp	r2, r3
 8003718:	d116      	bne.n	8003748 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2220      	movs	r2, #32
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003734:	f043 0220 	orr.w	r2, r3, #32
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e023      	b.n	8003790 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	0c1b      	lsrs	r3, r3, #16
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b01      	cmp	r3, #1
 8003750:	d10d      	bne.n	800376e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	695b      	ldr	r3, [r3, #20]
 8003758:	43da      	mvns	r2, r3
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	4013      	ands	r3, r2
 800375e:	b29b      	uxth	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	bf0c      	ite	eq
 8003764:	2301      	moveq	r3, #1
 8003766:	2300      	movne	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	461a      	mov	r2, r3
 800376c:	e00c      	b.n	8003788 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	43da      	mvns	r2, r3
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	4013      	ands	r3, r2
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf0c      	ite	eq
 8003780:	2301      	moveq	r3, #1
 8003782:	2300      	movne	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	461a      	mov	r2, r3
 8003788:	79fb      	ldrb	r3, [r7, #7]
 800378a:	429a      	cmp	r2, r3
 800378c:	d093      	beq.n	80036b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
 80037a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037a6:	e071      	b.n	800388c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b6:	d123      	bne.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	f043 0204 	orr.w	r2, r3, #4
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e067      	b.n	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003806:	d041      	beq.n	800388c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003808:	f7fe f9b6 	bl	8001b78 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	429a      	cmp	r2, r3
 8003816:	d302      	bcc.n	800381e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d136      	bne.n	800388c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	0c1b      	lsrs	r3, r3, #16
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b01      	cmp	r3, #1
 8003826:	d10c      	bne.n	8003842 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	43da      	mvns	r2, r3
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	4013      	ands	r3, r2
 8003834:	b29b      	uxth	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	bf14      	ite	ne
 800383a:	2301      	movne	r3, #1
 800383c:	2300      	moveq	r3, #0
 800383e:	b2db      	uxtb	r3, r3
 8003840:	e00b      	b.n	800385a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	43da      	mvns	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4013      	ands	r3, r2
 800384e:	b29b      	uxth	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	bf14      	ite	ne
 8003854:	2301      	movne	r3, #1
 8003856:	2300      	moveq	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d016      	beq.n	800388c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	f043 0220 	orr.w	r2, r3, #32
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e021      	b.n	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	0c1b      	lsrs	r3, r3, #16
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d10c      	bne.n	80038b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	43da      	mvns	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	4013      	ands	r3, r2
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf14      	ite	ne
 80038a8:	2301      	movne	r3, #1
 80038aa:	2300      	moveq	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	e00b      	b.n	80038c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	43da      	mvns	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	4013      	ands	r3, r2
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	bf14      	ite	ne
 80038c2:	2301      	movne	r3, #1
 80038c4:	2300      	moveq	r3, #0
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f47f af6d 	bne.w	80037a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038e4:	e049      	b.n	800397a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f003 0310 	and.w	r3, r3, #16
 80038f0:	2b10      	cmp	r3, #16
 80038f2:	d119      	bne.n	8003928 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f06f 0210 	mvn.w	r2, #16
 80038fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e030      	b.n	800398a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003928:	f7fe f926 	bl	8001b78 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	429a      	cmp	r2, r3
 8003936:	d302      	bcc.n	800393e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d11d      	bne.n	800397a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003948:	2b40      	cmp	r3, #64	@ 0x40
 800394a:	d016      	beq.n	800397a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2220      	movs	r2, #32
 8003956:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	f043 0220 	orr.w	r2, r3, #32
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e007      	b.n	800398a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003984:	2b40      	cmp	r3, #64	@ 0x40
 8003986:	d1ae      	bne.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e272      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 8087 	beq.w	8003ac2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039b4:	4b92      	ldr	r3, [pc, #584]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f003 030c 	and.w	r3, r3, #12
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d00c      	beq.n	80039da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039c0:	4b8f      	ldr	r3, [pc, #572]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 030c 	and.w	r3, r3, #12
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d112      	bne.n	80039f2 <HAL_RCC_OscConfig+0x5e>
 80039cc:	4b8c      	ldr	r3, [pc, #560]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d8:	d10b      	bne.n	80039f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039da:	4b89      	ldr	r3, [pc, #548]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d06c      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x12c>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d168      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e24c      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039fa:	d106      	bne.n	8003a0a <HAL_RCC_OscConfig+0x76>
 80039fc:	4b80      	ldr	r3, [pc, #512]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a7f      	ldr	r2, [pc, #508]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a06:	6013      	str	r3, [r2, #0]
 8003a08:	e02e      	b.n	8003a68 <HAL_RCC_OscConfig+0xd4>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCC_OscConfig+0x98>
 8003a12:	4b7b      	ldr	r3, [pc, #492]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a7a      	ldr	r2, [pc, #488]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	4b78      	ldr	r3, [pc, #480]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a77      	ldr	r2, [pc, #476]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	e01d      	b.n	8003a68 <HAL_RCC_OscConfig+0xd4>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a34:	d10c      	bne.n	8003a50 <HAL_RCC_OscConfig+0xbc>
 8003a36:	4b72      	ldr	r3, [pc, #456]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a71      	ldr	r2, [pc, #452]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b6f      	ldr	r3, [pc, #444]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a6e      	ldr	r2, [pc, #440]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	e00b      	b.n	8003a68 <HAL_RCC_OscConfig+0xd4>
 8003a50:	4b6b      	ldr	r3, [pc, #428]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a6a      	ldr	r2, [pc, #424]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	4b68      	ldr	r3, [pc, #416]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a67      	ldr	r2, [pc, #412]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d013      	beq.n	8003a98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a70:	f7fe f882 	bl	8001b78 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a78:	f7fe f87e 	bl	8001b78 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b64      	cmp	r3, #100	@ 0x64
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e200      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0f0      	beq.n	8003a78 <HAL_RCC_OscConfig+0xe4>
 8003a96:	e014      	b.n	8003ac2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a98:	f7fe f86e 	bl	8001b78 <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa0:	f7fe f86a 	bl	8001b78 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b64      	cmp	r3, #100	@ 0x64
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e1ec      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ab2:	4b53      	ldr	r3, [pc, #332]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f0      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x10c>
 8003abe:	e000      	b.n	8003ac2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d063      	beq.n	8003b96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ace:	4b4c      	ldr	r3, [pc, #304]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00b      	beq.n	8003af2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ada:	4b49      	ldr	r3, [pc, #292]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f003 030c 	and.w	r3, r3, #12
 8003ae2:	2b08      	cmp	r3, #8
 8003ae4:	d11c      	bne.n	8003b20 <HAL_RCC_OscConfig+0x18c>
 8003ae6:	4b46      	ldr	r3, [pc, #280]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d116      	bne.n	8003b20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af2:	4b43      	ldr	r3, [pc, #268]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d005      	beq.n	8003b0a <HAL_RCC_OscConfig+0x176>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d001      	beq.n	8003b0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e1c0      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	4939      	ldr	r1, [pc, #228]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b1e:	e03a      	b.n	8003b96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d020      	beq.n	8003b6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b28:	4b36      	ldr	r3, [pc, #216]	@ (8003c04 <HAL_RCC_OscConfig+0x270>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b2e:	f7fe f823 	bl	8001b78 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b36:	f7fe f81f 	bl	8001b78 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e1a1      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b48:	4b2d      	ldr	r3, [pc, #180]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f0      	beq.n	8003b36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b54:	4b2a      	ldr	r3, [pc, #168]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	00db      	lsls	r3, r3, #3
 8003b62:	4927      	ldr	r1, [pc, #156]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	600b      	str	r3, [r1, #0]
 8003b68:	e015      	b.n	8003b96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b6a:	4b26      	ldr	r3, [pc, #152]	@ (8003c04 <HAL_RCC_OscConfig+0x270>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7fe f802 	bl	8001b78 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b78:	f7fd fffe 	bl	8001b78 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e180      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d03a      	beq.n	8003c18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d019      	beq.n	8003bde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003baa:	4b17      	ldr	r3, [pc, #92]	@ (8003c08 <HAL_RCC_OscConfig+0x274>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb0:	f7fd ffe2 	bl	8001b78 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb8:	f7fd ffde 	bl	8001b78 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e160      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bca:	4b0d      	ldr	r3, [pc, #52]	@ (8003c00 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bd6:	2001      	movs	r0, #1
 8003bd8:	f000 face 	bl	8004178 <RCC_Delay>
 8003bdc:	e01c      	b.n	8003c18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bde:	4b0a      	ldr	r3, [pc, #40]	@ (8003c08 <HAL_RCC_OscConfig+0x274>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be4:	f7fd ffc8 	bl	8001b78 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bea:	e00f      	b.n	8003c0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bec:	f7fd ffc4 	bl	8001b78 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d908      	bls.n	8003c0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e146      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	42420000 	.word	0x42420000
 8003c08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c0c:	4b92      	ldr	r3, [pc, #584]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1e9      	bne.n	8003bec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0304 	and.w	r3, r3, #4
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 80a6 	beq.w	8003d72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c26:	2300      	movs	r3, #0
 8003c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c2a:	4b8b      	ldr	r3, [pc, #556]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10d      	bne.n	8003c52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c36:	4b88      	ldr	r3, [pc, #544]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	4a87      	ldr	r2, [pc, #540]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c40:	61d3      	str	r3, [r2, #28]
 8003c42:	4b85      	ldr	r3, [pc, #532]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c4a:	60bb      	str	r3, [r7, #8]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c52:	4b82      	ldr	r3, [pc, #520]	@ (8003e5c <HAL_RCC_OscConfig+0x4c8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d118      	bne.n	8003c90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c5e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e5c <HAL_RCC_OscConfig+0x4c8>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a7e      	ldr	r2, [pc, #504]	@ (8003e5c <HAL_RCC_OscConfig+0x4c8>)
 8003c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c6a:	f7fd ff85 	bl	8001b78 <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c72:	f7fd ff81 	bl	8001b78 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b64      	cmp	r3, #100	@ 0x64
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e103      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c84:	4b75      	ldr	r3, [pc, #468]	@ (8003e5c <HAL_RCC_OscConfig+0x4c8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d106      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x312>
 8003c98:	4b6f      	ldr	r3, [pc, #444]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	4a6e      	ldr	r2, [pc, #440]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	6213      	str	r3, [r2, #32]
 8003ca4:	e02d      	b.n	8003d02 <HAL_RCC_OscConfig+0x36e>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x334>
 8003cae:	4b6a      	ldr	r3, [pc, #424]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	4a69      	ldr	r2, [pc, #420]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cb4:	f023 0301 	bic.w	r3, r3, #1
 8003cb8:	6213      	str	r3, [r2, #32]
 8003cba:	4b67      	ldr	r3, [pc, #412]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	4a66      	ldr	r2, [pc, #408]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	f023 0304 	bic.w	r3, r3, #4
 8003cc4:	6213      	str	r3, [r2, #32]
 8003cc6:	e01c      	b.n	8003d02 <HAL_RCC_OscConfig+0x36e>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2b05      	cmp	r3, #5
 8003cce:	d10c      	bne.n	8003cea <HAL_RCC_OscConfig+0x356>
 8003cd0:	4b61      	ldr	r3, [pc, #388]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	4a60      	ldr	r2, [pc, #384]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cd6:	f043 0304 	orr.w	r3, r3, #4
 8003cda:	6213      	str	r3, [r2, #32]
 8003cdc:	4b5e      	ldr	r3, [pc, #376]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	4a5d      	ldr	r2, [pc, #372]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003ce2:	f043 0301 	orr.w	r3, r3, #1
 8003ce6:	6213      	str	r3, [r2, #32]
 8003ce8:	e00b      	b.n	8003d02 <HAL_RCC_OscConfig+0x36e>
 8003cea:	4b5b      	ldr	r3, [pc, #364]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4a5a      	ldr	r2, [pc, #360]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cf0:	f023 0301 	bic.w	r3, r3, #1
 8003cf4:	6213      	str	r3, [r2, #32]
 8003cf6:	4b58      	ldr	r3, [pc, #352]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	4a57      	ldr	r2, [pc, #348]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003cfc:	f023 0304 	bic.w	r3, r3, #4
 8003d00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d015      	beq.n	8003d36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0a:	f7fd ff35 	bl	8001b78 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fd ff31 	bl	8001b78 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e0b1      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d28:	4b4b      	ldr	r3, [pc, #300]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0ee      	beq.n	8003d12 <HAL_RCC_OscConfig+0x37e>
 8003d34:	e014      	b.n	8003d60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d36:	f7fd ff1f 	bl	8001b78 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d3c:	e00a      	b.n	8003d54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d3e:	f7fd ff1b 	bl	8001b78 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e09b      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d54:	4b40      	ldr	r3, [pc, #256]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1ee      	bne.n	8003d3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d60:	7dfb      	ldrb	r3, [r7, #23]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d105      	bne.n	8003d72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d66:	4b3c      	ldr	r3, [pc, #240]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	4a3b      	ldr	r2, [pc, #236]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003d6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 8087 	beq.w	8003e8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d7c:	4b36      	ldr	r3, [pc, #216]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	d061      	beq.n	8003e4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d146      	bne.n	8003e1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d90:	4b33      	ldr	r3, [pc, #204]	@ (8003e60 <HAL_RCC_OscConfig+0x4cc>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d96:	f7fd feef 	bl	8001b78 <HAL_GetTick>
 8003d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d9c:	e008      	b.n	8003db0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9e:	f7fd feeb 	bl	8001b78 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e06d      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003db0:	4b29      	ldr	r3, [pc, #164]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1f0      	bne.n	8003d9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dc4:	d108      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003dc6:	4b24      	ldr	r3, [pc, #144]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	4921      	ldr	r1, [pc, #132]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a19      	ldr	r1, [r3, #32]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de8:	430b      	orrs	r3, r1
 8003dea:	491b      	ldr	r1, [pc, #108]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003df0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e60 <HAL_RCC_OscConfig+0x4cc>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df6:	f7fd febf 	bl	8001b78 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfe:	f7fd febb 	bl	8001b78 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e03d      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e10:	4b11      	ldr	r3, [pc, #68]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x46a>
 8003e1c:	e035      	b.n	8003e8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e1e:	4b10      	ldr	r3, [pc, #64]	@ (8003e60 <HAL_RCC_OscConfig+0x4cc>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e24:	f7fd fea8 	bl	8001b78 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e2c:	f7fd fea4 	bl	8001b78 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e026      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e3e:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x498>
 8003e4a:	e01e      	b.n	8003e8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	69db      	ldr	r3, [r3, #28]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d107      	bne.n	8003e64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e019      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	40007000 	.word	0x40007000
 8003e60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e64:	4b0b      	ldr	r3, [pc, #44]	@ (8003e94 <HAL_RCC_OscConfig+0x500>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d106      	bne.n	8003e86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d001      	beq.n	8003e8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40021000 	.word	0x40021000

08003e98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0d0      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eac:	4b6a      	ldr	r3, [pc, #424]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d910      	bls.n	8003edc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eba:	4b67      	ldr	r3, [pc, #412]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f023 0207 	bic.w	r2, r3, #7
 8003ec2:	4965      	ldr	r1, [pc, #404]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eca:	4b63      	ldr	r3, [pc, #396]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d001      	beq.n	8003edc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e0b8      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d020      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ef4:	4b59      	ldr	r3, [pc, #356]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	4a58      	ldr	r2, [pc, #352]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003efe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f0c:	4b53      	ldr	r3, [pc, #332]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	4a52      	ldr	r2, [pc, #328]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f12:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f18:	4b50      	ldr	r3, [pc, #320]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	494d      	ldr	r1, [pc, #308]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d040      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3e:	4b47      	ldr	r3, [pc, #284]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d115      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e07f      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d107      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f56:	4b41      	ldr	r3, [pc, #260]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d109      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e073      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f66:	4b3d      	ldr	r3, [pc, #244]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e06b      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f76:	4b39      	ldr	r3, [pc, #228]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f023 0203 	bic.w	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	4936      	ldr	r1, [pc, #216]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f88:	f7fd fdf6 	bl	8001b78 <HAL_GetTick>
 8003f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f90:	f7fd fdf2 	bl	8001b78 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e053      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f003 020c 	and.w	r2, r3, #12
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d1eb      	bne.n	8003f90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b27      	ldr	r3, [pc, #156]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d210      	bcs.n	8003fe8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b24      	ldr	r3, [pc, #144]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f023 0207 	bic.w	r2, r3, #7
 8003fce:	4922      	ldr	r1, [pc, #136]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd6:	4b20      	ldr	r3, [pc, #128]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e032      	b.n	800404e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff4:	4b19      	ldr	r3, [pc, #100]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	4916      	ldr	r1, [pc, #88]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8004002:	4313      	orrs	r3, r2
 8004004:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004012:	4b12      	ldr	r3, [pc, #72]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	490e      	ldr	r1, [pc, #56]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	4313      	orrs	r3, r2
 8004024:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004026:	f000 f821 	bl	800406c <HAL_RCC_GetSysClockFreq>
 800402a:	4602      	mov	r2, r0
 800402c:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	490a      	ldr	r1, [pc, #40]	@ (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 8004038:	5ccb      	ldrb	r3, [r1, r3]
 800403a:	fa22 f303 	lsr.w	r3, r2, r3
 800403e:	4a09      	ldr	r2, [pc, #36]	@ (8004064 <HAL_RCC_ClockConfig+0x1cc>)
 8004040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004042:	4b09      	ldr	r3, [pc, #36]	@ (8004068 <HAL_RCC_ClockConfig+0x1d0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f7fd fd54 	bl	8001af4 <HAL_InitTick>

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40022000 	.word	0x40022000
 800405c:	40021000 	.word	0x40021000
 8004060:	080072ac 	.word	0x080072ac
 8004064:	20000000 	.word	0x20000000
 8004068:	20000004 	.word	0x20000004

0800406c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800406c:	b480      	push	{r7}
 800406e:	b087      	sub	sp, #28
 8004070:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004072:	2300      	movs	r3, #0
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	2300      	movs	r3, #0
 8004078:	60bb      	str	r3, [r7, #8]
 800407a:	2300      	movs	r3, #0
 800407c:	617b      	str	r3, [r7, #20]
 800407e:	2300      	movs	r3, #0
 8004080:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004082:	2300      	movs	r3, #0
 8004084:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004086:	4b1e      	ldr	r3, [pc, #120]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x94>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b04      	cmp	r3, #4
 8004094:	d002      	beq.n	800409c <HAL_RCC_GetSysClockFreq+0x30>
 8004096:	2b08      	cmp	r3, #8
 8004098:	d003      	beq.n	80040a2 <HAL_RCC_GetSysClockFreq+0x36>
 800409a:	e027      	b.n	80040ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800409c:	4b19      	ldr	r3, [pc, #100]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x98>)
 800409e:	613b      	str	r3, [r7, #16]
      break;
 80040a0:	e027      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	0c9b      	lsrs	r3, r3, #18
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	4a17      	ldr	r2, [pc, #92]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040ac:	5cd3      	ldrb	r3, [r2, r3]
 80040ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d010      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040ba:	4b11      	ldr	r3, [pc, #68]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x94>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	0c5b      	lsrs	r3, r3, #17
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	4a11      	ldr	r2, [pc, #68]	@ (800410c <HAL_RCC_GetSysClockFreq+0xa0>)
 80040c6:	5cd3      	ldrb	r3, [r2, r3]
 80040c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ce:	fb03 f202 	mul.w	r2, r3, r2
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	e004      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a0c      	ldr	r2, [pc, #48]	@ (8004110 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040e0:	fb02 f303 	mul.w	r3, r2, r3
 80040e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	613b      	str	r3, [r7, #16]
      break;
 80040ea:	e002      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040ec:	4b05      	ldr	r3, [pc, #20]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ee:	613b      	str	r3, [r7, #16]
      break;
 80040f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040f2:	693b      	ldr	r3, [r7, #16]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	371c      	adds	r7, #28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bc80      	pop	{r7}
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40021000 	.word	0x40021000
 8004104:	007a1200 	.word	0x007a1200
 8004108:	080072c4 	.word	0x080072c4
 800410c:	080072d4 	.word	0x080072d4
 8004110:	003d0900 	.word	0x003d0900

08004114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004118:	4b02      	ldr	r3, [pc, #8]	@ (8004124 <HAL_RCC_GetHCLKFreq+0x10>)
 800411a:	681b      	ldr	r3, [r3, #0]
}
 800411c:	4618      	mov	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr
 8004124:	20000000 	.word	0x20000000

08004128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800412c:	f7ff fff2 	bl	8004114 <HAL_RCC_GetHCLKFreq>
 8004130:	4602      	mov	r2, r0
 8004132:	4b05      	ldr	r3, [pc, #20]	@ (8004148 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	0a1b      	lsrs	r3, r3, #8
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	4903      	ldr	r1, [pc, #12]	@ (800414c <HAL_RCC_GetPCLK1Freq+0x24>)
 800413e:	5ccb      	ldrb	r3, [r1, r3]
 8004140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004144:	4618      	mov	r0, r3
 8004146:	bd80      	pop	{r7, pc}
 8004148:	40021000 	.word	0x40021000
 800414c:	080072bc 	.word	0x080072bc

08004150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004154:	f7ff ffde 	bl	8004114 <HAL_RCC_GetHCLKFreq>
 8004158:	4602      	mov	r2, r0
 800415a:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <HAL_RCC_GetPCLK2Freq+0x20>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	0adb      	lsrs	r3, r3, #11
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	4903      	ldr	r1, [pc, #12]	@ (8004174 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004166:	5ccb      	ldrb	r3, [r1, r3]
 8004168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800416c:	4618      	mov	r0, r3
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40021000 	.word	0x40021000
 8004174:	080072bc 	.word	0x080072bc

08004178 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004180:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <RCC_Delay+0x34>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a0a      	ldr	r2, [pc, #40]	@ (80041b0 <RCC_Delay+0x38>)
 8004186:	fba2 2303 	umull	r2, r3, r2, r3
 800418a:	0a5b      	lsrs	r3, r3, #9
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	fb02 f303 	mul.w	r3, r2, r3
 8004192:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004194:	bf00      	nop
  }
  while (Delay --);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	1e5a      	subs	r2, r3, #1
 800419a:	60fa      	str	r2, [r7, #12]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f9      	bne.n	8004194 <RCC_Delay+0x1c>
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	3714      	adds	r7, #20
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr
 80041ac:	20000000 	.word	0x20000000
 80041b0:	10624dd3 	.word	0x10624dd3

080041b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e042      	b.n	800424c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fd fb20 	bl	8001820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2224      	movs	r2, #36	@ 0x24
 80041e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 f971 	bl	80044e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	691a      	ldr	r2, [r3, #16]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800420c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695a      	ldr	r2, [r3, #20]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800421c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800422c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08a      	sub	sp, #40	@ 0x28
 8004258:	af02      	add	r7, sp, #8
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	603b      	str	r3, [r7, #0]
 8004260:	4613      	mov	r3, r2
 8004262:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b20      	cmp	r3, #32
 8004272:	d175      	bne.n	8004360 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_UART_Transmit+0x2c>
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e06e      	b.n	8004362 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2221      	movs	r2, #33	@ 0x21
 800428e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004292:	f7fd fc71 	bl	8001b78 <HAL_GetTick>
 8004296:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	88fa      	ldrh	r2, [r7, #6]
 800429c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	88fa      	ldrh	r2, [r7, #6]
 80042a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ac:	d108      	bne.n	80042c0 <HAL_UART_Transmit+0x6c>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d104      	bne.n	80042c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	61bb      	str	r3, [r7, #24]
 80042be:	e003      	b.n	80042c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042c8:	e02e      	b.n	8004328 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2200      	movs	r2, #0
 80042d2:	2180      	movs	r1, #128	@ 0x80
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f848 	bl	800436a <UART_WaitOnFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e03a      	b.n	8004362 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10b      	bne.n	800430a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	881b      	ldrh	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	3302      	adds	r3, #2
 8004306:	61bb      	str	r3, [r7, #24]
 8004308:	e007      	b.n	800431a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	781a      	ldrb	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	3301      	adds	r3, #1
 8004318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1cb      	bne.n	80042ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2200      	movs	r2, #0
 800433a:	2140      	movs	r1, #64	@ 0x40
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 f814 	bl	800436a <UART_WaitOnFlagUntilTimeout>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e006      	b.n	8004362 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800435c:	2300      	movs	r3, #0
 800435e:	e000      	b.n	8004362 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004360:	2302      	movs	r3, #2
  }
}
 8004362:	4618      	mov	r0, r3
 8004364:	3720      	adds	r7, #32
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b086      	sub	sp, #24
 800436e:	af00      	add	r7, sp, #0
 8004370:	60f8      	str	r0, [r7, #12]
 8004372:	60b9      	str	r1, [r7, #8]
 8004374:	603b      	str	r3, [r7, #0]
 8004376:	4613      	mov	r3, r2
 8004378:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800437a:	e03b      	b.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437c:	6a3b      	ldr	r3, [r7, #32]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004382:	d037      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004384:	f7fd fbf8 	bl	8001b78 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	6a3a      	ldr	r2, [r7, #32]
 8004390:	429a      	cmp	r2, r3
 8004392:	d302      	bcc.n	800439a <UART_WaitOnFlagUntilTimeout+0x30>
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e03a      	b.n	8004414 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d023      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b80      	cmp	r3, #128	@ 0x80
 80043b0:	d020      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b40      	cmp	r3, #64	@ 0x40
 80043b6:	d01d      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d116      	bne.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 f81d 	bl	800441c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2208      	movs	r2, #8
 80043e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e00f      	b.n	8004414 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	4013      	ands	r3, r2
 80043fe:	68ba      	ldr	r2, [r7, #8]
 8004400:	429a      	cmp	r2, r3
 8004402:	bf0c      	ite	eq
 8004404:	2301      	moveq	r3, #1
 8004406:	2300      	movne	r3, #0
 8004408:	b2db      	uxtb	r3, r3
 800440a:	461a      	mov	r2, r3
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	429a      	cmp	r2, r3
 8004410:	d0b4      	beq.n	800437c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800441c:	b480      	push	{r7}
 800441e:	b095      	sub	sp, #84	@ 0x54
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	330c      	adds	r3, #12
 800442a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800442e:	e853 3f00 	ldrex	r3, [r3]
 8004432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800443a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	330c      	adds	r3, #12
 8004442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004444:	643a      	str	r2, [r7, #64]	@ 0x40
 8004446:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800444a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800444c:	e841 2300 	strex	r3, r2, [r1]
 8004450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1e5      	bne.n	8004424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3314      	adds	r3, #20
 800445e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	e853 3f00 	ldrex	r3, [r3]
 8004466:	61fb      	str	r3, [r7, #28]
   return(result);
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	f023 0301 	bic.w	r3, r3, #1
 800446e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3314      	adds	r3, #20
 8004476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800447a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800447e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004480:	e841 2300 	strex	r3, r2, [r1]
 8004484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1e5      	bne.n	8004458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004490:	2b01      	cmp	r3, #1
 8004492:	d119      	bne.n	80044c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	330c      	adds	r3, #12
 800449a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	e853 3f00 	ldrex	r3, [r3]
 80044a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f023 0310 	bic.w	r3, r3, #16
 80044aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044b4:	61ba      	str	r2, [r7, #24]
 80044b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b8:	6979      	ldr	r1, [r7, #20]
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	613b      	str	r3, [r7, #16]
   return(result);
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1e5      	bne.n	8004494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80044d6:	bf00      	nop
 80044d8:	3754      	adds	r7, #84	@ 0x54
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68da      	ldr	r2, [r3, #12]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	689a      	ldr	r2, [r3, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	4313      	orrs	r3, r2
 800450e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800451a:	f023 030c 	bic.w	r3, r3, #12
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6812      	ldr	r2, [r2, #0]
 8004522:	68b9      	ldr	r1, [r7, #8]
 8004524:	430b      	orrs	r3, r1
 8004526:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	699a      	ldr	r2, [r3, #24]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a2c      	ldr	r2, [pc, #176]	@ (80045f4 <UART_SetConfig+0x114>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d103      	bne.n	8004550 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004548:	f7ff fe02 	bl	8004150 <HAL_RCC_GetPCLK2Freq>
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	e002      	b.n	8004556 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004550:	f7ff fdea 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 8004554:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	4613      	mov	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	009a      	lsls	r2, r3, #2
 8004560:	441a      	add	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	fbb2 f3f3 	udiv	r3, r2, r3
 800456c:	4a22      	ldr	r2, [pc, #136]	@ (80045f8 <UART_SetConfig+0x118>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	0119      	lsls	r1, r3, #4
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4613      	mov	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	009a      	lsls	r2, r3, #2
 8004580:	441a      	add	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	fbb2 f2f3 	udiv	r2, r2, r3
 800458c:	4b1a      	ldr	r3, [pc, #104]	@ (80045f8 <UART_SetConfig+0x118>)
 800458e:	fba3 0302 	umull	r0, r3, r3, r2
 8004592:	095b      	lsrs	r3, r3, #5
 8004594:	2064      	movs	r0, #100	@ 0x64
 8004596:	fb00 f303 	mul.w	r3, r0, r3
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	3332      	adds	r3, #50	@ 0x32
 80045a0:	4a15      	ldr	r2, [pc, #84]	@ (80045f8 <UART_SetConfig+0x118>)
 80045a2:	fba2 2303 	umull	r2, r3, r2, r3
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045ac:	4419      	add	r1, r3
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	4613      	mov	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	009a      	lsls	r2, r3, #2
 80045b8:	441a      	add	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80045c4:	4b0c      	ldr	r3, [pc, #48]	@ (80045f8 <UART_SetConfig+0x118>)
 80045c6:	fba3 0302 	umull	r0, r3, r3, r2
 80045ca:	095b      	lsrs	r3, r3, #5
 80045cc:	2064      	movs	r0, #100	@ 0x64
 80045ce:	fb00 f303 	mul.w	r3, r0, r3
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	3332      	adds	r3, #50	@ 0x32
 80045d8:	4a07      	ldr	r2, [pc, #28]	@ (80045f8 <UART_SetConfig+0x118>)
 80045da:	fba2 2303 	umull	r2, r3, r2, r3
 80045de:	095b      	lsrs	r3, r3, #5
 80045e0:	f003 020f 	and.w	r2, r3, #15
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	440a      	add	r2, r1
 80045ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80045ec:	bf00      	nop
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40013800 	.word	0x40013800
 80045f8:	51eb851f 	.word	0x51eb851f

080045fc <__cvt>:
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004602:	461d      	mov	r5, r3
 8004604:	bfbb      	ittet	lt
 8004606:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800460a:	461d      	movlt	r5, r3
 800460c:	2300      	movge	r3, #0
 800460e:	232d      	movlt	r3, #45	@ 0x2d
 8004610:	b088      	sub	sp, #32
 8004612:	4614      	mov	r4, r2
 8004614:	bfb8      	it	lt
 8004616:	4614      	movlt	r4, r2
 8004618:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800461a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800461c:	7013      	strb	r3, [r2, #0]
 800461e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004620:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004624:	f023 0820 	bic.w	r8, r3, #32
 8004628:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800462c:	d005      	beq.n	800463a <__cvt+0x3e>
 800462e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004632:	d100      	bne.n	8004636 <__cvt+0x3a>
 8004634:	3601      	adds	r6, #1
 8004636:	2302      	movs	r3, #2
 8004638:	e000      	b.n	800463c <__cvt+0x40>
 800463a:	2303      	movs	r3, #3
 800463c:	aa07      	add	r2, sp, #28
 800463e:	9204      	str	r2, [sp, #16]
 8004640:	aa06      	add	r2, sp, #24
 8004642:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004646:	e9cd 3600 	strd	r3, r6, [sp]
 800464a:	4622      	mov	r2, r4
 800464c:	462b      	mov	r3, r5
 800464e:	f000 ff53 	bl	80054f8 <_dtoa_r>
 8004652:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004656:	4607      	mov	r7, r0
 8004658:	d119      	bne.n	800468e <__cvt+0x92>
 800465a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800465c:	07db      	lsls	r3, r3, #31
 800465e:	d50e      	bpl.n	800467e <__cvt+0x82>
 8004660:	eb00 0906 	add.w	r9, r0, r6
 8004664:	2200      	movs	r2, #0
 8004666:	2300      	movs	r3, #0
 8004668:	4620      	mov	r0, r4
 800466a:	4629      	mov	r1, r5
 800466c:	f7fc f99c 	bl	80009a8 <__aeabi_dcmpeq>
 8004670:	b108      	cbz	r0, 8004676 <__cvt+0x7a>
 8004672:	f8cd 901c 	str.w	r9, [sp, #28]
 8004676:	2230      	movs	r2, #48	@ 0x30
 8004678:	9b07      	ldr	r3, [sp, #28]
 800467a:	454b      	cmp	r3, r9
 800467c:	d31e      	bcc.n	80046bc <__cvt+0xc0>
 800467e:	4638      	mov	r0, r7
 8004680:	9b07      	ldr	r3, [sp, #28]
 8004682:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004684:	1bdb      	subs	r3, r3, r7
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	b008      	add	sp, #32
 800468a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800468e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004692:	eb00 0906 	add.w	r9, r0, r6
 8004696:	d1e5      	bne.n	8004664 <__cvt+0x68>
 8004698:	7803      	ldrb	r3, [r0, #0]
 800469a:	2b30      	cmp	r3, #48	@ 0x30
 800469c:	d10a      	bne.n	80046b4 <__cvt+0xb8>
 800469e:	2200      	movs	r2, #0
 80046a0:	2300      	movs	r3, #0
 80046a2:	4620      	mov	r0, r4
 80046a4:	4629      	mov	r1, r5
 80046a6:	f7fc f97f 	bl	80009a8 <__aeabi_dcmpeq>
 80046aa:	b918      	cbnz	r0, 80046b4 <__cvt+0xb8>
 80046ac:	f1c6 0601 	rsb	r6, r6, #1
 80046b0:	f8ca 6000 	str.w	r6, [sl]
 80046b4:	f8da 3000 	ldr.w	r3, [sl]
 80046b8:	4499      	add	r9, r3
 80046ba:	e7d3      	b.n	8004664 <__cvt+0x68>
 80046bc:	1c59      	adds	r1, r3, #1
 80046be:	9107      	str	r1, [sp, #28]
 80046c0:	701a      	strb	r2, [r3, #0]
 80046c2:	e7d9      	b.n	8004678 <__cvt+0x7c>

080046c4 <__exponent>:
 80046c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046c6:	2900      	cmp	r1, #0
 80046c8:	bfb6      	itet	lt
 80046ca:	232d      	movlt	r3, #45	@ 0x2d
 80046cc:	232b      	movge	r3, #43	@ 0x2b
 80046ce:	4249      	neglt	r1, r1
 80046d0:	2909      	cmp	r1, #9
 80046d2:	7002      	strb	r2, [r0, #0]
 80046d4:	7043      	strb	r3, [r0, #1]
 80046d6:	dd29      	ble.n	800472c <__exponent+0x68>
 80046d8:	f10d 0307 	add.w	r3, sp, #7
 80046dc:	461d      	mov	r5, r3
 80046de:	270a      	movs	r7, #10
 80046e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80046e4:	461a      	mov	r2, r3
 80046e6:	fb07 1416 	mls	r4, r7, r6, r1
 80046ea:	3430      	adds	r4, #48	@ 0x30
 80046ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80046f0:	460c      	mov	r4, r1
 80046f2:	2c63      	cmp	r4, #99	@ 0x63
 80046f4:	4631      	mov	r1, r6
 80046f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80046fa:	dcf1      	bgt.n	80046e0 <__exponent+0x1c>
 80046fc:	3130      	adds	r1, #48	@ 0x30
 80046fe:	1e94      	subs	r4, r2, #2
 8004700:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004704:	4623      	mov	r3, r4
 8004706:	1c41      	adds	r1, r0, #1
 8004708:	42ab      	cmp	r3, r5
 800470a:	d30a      	bcc.n	8004722 <__exponent+0x5e>
 800470c:	f10d 0309 	add.w	r3, sp, #9
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	42ac      	cmp	r4, r5
 8004714:	bf88      	it	hi
 8004716:	2300      	movhi	r3, #0
 8004718:	3302      	adds	r3, #2
 800471a:	4403      	add	r3, r0
 800471c:	1a18      	subs	r0, r3, r0
 800471e:	b003      	add	sp, #12
 8004720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004722:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004726:	f801 6f01 	strb.w	r6, [r1, #1]!
 800472a:	e7ed      	b.n	8004708 <__exponent+0x44>
 800472c:	2330      	movs	r3, #48	@ 0x30
 800472e:	3130      	adds	r1, #48	@ 0x30
 8004730:	7083      	strb	r3, [r0, #2]
 8004732:	70c1      	strb	r1, [r0, #3]
 8004734:	1d03      	adds	r3, r0, #4
 8004736:	e7f1      	b.n	800471c <__exponent+0x58>

08004738 <_printf_float>:
 8004738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800473c:	b091      	sub	sp, #68	@ 0x44
 800473e:	460c      	mov	r4, r1
 8004740:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004744:	4616      	mov	r6, r2
 8004746:	461f      	mov	r7, r3
 8004748:	4605      	mov	r5, r0
 800474a:	f000 fdc5 	bl	80052d8 <_localeconv_r>
 800474e:	6803      	ldr	r3, [r0, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	9308      	str	r3, [sp, #32]
 8004754:	f7fb fcfc 	bl	8000150 <strlen>
 8004758:	2300      	movs	r3, #0
 800475a:	930e      	str	r3, [sp, #56]	@ 0x38
 800475c:	f8d8 3000 	ldr.w	r3, [r8]
 8004760:	9009      	str	r0, [sp, #36]	@ 0x24
 8004762:	3307      	adds	r3, #7
 8004764:	f023 0307 	bic.w	r3, r3, #7
 8004768:	f103 0208 	add.w	r2, r3, #8
 800476c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004770:	f8d4 b000 	ldr.w	fp, [r4]
 8004774:	f8c8 2000 	str.w	r2, [r8]
 8004778:	e9d3 8900 	ldrd	r8, r9, [r3]
 800477c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004780:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004782:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004786:	f04f 32ff 	mov.w	r2, #4294967295
 800478a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800478e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004792:	4b9c      	ldr	r3, [pc, #624]	@ (8004a04 <_printf_float+0x2cc>)
 8004794:	f7fc f93a 	bl	8000a0c <__aeabi_dcmpun>
 8004798:	bb70      	cbnz	r0, 80047f8 <_printf_float+0xc0>
 800479a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800479e:	f04f 32ff 	mov.w	r2, #4294967295
 80047a2:	4b98      	ldr	r3, [pc, #608]	@ (8004a04 <_printf_float+0x2cc>)
 80047a4:	f7fc f914 	bl	80009d0 <__aeabi_dcmple>
 80047a8:	bb30      	cbnz	r0, 80047f8 <_printf_float+0xc0>
 80047aa:	2200      	movs	r2, #0
 80047ac:	2300      	movs	r3, #0
 80047ae:	4640      	mov	r0, r8
 80047b0:	4649      	mov	r1, r9
 80047b2:	f7fc f903 	bl	80009bc <__aeabi_dcmplt>
 80047b6:	b110      	cbz	r0, 80047be <_printf_float+0x86>
 80047b8:	232d      	movs	r3, #45	@ 0x2d
 80047ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047be:	4a92      	ldr	r2, [pc, #584]	@ (8004a08 <_printf_float+0x2d0>)
 80047c0:	4b92      	ldr	r3, [pc, #584]	@ (8004a0c <_printf_float+0x2d4>)
 80047c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80047c6:	bf94      	ite	ls
 80047c8:	4690      	movls	r8, r2
 80047ca:	4698      	movhi	r8, r3
 80047cc:	2303      	movs	r3, #3
 80047ce:	f04f 0900 	mov.w	r9, #0
 80047d2:	6123      	str	r3, [r4, #16]
 80047d4:	f02b 0304 	bic.w	r3, fp, #4
 80047d8:	6023      	str	r3, [r4, #0]
 80047da:	4633      	mov	r3, r6
 80047dc:	4621      	mov	r1, r4
 80047de:	4628      	mov	r0, r5
 80047e0:	9700      	str	r7, [sp, #0]
 80047e2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80047e4:	f000 f9d4 	bl	8004b90 <_printf_common>
 80047e8:	3001      	adds	r0, #1
 80047ea:	f040 8090 	bne.w	800490e <_printf_float+0x1d6>
 80047ee:	f04f 30ff 	mov.w	r0, #4294967295
 80047f2:	b011      	add	sp, #68	@ 0x44
 80047f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047f8:	4642      	mov	r2, r8
 80047fa:	464b      	mov	r3, r9
 80047fc:	4640      	mov	r0, r8
 80047fe:	4649      	mov	r1, r9
 8004800:	f7fc f904 	bl	8000a0c <__aeabi_dcmpun>
 8004804:	b148      	cbz	r0, 800481a <_printf_float+0xe2>
 8004806:	464b      	mov	r3, r9
 8004808:	2b00      	cmp	r3, #0
 800480a:	bfb8      	it	lt
 800480c:	232d      	movlt	r3, #45	@ 0x2d
 800480e:	4a80      	ldr	r2, [pc, #512]	@ (8004a10 <_printf_float+0x2d8>)
 8004810:	bfb8      	it	lt
 8004812:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004816:	4b7f      	ldr	r3, [pc, #508]	@ (8004a14 <_printf_float+0x2dc>)
 8004818:	e7d3      	b.n	80047c2 <_printf_float+0x8a>
 800481a:	6863      	ldr	r3, [r4, #4]
 800481c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004820:	1c5a      	adds	r2, r3, #1
 8004822:	d13f      	bne.n	80048a4 <_printf_float+0x16c>
 8004824:	2306      	movs	r3, #6
 8004826:	6063      	str	r3, [r4, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800482e:	6023      	str	r3, [r4, #0]
 8004830:	9206      	str	r2, [sp, #24]
 8004832:	aa0e      	add	r2, sp, #56	@ 0x38
 8004834:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004838:	aa0d      	add	r2, sp, #52	@ 0x34
 800483a:	9203      	str	r2, [sp, #12]
 800483c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004840:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004844:	6863      	ldr	r3, [r4, #4]
 8004846:	4642      	mov	r2, r8
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	4628      	mov	r0, r5
 800484c:	464b      	mov	r3, r9
 800484e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004850:	f7ff fed4 	bl	80045fc <__cvt>
 8004854:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004856:	4680      	mov	r8, r0
 8004858:	2947      	cmp	r1, #71	@ 0x47
 800485a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800485c:	d128      	bne.n	80048b0 <_printf_float+0x178>
 800485e:	1cc8      	adds	r0, r1, #3
 8004860:	db02      	blt.n	8004868 <_printf_float+0x130>
 8004862:	6863      	ldr	r3, [r4, #4]
 8004864:	4299      	cmp	r1, r3
 8004866:	dd40      	ble.n	80048ea <_printf_float+0x1b2>
 8004868:	f1aa 0a02 	sub.w	sl, sl, #2
 800486c:	fa5f fa8a 	uxtb.w	sl, sl
 8004870:	4652      	mov	r2, sl
 8004872:	3901      	subs	r1, #1
 8004874:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004878:	910d      	str	r1, [sp, #52]	@ 0x34
 800487a:	f7ff ff23 	bl	80046c4 <__exponent>
 800487e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004880:	4681      	mov	r9, r0
 8004882:	1813      	adds	r3, r2, r0
 8004884:	2a01      	cmp	r2, #1
 8004886:	6123      	str	r3, [r4, #16]
 8004888:	dc02      	bgt.n	8004890 <_printf_float+0x158>
 800488a:	6822      	ldr	r2, [r4, #0]
 800488c:	07d2      	lsls	r2, r2, #31
 800488e:	d501      	bpl.n	8004894 <_printf_float+0x15c>
 8004890:	3301      	adds	r3, #1
 8004892:	6123      	str	r3, [r4, #16]
 8004894:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004898:	2b00      	cmp	r3, #0
 800489a:	d09e      	beq.n	80047da <_printf_float+0xa2>
 800489c:	232d      	movs	r3, #45	@ 0x2d
 800489e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048a2:	e79a      	b.n	80047da <_printf_float+0xa2>
 80048a4:	2947      	cmp	r1, #71	@ 0x47
 80048a6:	d1bf      	bne.n	8004828 <_printf_float+0xf0>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1bd      	bne.n	8004828 <_printf_float+0xf0>
 80048ac:	2301      	movs	r3, #1
 80048ae:	e7ba      	b.n	8004826 <_printf_float+0xee>
 80048b0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80048b4:	d9dc      	bls.n	8004870 <_printf_float+0x138>
 80048b6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80048ba:	d118      	bne.n	80048ee <_printf_float+0x1b6>
 80048bc:	2900      	cmp	r1, #0
 80048be:	6863      	ldr	r3, [r4, #4]
 80048c0:	dd0b      	ble.n	80048da <_printf_float+0x1a2>
 80048c2:	6121      	str	r1, [r4, #16]
 80048c4:	b913      	cbnz	r3, 80048cc <_printf_float+0x194>
 80048c6:	6822      	ldr	r2, [r4, #0]
 80048c8:	07d0      	lsls	r0, r2, #31
 80048ca:	d502      	bpl.n	80048d2 <_printf_float+0x19a>
 80048cc:	3301      	adds	r3, #1
 80048ce:	440b      	add	r3, r1
 80048d0:	6123      	str	r3, [r4, #16]
 80048d2:	f04f 0900 	mov.w	r9, #0
 80048d6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80048d8:	e7dc      	b.n	8004894 <_printf_float+0x15c>
 80048da:	b913      	cbnz	r3, 80048e2 <_printf_float+0x1aa>
 80048dc:	6822      	ldr	r2, [r4, #0]
 80048de:	07d2      	lsls	r2, r2, #31
 80048e0:	d501      	bpl.n	80048e6 <_printf_float+0x1ae>
 80048e2:	3302      	adds	r3, #2
 80048e4:	e7f4      	b.n	80048d0 <_printf_float+0x198>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e7f2      	b.n	80048d0 <_printf_float+0x198>
 80048ea:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80048ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048f0:	4299      	cmp	r1, r3
 80048f2:	db05      	blt.n	8004900 <_printf_float+0x1c8>
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	6121      	str	r1, [r4, #16]
 80048f8:	07d8      	lsls	r0, r3, #31
 80048fa:	d5ea      	bpl.n	80048d2 <_printf_float+0x19a>
 80048fc:	1c4b      	adds	r3, r1, #1
 80048fe:	e7e7      	b.n	80048d0 <_printf_float+0x198>
 8004900:	2900      	cmp	r1, #0
 8004902:	bfcc      	ite	gt
 8004904:	2201      	movgt	r2, #1
 8004906:	f1c1 0202 	rsble	r2, r1, #2
 800490a:	4413      	add	r3, r2
 800490c:	e7e0      	b.n	80048d0 <_printf_float+0x198>
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	055a      	lsls	r2, r3, #21
 8004912:	d407      	bmi.n	8004924 <_printf_float+0x1ec>
 8004914:	6923      	ldr	r3, [r4, #16]
 8004916:	4642      	mov	r2, r8
 8004918:	4631      	mov	r1, r6
 800491a:	4628      	mov	r0, r5
 800491c:	47b8      	blx	r7
 800491e:	3001      	adds	r0, #1
 8004920:	d12b      	bne.n	800497a <_printf_float+0x242>
 8004922:	e764      	b.n	80047ee <_printf_float+0xb6>
 8004924:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004928:	f240 80dc 	bls.w	8004ae4 <_printf_float+0x3ac>
 800492c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004930:	2200      	movs	r2, #0
 8004932:	2300      	movs	r3, #0
 8004934:	f7fc f838 	bl	80009a8 <__aeabi_dcmpeq>
 8004938:	2800      	cmp	r0, #0
 800493a:	d033      	beq.n	80049a4 <_printf_float+0x26c>
 800493c:	2301      	movs	r3, #1
 800493e:	4631      	mov	r1, r6
 8004940:	4628      	mov	r0, r5
 8004942:	4a35      	ldr	r2, [pc, #212]	@ (8004a18 <_printf_float+0x2e0>)
 8004944:	47b8      	blx	r7
 8004946:	3001      	adds	r0, #1
 8004948:	f43f af51 	beq.w	80047ee <_printf_float+0xb6>
 800494c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004950:	4543      	cmp	r3, r8
 8004952:	db02      	blt.n	800495a <_printf_float+0x222>
 8004954:	6823      	ldr	r3, [r4, #0]
 8004956:	07d8      	lsls	r0, r3, #31
 8004958:	d50f      	bpl.n	800497a <_printf_float+0x242>
 800495a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800495e:	4631      	mov	r1, r6
 8004960:	4628      	mov	r0, r5
 8004962:	47b8      	blx	r7
 8004964:	3001      	adds	r0, #1
 8004966:	f43f af42 	beq.w	80047ee <_printf_float+0xb6>
 800496a:	f04f 0900 	mov.w	r9, #0
 800496e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004972:	f104 0a1a 	add.w	sl, r4, #26
 8004976:	45c8      	cmp	r8, r9
 8004978:	dc09      	bgt.n	800498e <_printf_float+0x256>
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	079b      	lsls	r3, r3, #30
 800497e:	f100 8102 	bmi.w	8004b86 <_printf_float+0x44e>
 8004982:	68e0      	ldr	r0, [r4, #12]
 8004984:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004986:	4298      	cmp	r0, r3
 8004988:	bfb8      	it	lt
 800498a:	4618      	movlt	r0, r3
 800498c:	e731      	b.n	80047f2 <_printf_float+0xba>
 800498e:	2301      	movs	r3, #1
 8004990:	4652      	mov	r2, sl
 8004992:	4631      	mov	r1, r6
 8004994:	4628      	mov	r0, r5
 8004996:	47b8      	blx	r7
 8004998:	3001      	adds	r0, #1
 800499a:	f43f af28 	beq.w	80047ee <_printf_float+0xb6>
 800499e:	f109 0901 	add.w	r9, r9, #1
 80049a2:	e7e8      	b.n	8004976 <_printf_float+0x23e>
 80049a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	dc38      	bgt.n	8004a1c <_printf_float+0x2e4>
 80049aa:	2301      	movs	r3, #1
 80049ac:	4631      	mov	r1, r6
 80049ae:	4628      	mov	r0, r5
 80049b0:	4a19      	ldr	r2, [pc, #100]	@ (8004a18 <_printf_float+0x2e0>)
 80049b2:	47b8      	blx	r7
 80049b4:	3001      	adds	r0, #1
 80049b6:	f43f af1a 	beq.w	80047ee <_printf_float+0xb6>
 80049ba:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80049be:	ea59 0303 	orrs.w	r3, r9, r3
 80049c2:	d102      	bne.n	80049ca <_printf_float+0x292>
 80049c4:	6823      	ldr	r3, [r4, #0]
 80049c6:	07d9      	lsls	r1, r3, #31
 80049c8:	d5d7      	bpl.n	800497a <_printf_float+0x242>
 80049ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049ce:	4631      	mov	r1, r6
 80049d0:	4628      	mov	r0, r5
 80049d2:	47b8      	blx	r7
 80049d4:	3001      	adds	r0, #1
 80049d6:	f43f af0a 	beq.w	80047ee <_printf_float+0xb6>
 80049da:	f04f 0a00 	mov.w	sl, #0
 80049de:	f104 0b1a 	add.w	fp, r4, #26
 80049e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049e4:	425b      	negs	r3, r3
 80049e6:	4553      	cmp	r3, sl
 80049e8:	dc01      	bgt.n	80049ee <_printf_float+0x2b6>
 80049ea:	464b      	mov	r3, r9
 80049ec:	e793      	b.n	8004916 <_printf_float+0x1de>
 80049ee:	2301      	movs	r3, #1
 80049f0:	465a      	mov	r2, fp
 80049f2:	4631      	mov	r1, r6
 80049f4:	4628      	mov	r0, r5
 80049f6:	47b8      	blx	r7
 80049f8:	3001      	adds	r0, #1
 80049fa:	f43f aef8 	beq.w	80047ee <_printf_float+0xb6>
 80049fe:	f10a 0a01 	add.w	sl, sl, #1
 8004a02:	e7ee      	b.n	80049e2 <_printf_float+0x2aa>
 8004a04:	7fefffff 	.word	0x7fefffff
 8004a08:	080072d6 	.word	0x080072d6
 8004a0c:	080072da 	.word	0x080072da
 8004a10:	080072de 	.word	0x080072de
 8004a14:	080072e2 	.word	0x080072e2
 8004a18:	080072e6 	.word	0x080072e6
 8004a1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a1e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004a22:	4553      	cmp	r3, sl
 8004a24:	bfa8      	it	ge
 8004a26:	4653      	movge	r3, sl
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	4699      	mov	r9, r3
 8004a2c:	dc36      	bgt.n	8004a9c <_printf_float+0x364>
 8004a2e:	f04f 0b00 	mov.w	fp, #0
 8004a32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a36:	f104 021a 	add.w	r2, r4, #26
 8004a3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a3e:	eba3 0309 	sub.w	r3, r3, r9
 8004a42:	455b      	cmp	r3, fp
 8004a44:	dc31      	bgt.n	8004aaa <_printf_float+0x372>
 8004a46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a48:	459a      	cmp	sl, r3
 8004a4a:	dc3a      	bgt.n	8004ac2 <_printf_float+0x38a>
 8004a4c:	6823      	ldr	r3, [r4, #0]
 8004a4e:	07da      	lsls	r2, r3, #31
 8004a50:	d437      	bmi.n	8004ac2 <_printf_float+0x38a>
 8004a52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a54:	ebaa 0903 	sub.w	r9, sl, r3
 8004a58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a5a:	ebaa 0303 	sub.w	r3, sl, r3
 8004a5e:	4599      	cmp	r9, r3
 8004a60:	bfa8      	it	ge
 8004a62:	4699      	movge	r9, r3
 8004a64:	f1b9 0f00 	cmp.w	r9, #0
 8004a68:	dc33      	bgt.n	8004ad2 <_printf_float+0x39a>
 8004a6a:	f04f 0800 	mov.w	r8, #0
 8004a6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a72:	f104 0b1a 	add.w	fp, r4, #26
 8004a76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a78:	ebaa 0303 	sub.w	r3, sl, r3
 8004a7c:	eba3 0309 	sub.w	r3, r3, r9
 8004a80:	4543      	cmp	r3, r8
 8004a82:	f77f af7a 	ble.w	800497a <_printf_float+0x242>
 8004a86:	2301      	movs	r3, #1
 8004a88:	465a      	mov	r2, fp
 8004a8a:	4631      	mov	r1, r6
 8004a8c:	4628      	mov	r0, r5
 8004a8e:	47b8      	blx	r7
 8004a90:	3001      	adds	r0, #1
 8004a92:	f43f aeac 	beq.w	80047ee <_printf_float+0xb6>
 8004a96:	f108 0801 	add.w	r8, r8, #1
 8004a9a:	e7ec      	b.n	8004a76 <_printf_float+0x33e>
 8004a9c:	4642      	mov	r2, r8
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b8      	blx	r7
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	d1c2      	bne.n	8004a2e <_printf_float+0x2f6>
 8004aa8:	e6a1      	b.n	80047ee <_printf_float+0xb6>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	4631      	mov	r1, r6
 8004aae:	4628      	mov	r0, r5
 8004ab0:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ab2:	47b8      	blx	r7
 8004ab4:	3001      	adds	r0, #1
 8004ab6:	f43f ae9a 	beq.w	80047ee <_printf_float+0xb6>
 8004aba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004abc:	f10b 0b01 	add.w	fp, fp, #1
 8004ac0:	e7bb      	b.n	8004a3a <_printf_float+0x302>
 8004ac2:	4631      	mov	r1, r6
 8004ac4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ac8:	4628      	mov	r0, r5
 8004aca:	47b8      	blx	r7
 8004acc:	3001      	adds	r0, #1
 8004ace:	d1c0      	bne.n	8004a52 <_printf_float+0x31a>
 8004ad0:	e68d      	b.n	80047ee <_printf_float+0xb6>
 8004ad2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ad4:	464b      	mov	r3, r9
 8004ad6:	4631      	mov	r1, r6
 8004ad8:	4628      	mov	r0, r5
 8004ada:	4442      	add	r2, r8
 8004adc:	47b8      	blx	r7
 8004ade:	3001      	adds	r0, #1
 8004ae0:	d1c3      	bne.n	8004a6a <_printf_float+0x332>
 8004ae2:	e684      	b.n	80047ee <_printf_float+0xb6>
 8004ae4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004ae8:	f1ba 0f01 	cmp.w	sl, #1
 8004aec:	dc01      	bgt.n	8004af2 <_printf_float+0x3ba>
 8004aee:	07db      	lsls	r3, r3, #31
 8004af0:	d536      	bpl.n	8004b60 <_printf_float+0x428>
 8004af2:	2301      	movs	r3, #1
 8004af4:	4642      	mov	r2, r8
 8004af6:	4631      	mov	r1, r6
 8004af8:	4628      	mov	r0, r5
 8004afa:	47b8      	blx	r7
 8004afc:	3001      	adds	r0, #1
 8004afe:	f43f ae76 	beq.w	80047ee <_printf_float+0xb6>
 8004b02:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b06:	4631      	mov	r1, r6
 8004b08:	4628      	mov	r0, r5
 8004b0a:	47b8      	blx	r7
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	f43f ae6e 	beq.w	80047ee <_printf_float+0xb6>
 8004b12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b16:	2200      	movs	r2, #0
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b1e:	f7fb ff43 	bl	80009a8 <__aeabi_dcmpeq>
 8004b22:	b9c0      	cbnz	r0, 8004b56 <_printf_float+0x41e>
 8004b24:	4653      	mov	r3, sl
 8004b26:	f108 0201 	add.w	r2, r8, #1
 8004b2a:	4631      	mov	r1, r6
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	47b8      	blx	r7
 8004b30:	3001      	adds	r0, #1
 8004b32:	d10c      	bne.n	8004b4e <_printf_float+0x416>
 8004b34:	e65b      	b.n	80047ee <_printf_float+0xb6>
 8004b36:	2301      	movs	r3, #1
 8004b38:	465a      	mov	r2, fp
 8004b3a:	4631      	mov	r1, r6
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	47b8      	blx	r7
 8004b40:	3001      	adds	r0, #1
 8004b42:	f43f ae54 	beq.w	80047ee <_printf_float+0xb6>
 8004b46:	f108 0801 	add.w	r8, r8, #1
 8004b4a:	45d0      	cmp	r8, sl
 8004b4c:	dbf3      	blt.n	8004b36 <_printf_float+0x3fe>
 8004b4e:	464b      	mov	r3, r9
 8004b50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004b54:	e6e0      	b.n	8004918 <_printf_float+0x1e0>
 8004b56:	f04f 0800 	mov.w	r8, #0
 8004b5a:	f104 0b1a 	add.w	fp, r4, #26
 8004b5e:	e7f4      	b.n	8004b4a <_printf_float+0x412>
 8004b60:	2301      	movs	r3, #1
 8004b62:	4642      	mov	r2, r8
 8004b64:	e7e1      	b.n	8004b2a <_printf_float+0x3f2>
 8004b66:	2301      	movs	r3, #1
 8004b68:	464a      	mov	r2, r9
 8004b6a:	4631      	mov	r1, r6
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	47b8      	blx	r7
 8004b70:	3001      	adds	r0, #1
 8004b72:	f43f ae3c 	beq.w	80047ee <_printf_float+0xb6>
 8004b76:	f108 0801 	add.w	r8, r8, #1
 8004b7a:	68e3      	ldr	r3, [r4, #12]
 8004b7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004b7e:	1a5b      	subs	r3, r3, r1
 8004b80:	4543      	cmp	r3, r8
 8004b82:	dcf0      	bgt.n	8004b66 <_printf_float+0x42e>
 8004b84:	e6fd      	b.n	8004982 <_printf_float+0x24a>
 8004b86:	f04f 0800 	mov.w	r8, #0
 8004b8a:	f104 0919 	add.w	r9, r4, #25
 8004b8e:	e7f4      	b.n	8004b7a <_printf_float+0x442>

08004b90 <_printf_common>:
 8004b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b94:	4616      	mov	r6, r2
 8004b96:	4698      	mov	r8, r3
 8004b98:	688a      	ldr	r2, [r1, #8]
 8004b9a:	690b      	ldr	r3, [r1, #16]
 8004b9c:	4607      	mov	r7, r0
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	bfb8      	it	lt
 8004ba2:	4613      	movlt	r3, r2
 8004ba4:	6033      	str	r3, [r6, #0]
 8004ba6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004baa:	460c      	mov	r4, r1
 8004bac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004bb0:	b10a      	cbz	r2, 8004bb6 <_printf_common+0x26>
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	6033      	str	r3, [r6, #0]
 8004bb6:	6823      	ldr	r3, [r4, #0]
 8004bb8:	0699      	lsls	r1, r3, #26
 8004bba:	bf42      	ittt	mi
 8004bbc:	6833      	ldrmi	r3, [r6, #0]
 8004bbe:	3302      	addmi	r3, #2
 8004bc0:	6033      	strmi	r3, [r6, #0]
 8004bc2:	6825      	ldr	r5, [r4, #0]
 8004bc4:	f015 0506 	ands.w	r5, r5, #6
 8004bc8:	d106      	bne.n	8004bd8 <_printf_common+0x48>
 8004bca:	f104 0a19 	add.w	sl, r4, #25
 8004bce:	68e3      	ldr	r3, [r4, #12]
 8004bd0:	6832      	ldr	r2, [r6, #0]
 8004bd2:	1a9b      	subs	r3, r3, r2
 8004bd4:	42ab      	cmp	r3, r5
 8004bd6:	dc2b      	bgt.n	8004c30 <_printf_common+0xa0>
 8004bd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bdc:	6822      	ldr	r2, [r4, #0]
 8004bde:	3b00      	subs	r3, #0
 8004be0:	bf18      	it	ne
 8004be2:	2301      	movne	r3, #1
 8004be4:	0692      	lsls	r2, r2, #26
 8004be6:	d430      	bmi.n	8004c4a <_printf_common+0xba>
 8004be8:	4641      	mov	r1, r8
 8004bea:	4638      	mov	r0, r7
 8004bec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bf0:	47c8      	blx	r9
 8004bf2:	3001      	adds	r0, #1
 8004bf4:	d023      	beq.n	8004c3e <_printf_common+0xae>
 8004bf6:	6823      	ldr	r3, [r4, #0]
 8004bf8:	6922      	ldr	r2, [r4, #16]
 8004bfa:	f003 0306 	and.w	r3, r3, #6
 8004bfe:	2b04      	cmp	r3, #4
 8004c00:	bf14      	ite	ne
 8004c02:	2500      	movne	r5, #0
 8004c04:	6833      	ldreq	r3, [r6, #0]
 8004c06:	f04f 0600 	mov.w	r6, #0
 8004c0a:	bf08      	it	eq
 8004c0c:	68e5      	ldreq	r5, [r4, #12]
 8004c0e:	f104 041a 	add.w	r4, r4, #26
 8004c12:	bf08      	it	eq
 8004c14:	1aed      	subeq	r5, r5, r3
 8004c16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004c1a:	bf08      	it	eq
 8004c1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c20:	4293      	cmp	r3, r2
 8004c22:	bfc4      	itt	gt
 8004c24:	1a9b      	subgt	r3, r3, r2
 8004c26:	18ed      	addgt	r5, r5, r3
 8004c28:	42b5      	cmp	r5, r6
 8004c2a:	d11a      	bne.n	8004c62 <_printf_common+0xd2>
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e008      	b.n	8004c42 <_printf_common+0xb2>
 8004c30:	2301      	movs	r3, #1
 8004c32:	4652      	mov	r2, sl
 8004c34:	4641      	mov	r1, r8
 8004c36:	4638      	mov	r0, r7
 8004c38:	47c8      	blx	r9
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	d103      	bne.n	8004c46 <_printf_common+0xb6>
 8004c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c46:	3501      	adds	r5, #1
 8004c48:	e7c1      	b.n	8004bce <_printf_common+0x3e>
 8004c4a:	2030      	movs	r0, #48	@ 0x30
 8004c4c:	18e1      	adds	r1, r4, r3
 8004c4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c52:	1c5a      	adds	r2, r3, #1
 8004c54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c58:	4422      	add	r2, r4
 8004c5a:	3302      	adds	r3, #2
 8004c5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c60:	e7c2      	b.n	8004be8 <_printf_common+0x58>
 8004c62:	2301      	movs	r3, #1
 8004c64:	4622      	mov	r2, r4
 8004c66:	4641      	mov	r1, r8
 8004c68:	4638      	mov	r0, r7
 8004c6a:	47c8      	blx	r9
 8004c6c:	3001      	adds	r0, #1
 8004c6e:	d0e6      	beq.n	8004c3e <_printf_common+0xae>
 8004c70:	3601      	adds	r6, #1
 8004c72:	e7d9      	b.n	8004c28 <_printf_common+0x98>

08004c74 <_printf_i>:
 8004c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c78:	7e0f      	ldrb	r7, [r1, #24]
 8004c7a:	4691      	mov	r9, r2
 8004c7c:	2f78      	cmp	r7, #120	@ 0x78
 8004c7e:	4680      	mov	r8, r0
 8004c80:	460c      	mov	r4, r1
 8004c82:	469a      	mov	sl, r3
 8004c84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c8a:	d807      	bhi.n	8004c9c <_printf_i+0x28>
 8004c8c:	2f62      	cmp	r7, #98	@ 0x62
 8004c8e:	d80a      	bhi.n	8004ca6 <_printf_i+0x32>
 8004c90:	2f00      	cmp	r7, #0
 8004c92:	f000 80d3 	beq.w	8004e3c <_printf_i+0x1c8>
 8004c96:	2f58      	cmp	r7, #88	@ 0x58
 8004c98:	f000 80ba 	beq.w	8004e10 <_printf_i+0x19c>
 8004c9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ca0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ca4:	e03a      	b.n	8004d1c <_printf_i+0xa8>
 8004ca6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004caa:	2b15      	cmp	r3, #21
 8004cac:	d8f6      	bhi.n	8004c9c <_printf_i+0x28>
 8004cae:	a101      	add	r1, pc, #4	@ (adr r1, 8004cb4 <_printf_i+0x40>)
 8004cb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cb4:	08004d0d 	.word	0x08004d0d
 8004cb8:	08004d21 	.word	0x08004d21
 8004cbc:	08004c9d 	.word	0x08004c9d
 8004cc0:	08004c9d 	.word	0x08004c9d
 8004cc4:	08004c9d 	.word	0x08004c9d
 8004cc8:	08004c9d 	.word	0x08004c9d
 8004ccc:	08004d21 	.word	0x08004d21
 8004cd0:	08004c9d 	.word	0x08004c9d
 8004cd4:	08004c9d 	.word	0x08004c9d
 8004cd8:	08004c9d 	.word	0x08004c9d
 8004cdc:	08004c9d 	.word	0x08004c9d
 8004ce0:	08004e23 	.word	0x08004e23
 8004ce4:	08004d4b 	.word	0x08004d4b
 8004ce8:	08004ddd 	.word	0x08004ddd
 8004cec:	08004c9d 	.word	0x08004c9d
 8004cf0:	08004c9d 	.word	0x08004c9d
 8004cf4:	08004e45 	.word	0x08004e45
 8004cf8:	08004c9d 	.word	0x08004c9d
 8004cfc:	08004d4b 	.word	0x08004d4b
 8004d00:	08004c9d 	.word	0x08004c9d
 8004d04:	08004c9d 	.word	0x08004c9d
 8004d08:	08004de5 	.word	0x08004de5
 8004d0c:	6833      	ldr	r3, [r6, #0]
 8004d0e:	1d1a      	adds	r2, r3, #4
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6032      	str	r2, [r6, #0]
 8004d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e09e      	b.n	8004e5e <_printf_i+0x1ea>
 8004d20:	6833      	ldr	r3, [r6, #0]
 8004d22:	6820      	ldr	r0, [r4, #0]
 8004d24:	1d19      	adds	r1, r3, #4
 8004d26:	6031      	str	r1, [r6, #0]
 8004d28:	0606      	lsls	r6, r0, #24
 8004d2a:	d501      	bpl.n	8004d30 <_printf_i+0xbc>
 8004d2c:	681d      	ldr	r5, [r3, #0]
 8004d2e:	e003      	b.n	8004d38 <_printf_i+0xc4>
 8004d30:	0645      	lsls	r5, r0, #25
 8004d32:	d5fb      	bpl.n	8004d2c <_printf_i+0xb8>
 8004d34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d38:	2d00      	cmp	r5, #0
 8004d3a:	da03      	bge.n	8004d44 <_printf_i+0xd0>
 8004d3c:	232d      	movs	r3, #45	@ 0x2d
 8004d3e:	426d      	negs	r5, r5
 8004d40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d44:	230a      	movs	r3, #10
 8004d46:	4859      	ldr	r0, [pc, #356]	@ (8004eac <_printf_i+0x238>)
 8004d48:	e011      	b.n	8004d6e <_printf_i+0xfa>
 8004d4a:	6821      	ldr	r1, [r4, #0]
 8004d4c:	6833      	ldr	r3, [r6, #0]
 8004d4e:	0608      	lsls	r0, r1, #24
 8004d50:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d54:	d402      	bmi.n	8004d5c <_printf_i+0xe8>
 8004d56:	0649      	lsls	r1, r1, #25
 8004d58:	bf48      	it	mi
 8004d5a:	b2ad      	uxthmi	r5, r5
 8004d5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d5e:	6033      	str	r3, [r6, #0]
 8004d60:	bf14      	ite	ne
 8004d62:	230a      	movne	r3, #10
 8004d64:	2308      	moveq	r3, #8
 8004d66:	4851      	ldr	r0, [pc, #324]	@ (8004eac <_printf_i+0x238>)
 8004d68:	2100      	movs	r1, #0
 8004d6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d6e:	6866      	ldr	r6, [r4, #4]
 8004d70:	2e00      	cmp	r6, #0
 8004d72:	bfa8      	it	ge
 8004d74:	6821      	ldrge	r1, [r4, #0]
 8004d76:	60a6      	str	r6, [r4, #8]
 8004d78:	bfa4      	itt	ge
 8004d7a:	f021 0104 	bicge.w	r1, r1, #4
 8004d7e:	6021      	strge	r1, [r4, #0]
 8004d80:	b90d      	cbnz	r5, 8004d86 <_printf_i+0x112>
 8004d82:	2e00      	cmp	r6, #0
 8004d84:	d04b      	beq.n	8004e1e <_printf_i+0x1aa>
 8004d86:	4616      	mov	r6, r2
 8004d88:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d8c:	fb03 5711 	mls	r7, r3, r1, r5
 8004d90:	5dc7      	ldrb	r7, [r0, r7]
 8004d92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d96:	462f      	mov	r7, r5
 8004d98:	42bb      	cmp	r3, r7
 8004d9a:	460d      	mov	r5, r1
 8004d9c:	d9f4      	bls.n	8004d88 <_printf_i+0x114>
 8004d9e:	2b08      	cmp	r3, #8
 8004da0:	d10b      	bne.n	8004dba <_printf_i+0x146>
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	07df      	lsls	r7, r3, #31
 8004da6:	d508      	bpl.n	8004dba <_printf_i+0x146>
 8004da8:	6923      	ldr	r3, [r4, #16]
 8004daa:	6861      	ldr	r1, [r4, #4]
 8004dac:	4299      	cmp	r1, r3
 8004dae:	bfde      	ittt	le
 8004db0:	2330      	movle	r3, #48	@ 0x30
 8004db2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004db6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004dba:	1b92      	subs	r2, r2, r6
 8004dbc:	6122      	str	r2, [r4, #16]
 8004dbe:	464b      	mov	r3, r9
 8004dc0:	4621      	mov	r1, r4
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	f8cd a000 	str.w	sl, [sp]
 8004dc8:	aa03      	add	r2, sp, #12
 8004dca:	f7ff fee1 	bl	8004b90 <_printf_common>
 8004dce:	3001      	adds	r0, #1
 8004dd0:	d14a      	bne.n	8004e68 <_printf_i+0x1f4>
 8004dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd6:	b004      	add	sp, #16
 8004dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	f043 0320 	orr.w	r3, r3, #32
 8004de2:	6023      	str	r3, [r4, #0]
 8004de4:	2778      	movs	r7, #120	@ 0x78
 8004de6:	4832      	ldr	r0, [pc, #200]	@ (8004eb0 <_printf_i+0x23c>)
 8004de8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	6831      	ldr	r1, [r6, #0]
 8004df0:	061f      	lsls	r7, r3, #24
 8004df2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004df6:	d402      	bmi.n	8004dfe <_printf_i+0x18a>
 8004df8:	065f      	lsls	r7, r3, #25
 8004dfa:	bf48      	it	mi
 8004dfc:	b2ad      	uxthmi	r5, r5
 8004dfe:	6031      	str	r1, [r6, #0]
 8004e00:	07d9      	lsls	r1, r3, #31
 8004e02:	bf44      	itt	mi
 8004e04:	f043 0320 	orrmi.w	r3, r3, #32
 8004e08:	6023      	strmi	r3, [r4, #0]
 8004e0a:	b11d      	cbz	r5, 8004e14 <_printf_i+0x1a0>
 8004e0c:	2310      	movs	r3, #16
 8004e0e:	e7ab      	b.n	8004d68 <_printf_i+0xf4>
 8004e10:	4826      	ldr	r0, [pc, #152]	@ (8004eac <_printf_i+0x238>)
 8004e12:	e7e9      	b.n	8004de8 <_printf_i+0x174>
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	f023 0320 	bic.w	r3, r3, #32
 8004e1a:	6023      	str	r3, [r4, #0]
 8004e1c:	e7f6      	b.n	8004e0c <_printf_i+0x198>
 8004e1e:	4616      	mov	r6, r2
 8004e20:	e7bd      	b.n	8004d9e <_printf_i+0x12a>
 8004e22:	6833      	ldr	r3, [r6, #0]
 8004e24:	6825      	ldr	r5, [r4, #0]
 8004e26:	1d18      	adds	r0, r3, #4
 8004e28:	6961      	ldr	r1, [r4, #20]
 8004e2a:	6030      	str	r0, [r6, #0]
 8004e2c:	062e      	lsls	r6, r5, #24
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	d501      	bpl.n	8004e36 <_printf_i+0x1c2>
 8004e32:	6019      	str	r1, [r3, #0]
 8004e34:	e002      	b.n	8004e3c <_printf_i+0x1c8>
 8004e36:	0668      	lsls	r0, r5, #25
 8004e38:	d5fb      	bpl.n	8004e32 <_printf_i+0x1be>
 8004e3a:	8019      	strh	r1, [r3, #0]
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	4616      	mov	r6, r2
 8004e40:	6123      	str	r3, [r4, #16]
 8004e42:	e7bc      	b.n	8004dbe <_printf_i+0x14a>
 8004e44:	6833      	ldr	r3, [r6, #0]
 8004e46:	2100      	movs	r1, #0
 8004e48:	1d1a      	adds	r2, r3, #4
 8004e4a:	6032      	str	r2, [r6, #0]
 8004e4c:	681e      	ldr	r6, [r3, #0]
 8004e4e:	6862      	ldr	r2, [r4, #4]
 8004e50:	4630      	mov	r0, r6
 8004e52:	f000 fab8 	bl	80053c6 <memchr>
 8004e56:	b108      	cbz	r0, 8004e5c <_printf_i+0x1e8>
 8004e58:	1b80      	subs	r0, r0, r6
 8004e5a:	6060      	str	r0, [r4, #4]
 8004e5c:	6863      	ldr	r3, [r4, #4]
 8004e5e:	6123      	str	r3, [r4, #16]
 8004e60:	2300      	movs	r3, #0
 8004e62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e66:	e7aa      	b.n	8004dbe <_printf_i+0x14a>
 8004e68:	4632      	mov	r2, r6
 8004e6a:	4649      	mov	r1, r9
 8004e6c:	4640      	mov	r0, r8
 8004e6e:	6923      	ldr	r3, [r4, #16]
 8004e70:	47d0      	blx	sl
 8004e72:	3001      	adds	r0, #1
 8004e74:	d0ad      	beq.n	8004dd2 <_printf_i+0x15e>
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	079b      	lsls	r3, r3, #30
 8004e7a:	d413      	bmi.n	8004ea4 <_printf_i+0x230>
 8004e7c:	68e0      	ldr	r0, [r4, #12]
 8004e7e:	9b03      	ldr	r3, [sp, #12]
 8004e80:	4298      	cmp	r0, r3
 8004e82:	bfb8      	it	lt
 8004e84:	4618      	movlt	r0, r3
 8004e86:	e7a6      	b.n	8004dd6 <_printf_i+0x162>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	4632      	mov	r2, r6
 8004e8c:	4649      	mov	r1, r9
 8004e8e:	4640      	mov	r0, r8
 8004e90:	47d0      	blx	sl
 8004e92:	3001      	adds	r0, #1
 8004e94:	d09d      	beq.n	8004dd2 <_printf_i+0x15e>
 8004e96:	3501      	adds	r5, #1
 8004e98:	68e3      	ldr	r3, [r4, #12]
 8004e9a:	9903      	ldr	r1, [sp, #12]
 8004e9c:	1a5b      	subs	r3, r3, r1
 8004e9e:	42ab      	cmp	r3, r5
 8004ea0:	dcf2      	bgt.n	8004e88 <_printf_i+0x214>
 8004ea2:	e7eb      	b.n	8004e7c <_printf_i+0x208>
 8004ea4:	2500      	movs	r5, #0
 8004ea6:	f104 0619 	add.w	r6, r4, #25
 8004eaa:	e7f5      	b.n	8004e98 <_printf_i+0x224>
 8004eac:	080072e8 	.word	0x080072e8
 8004eb0:	080072f9 	.word	0x080072f9

08004eb4 <std>:
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	b510      	push	{r4, lr}
 8004eb8:	4604      	mov	r4, r0
 8004eba:	e9c0 3300 	strd	r3, r3, [r0]
 8004ebe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ec2:	6083      	str	r3, [r0, #8]
 8004ec4:	8181      	strh	r1, [r0, #12]
 8004ec6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ec8:	81c2      	strh	r2, [r0, #14]
 8004eca:	6183      	str	r3, [r0, #24]
 8004ecc:	4619      	mov	r1, r3
 8004ece:	2208      	movs	r2, #8
 8004ed0:	305c      	adds	r0, #92	@ 0x5c
 8004ed2:	f000 f9f9 	bl	80052c8 <memset>
 8004ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f0c <std+0x58>)
 8004ed8:	6224      	str	r4, [r4, #32]
 8004eda:	6263      	str	r3, [r4, #36]	@ 0x24
 8004edc:	4b0c      	ldr	r3, [pc, #48]	@ (8004f10 <std+0x5c>)
 8004ede:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8004f14 <std+0x60>)
 8004ee2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8004f18 <std+0x64>)
 8004ee6:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8004f1c <std+0x68>)
 8004eea:	429c      	cmp	r4, r3
 8004eec:	d006      	beq.n	8004efc <std+0x48>
 8004eee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ef2:	4294      	cmp	r4, r2
 8004ef4:	d002      	beq.n	8004efc <std+0x48>
 8004ef6:	33d0      	adds	r3, #208	@ 0xd0
 8004ef8:	429c      	cmp	r4, r3
 8004efa:	d105      	bne.n	8004f08 <std+0x54>
 8004efc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f04:	f000 ba5c 	b.w	80053c0 <__retarget_lock_init_recursive>
 8004f08:	bd10      	pop	{r4, pc}
 8004f0a:	bf00      	nop
 8004f0c:	08005119 	.word	0x08005119
 8004f10:	0800513b 	.word	0x0800513b
 8004f14:	08005173 	.word	0x08005173
 8004f18:	08005197 	.word	0x08005197
 8004f1c:	200002e0 	.word	0x200002e0

08004f20 <stdio_exit_handler>:
 8004f20:	4a02      	ldr	r2, [pc, #8]	@ (8004f2c <stdio_exit_handler+0xc>)
 8004f22:	4903      	ldr	r1, [pc, #12]	@ (8004f30 <stdio_exit_handler+0x10>)
 8004f24:	4803      	ldr	r0, [pc, #12]	@ (8004f34 <stdio_exit_handler+0x14>)
 8004f26:	f000 b869 	b.w	8004ffc <_fwalk_sglue>
 8004f2a:	bf00      	nop
 8004f2c:	2000000c 	.word	0x2000000c
 8004f30:	08006d05 	.word	0x08006d05
 8004f34:	2000001c 	.word	0x2000001c

08004f38 <cleanup_stdio>:
 8004f38:	6841      	ldr	r1, [r0, #4]
 8004f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f6c <cleanup_stdio+0x34>)
 8004f3c:	b510      	push	{r4, lr}
 8004f3e:	4299      	cmp	r1, r3
 8004f40:	4604      	mov	r4, r0
 8004f42:	d001      	beq.n	8004f48 <cleanup_stdio+0x10>
 8004f44:	f001 fede 	bl	8006d04 <_fflush_r>
 8004f48:	68a1      	ldr	r1, [r4, #8]
 8004f4a:	4b09      	ldr	r3, [pc, #36]	@ (8004f70 <cleanup_stdio+0x38>)
 8004f4c:	4299      	cmp	r1, r3
 8004f4e:	d002      	beq.n	8004f56 <cleanup_stdio+0x1e>
 8004f50:	4620      	mov	r0, r4
 8004f52:	f001 fed7 	bl	8006d04 <_fflush_r>
 8004f56:	68e1      	ldr	r1, [r4, #12]
 8004f58:	4b06      	ldr	r3, [pc, #24]	@ (8004f74 <cleanup_stdio+0x3c>)
 8004f5a:	4299      	cmp	r1, r3
 8004f5c:	d004      	beq.n	8004f68 <cleanup_stdio+0x30>
 8004f5e:	4620      	mov	r0, r4
 8004f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f64:	f001 bece 	b.w	8006d04 <_fflush_r>
 8004f68:	bd10      	pop	{r4, pc}
 8004f6a:	bf00      	nop
 8004f6c:	200002e0 	.word	0x200002e0
 8004f70:	20000348 	.word	0x20000348
 8004f74:	200003b0 	.word	0x200003b0

08004f78 <global_stdio_init.part.0>:
 8004f78:	b510      	push	{r4, lr}
 8004f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa8 <global_stdio_init.part.0+0x30>)
 8004f7c:	4c0b      	ldr	r4, [pc, #44]	@ (8004fac <global_stdio_init.part.0+0x34>)
 8004f7e:	4a0c      	ldr	r2, [pc, #48]	@ (8004fb0 <global_stdio_init.part.0+0x38>)
 8004f80:	4620      	mov	r0, r4
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	2104      	movs	r1, #4
 8004f86:	2200      	movs	r2, #0
 8004f88:	f7ff ff94 	bl	8004eb4 <std>
 8004f8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f90:	2201      	movs	r2, #1
 8004f92:	2109      	movs	r1, #9
 8004f94:	f7ff ff8e 	bl	8004eb4 <std>
 8004f98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fa2:	2112      	movs	r1, #18
 8004fa4:	f7ff bf86 	b.w	8004eb4 <std>
 8004fa8:	20000418 	.word	0x20000418
 8004fac:	200002e0 	.word	0x200002e0
 8004fb0:	08004f21 	.word	0x08004f21

08004fb4 <__sfp_lock_acquire>:
 8004fb4:	4801      	ldr	r0, [pc, #4]	@ (8004fbc <__sfp_lock_acquire+0x8>)
 8004fb6:	f000 ba04 	b.w	80053c2 <__retarget_lock_acquire_recursive>
 8004fba:	bf00      	nop
 8004fbc:	20000421 	.word	0x20000421

08004fc0 <__sfp_lock_release>:
 8004fc0:	4801      	ldr	r0, [pc, #4]	@ (8004fc8 <__sfp_lock_release+0x8>)
 8004fc2:	f000 b9ff 	b.w	80053c4 <__retarget_lock_release_recursive>
 8004fc6:	bf00      	nop
 8004fc8:	20000421 	.word	0x20000421

08004fcc <__sinit>:
 8004fcc:	b510      	push	{r4, lr}
 8004fce:	4604      	mov	r4, r0
 8004fd0:	f7ff fff0 	bl	8004fb4 <__sfp_lock_acquire>
 8004fd4:	6a23      	ldr	r3, [r4, #32]
 8004fd6:	b11b      	cbz	r3, 8004fe0 <__sinit+0x14>
 8004fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fdc:	f7ff bff0 	b.w	8004fc0 <__sfp_lock_release>
 8004fe0:	4b04      	ldr	r3, [pc, #16]	@ (8004ff4 <__sinit+0x28>)
 8004fe2:	6223      	str	r3, [r4, #32]
 8004fe4:	4b04      	ldr	r3, [pc, #16]	@ (8004ff8 <__sinit+0x2c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1f5      	bne.n	8004fd8 <__sinit+0xc>
 8004fec:	f7ff ffc4 	bl	8004f78 <global_stdio_init.part.0>
 8004ff0:	e7f2      	b.n	8004fd8 <__sinit+0xc>
 8004ff2:	bf00      	nop
 8004ff4:	08004f39 	.word	0x08004f39
 8004ff8:	20000418 	.word	0x20000418

08004ffc <_fwalk_sglue>:
 8004ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005000:	4607      	mov	r7, r0
 8005002:	4688      	mov	r8, r1
 8005004:	4614      	mov	r4, r2
 8005006:	2600      	movs	r6, #0
 8005008:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800500c:	f1b9 0901 	subs.w	r9, r9, #1
 8005010:	d505      	bpl.n	800501e <_fwalk_sglue+0x22>
 8005012:	6824      	ldr	r4, [r4, #0]
 8005014:	2c00      	cmp	r4, #0
 8005016:	d1f7      	bne.n	8005008 <_fwalk_sglue+0xc>
 8005018:	4630      	mov	r0, r6
 800501a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800501e:	89ab      	ldrh	r3, [r5, #12]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d907      	bls.n	8005034 <_fwalk_sglue+0x38>
 8005024:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005028:	3301      	adds	r3, #1
 800502a:	d003      	beq.n	8005034 <_fwalk_sglue+0x38>
 800502c:	4629      	mov	r1, r5
 800502e:	4638      	mov	r0, r7
 8005030:	47c0      	blx	r8
 8005032:	4306      	orrs	r6, r0
 8005034:	3568      	adds	r5, #104	@ 0x68
 8005036:	e7e9      	b.n	800500c <_fwalk_sglue+0x10>

08005038 <iprintf>:
 8005038:	b40f      	push	{r0, r1, r2, r3}
 800503a:	b507      	push	{r0, r1, r2, lr}
 800503c:	4906      	ldr	r1, [pc, #24]	@ (8005058 <iprintf+0x20>)
 800503e:	ab04      	add	r3, sp, #16
 8005040:	6808      	ldr	r0, [r1, #0]
 8005042:	f853 2b04 	ldr.w	r2, [r3], #4
 8005046:	6881      	ldr	r1, [r0, #8]
 8005048:	9301      	str	r3, [sp, #4]
 800504a:	f001 fcc3 	bl	80069d4 <_vfiprintf_r>
 800504e:	b003      	add	sp, #12
 8005050:	f85d eb04 	ldr.w	lr, [sp], #4
 8005054:	b004      	add	sp, #16
 8005056:	4770      	bx	lr
 8005058:	20000018 	.word	0x20000018

0800505c <_puts_r>:
 800505c:	6a03      	ldr	r3, [r0, #32]
 800505e:	b570      	push	{r4, r5, r6, lr}
 8005060:	4605      	mov	r5, r0
 8005062:	460e      	mov	r6, r1
 8005064:	6884      	ldr	r4, [r0, #8]
 8005066:	b90b      	cbnz	r3, 800506c <_puts_r+0x10>
 8005068:	f7ff ffb0 	bl	8004fcc <__sinit>
 800506c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800506e:	07db      	lsls	r3, r3, #31
 8005070:	d405      	bmi.n	800507e <_puts_r+0x22>
 8005072:	89a3      	ldrh	r3, [r4, #12]
 8005074:	0598      	lsls	r0, r3, #22
 8005076:	d402      	bmi.n	800507e <_puts_r+0x22>
 8005078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800507a:	f000 f9a2 	bl	80053c2 <__retarget_lock_acquire_recursive>
 800507e:	89a3      	ldrh	r3, [r4, #12]
 8005080:	0719      	lsls	r1, r3, #28
 8005082:	d502      	bpl.n	800508a <_puts_r+0x2e>
 8005084:	6923      	ldr	r3, [r4, #16]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d135      	bne.n	80050f6 <_puts_r+0x9a>
 800508a:	4621      	mov	r1, r4
 800508c:	4628      	mov	r0, r5
 800508e:	f000 f8c5 	bl	800521c <__swsetup_r>
 8005092:	b380      	cbz	r0, 80050f6 <_puts_r+0x9a>
 8005094:	f04f 35ff 	mov.w	r5, #4294967295
 8005098:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800509a:	07da      	lsls	r2, r3, #31
 800509c:	d405      	bmi.n	80050aa <_puts_r+0x4e>
 800509e:	89a3      	ldrh	r3, [r4, #12]
 80050a0:	059b      	lsls	r3, r3, #22
 80050a2:	d402      	bmi.n	80050aa <_puts_r+0x4e>
 80050a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050a6:	f000 f98d 	bl	80053c4 <__retarget_lock_release_recursive>
 80050aa:	4628      	mov	r0, r5
 80050ac:	bd70      	pop	{r4, r5, r6, pc}
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	da04      	bge.n	80050bc <_puts_r+0x60>
 80050b2:	69a2      	ldr	r2, [r4, #24]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	dc17      	bgt.n	80050e8 <_puts_r+0x8c>
 80050b8:	290a      	cmp	r1, #10
 80050ba:	d015      	beq.n	80050e8 <_puts_r+0x8c>
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	6022      	str	r2, [r4, #0]
 80050c2:	7019      	strb	r1, [r3, #0]
 80050c4:	68a3      	ldr	r3, [r4, #8]
 80050c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050ca:	3b01      	subs	r3, #1
 80050cc:	60a3      	str	r3, [r4, #8]
 80050ce:	2900      	cmp	r1, #0
 80050d0:	d1ed      	bne.n	80050ae <_puts_r+0x52>
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	da11      	bge.n	80050fa <_puts_r+0x9e>
 80050d6:	4622      	mov	r2, r4
 80050d8:	210a      	movs	r1, #10
 80050da:	4628      	mov	r0, r5
 80050dc:	f000 f85f 	bl	800519e <__swbuf_r>
 80050e0:	3001      	adds	r0, #1
 80050e2:	d0d7      	beq.n	8005094 <_puts_r+0x38>
 80050e4:	250a      	movs	r5, #10
 80050e6:	e7d7      	b.n	8005098 <_puts_r+0x3c>
 80050e8:	4622      	mov	r2, r4
 80050ea:	4628      	mov	r0, r5
 80050ec:	f000 f857 	bl	800519e <__swbuf_r>
 80050f0:	3001      	adds	r0, #1
 80050f2:	d1e7      	bne.n	80050c4 <_puts_r+0x68>
 80050f4:	e7ce      	b.n	8005094 <_puts_r+0x38>
 80050f6:	3e01      	subs	r6, #1
 80050f8:	e7e4      	b.n	80050c4 <_puts_r+0x68>
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	6022      	str	r2, [r4, #0]
 8005100:	220a      	movs	r2, #10
 8005102:	701a      	strb	r2, [r3, #0]
 8005104:	e7ee      	b.n	80050e4 <_puts_r+0x88>
	...

08005108 <puts>:
 8005108:	4b02      	ldr	r3, [pc, #8]	@ (8005114 <puts+0xc>)
 800510a:	4601      	mov	r1, r0
 800510c:	6818      	ldr	r0, [r3, #0]
 800510e:	f7ff bfa5 	b.w	800505c <_puts_r>
 8005112:	bf00      	nop
 8005114:	20000018 	.word	0x20000018

08005118 <__sread>:
 8005118:	b510      	push	{r4, lr}
 800511a:	460c      	mov	r4, r1
 800511c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005120:	f000 f900 	bl	8005324 <_read_r>
 8005124:	2800      	cmp	r0, #0
 8005126:	bfab      	itete	ge
 8005128:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800512a:	89a3      	ldrhlt	r3, [r4, #12]
 800512c:	181b      	addge	r3, r3, r0
 800512e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005132:	bfac      	ite	ge
 8005134:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005136:	81a3      	strhlt	r3, [r4, #12]
 8005138:	bd10      	pop	{r4, pc}

0800513a <__swrite>:
 800513a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800513e:	461f      	mov	r7, r3
 8005140:	898b      	ldrh	r3, [r1, #12]
 8005142:	4605      	mov	r5, r0
 8005144:	05db      	lsls	r3, r3, #23
 8005146:	460c      	mov	r4, r1
 8005148:	4616      	mov	r6, r2
 800514a:	d505      	bpl.n	8005158 <__swrite+0x1e>
 800514c:	2302      	movs	r3, #2
 800514e:	2200      	movs	r2, #0
 8005150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005154:	f000 f8d4 	bl	8005300 <_lseek_r>
 8005158:	89a3      	ldrh	r3, [r4, #12]
 800515a:	4632      	mov	r2, r6
 800515c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005160:	81a3      	strh	r3, [r4, #12]
 8005162:	4628      	mov	r0, r5
 8005164:	463b      	mov	r3, r7
 8005166:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800516a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800516e:	f000 b8eb 	b.w	8005348 <_write_r>

08005172 <__sseek>:
 8005172:	b510      	push	{r4, lr}
 8005174:	460c      	mov	r4, r1
 8005176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800517a:	f000 f8c1 	bl	8005300 <_lseek_r>
 800517e:	1c43      	adds	r3, r0, #1
 8005180:	89a3      	ldrh	r3, [r4, #12]
 8005182:	bf15      	itete	ne
 8005184:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005186:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800518a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800518e:	81a3      	strheq	r3, [r4, #12]
 8005190:	bf18      	it	ne
 8005192:	81a3      	strhne	r3, [r4, #12]
 8005194:	bd10      	pop	{r4, pc}

08005196 <__sclose>:
 8005196:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800519a:	f000 b8a1 	b.w	80052e0 <_close_r>

0800519e <__swbuf_r>:
 800519e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a0:	460e      	mov	r6, r1
 80051a2:	4614      	mov	r4, r2
 80051a4:	4605      	mov	r5, r0
 80051a6:	b118      	cbz	r0, 80051b0 <__swbuf_r+0x12>
 80051a8:	6a03      	ldr	r3, [r0, #32]
 80051aa:	b90b      	cbnz	r3, 80051b0 <__swbuf_r+0x12>
 80051ac:	f7ff ff0e 	bl	8004fcc <__sinit>
 80051b0:	69a3      	ldr	r3, [r4, #24]
 80051b2:	60a3      	str	r3, [r4, #8]
 80051b4:	89a3      	ldrh	r3, [r4, #12]
 80051b6:	071a      	lsls	r2, r3, #28
 80051b8:	d501      	bpl.n	80051be <__swbuf_r+0x20>
 80051ba:	6923      	ldr	r3, [r4, #16]
 80051bc:	b943      	cbnz	r3, 80051d0 <__swbuf_r+0x32>
 80051be:	4621      	mov	r1, r4
 80051c0:	4628      	mov	r0, r5
 80051c2:	f000 f82b 	bl	800521c <__swsetup_r>
 80051c6:	b118      	cbz	r0, 80051d0 <__swbuf_r+0x32>
 80051c8:	f04f 37ff 	mov.w	r7, #4294967295
 80051cc:	4638      	mov	r0, r7
 80051ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051d0:	6823      	ldr	r3, [r4, #0]
 80051d2:	6922      	ldr	r2, [r4, #16]
 80051d4:	b2f6      	uxtb	r6, r6
 80051d6:	1a98      	subs	r0, r3, r2
 80051d8:	6963      	ldr	r3, [r4, #20]
 80051da:	4637      	mov	r7, r6
 80051dc:	4283      	cmp	r3, r0
 80051de:	dc05      	bgt.n	80051ec <__swbuf_r+0x4e>
 80051e0:	4621      	mov	r1, r4
 80051e2:	4628      	mov	r0, r5
 80051e4:	f001 fd8e 	bl	8006d04 <_fflush_r>
 80051e8:	2800      	cmp	r0, #0
 80051ea:	d1ed      	bne.n	80051c8 <__swbuf_r+0x2a>
 80051ec:	68a3      	ldr	r3, [r4, #8]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	60a3      	str	r3, [r4, #8]
 80051f2:	6823      	ldr	r3, [r4, #0]
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	6022      	str	r2, [r4, #0]
 80051f8:	701e      	strb	r6, [r3, #0]
 80051fa:	6962      	ldr	r2, [r4, #20]
 80051fc:	1c43      	adds	r3, r0, #1
 80051fe:	429a      	cmp	r2, r3
 8005200:	d004      	beq.n	800520c <__swbuf_r+0x6e>
 8005202:	89a3      	ldrh	r3, [r4, #12]
 8005204:	07db      	lsls	r3, r3, #31
 8005206:	d5e1      	bpl.n	80051cc <__swbuf_r+0x2e>
 8005208:	2e0a      	cmp	r6, #10
 800520a:	d1df      	bne.n	80051cc <__swbuf_r+0x2e>
 800520c:	4621      	mov	r1, r4
 800520e:	4628      	mov	r0, r5
 8005210:	f001 fd78 	bl	8006d04 <_fflush_r>
 8005214:	2800      	cmp	r0, #0
 8005216:	d0d9      	beq.n	80051cc <__swbuf_r+0x2e>
 8005218:	e7d6      	b.n	80051c8 <__swbuf_r+0x2a>
	...

0800521c <__swsetup_r>:
 800521c:	b538      	push	{r3, r4, r5, lr}
 800521e:	4b29      	ldr	r3, [pc, #164]	@ (80052c4 <__swsetup_r+0xa8>)
 8005220:	4605      	mov	r5, r0
 8005222:	6818      	ldr	r0, [r3, #0]
 8005224:	460c      	mov	r4, r1
 8005226:	b118      	cbz	r0, 8005230 <__swsetup_r+0x14>
 8005228:	6a03      	ldr	r3, [r0, #32]
 800522a:	b90b      	cbnz	r3, 8005230 <__swsetup_r+0x14>
 800522c:	f7ff fece 	bl	8004fcc <__sinit>
 8005230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005234:	0719      	lsls	r1, r3, #28
 8005236:	d422      	bmi.n	800527e <__swsetup_r+0x62>
 8005238:	06da      	lsls	r2, r3, #27
 800523a:	d407      	bmi.n	800524c <__swsetup_r+0x30>
 800523c:	2209      	movs	r2, #9
 800523e:	602a      	str	r2, [r5, #0]
 8005240:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005244:	f04f 30ff 	mov.w	r0, #4294967295
 8005248:	81a3      	strh	r3, [r4, #12]
 800524a:	e033      	b.n	80052b4 <__swsetup_r+0x98>
 800524c:	0758      	lsls	r0, r3, #29
 800524e:	d512      	bpl.n	8005276 <__swsetup_r+0x5a>
 8005250:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005252:	b141      	cbz	r1, 8005266 <__swsetup_r+0x4a>
 8005254:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005258:	4299      	cmp	r1, r3
 800525a:	d002      	beq.n	8005262 <__swsetup_r+0x46>
 800525c:	4628      	mov	r0, r5
 800525e:	f000 ff13 	bl	8006088 <_free_r>
 8005262:	2300      	movs	r3, #0
 8005264:	6363      	str	r3, [r4, #52]	@ 0x34
 8005266:	89a3      	ldrh	r3, [r4, #12]
 8005268:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800526c:	81a3      	strh	r3, [r4, #12]
 800526e:	2300      	movs	r3, #0
 8005270:	6063      	str	r3, [r4, #4]
 8005272:	6923      	ldr	r3, [r4, #16]
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	89a3      	ldrh	r3, [r4, #12]
 8005278:	f043 0308 	orr.w	r3, r3, #8
 800527c:	81a3      	strh	r3, [r4, #12]
 800527e:	6923      	ldr	r3, [r4, #16]
 8005280:	b94b      	cbnz	r3, 8005296 <__swsetup_r+0x7a>
 8005282:	89a3      	ldrh	r3, [r4, #12]
 8005284:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800528c:	d003      	beq.n	8005296 <__swsetup_r+0x7a>
 800528e:	4621      	mov	r1, r4
 8005290:	4628      	mov	r0, r5
 8005292:	f001 fd84 	bl	8006d9e <__smakebuf_r>
 8005296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800529a:	f013 0201 	ands.w	r2, r3, #1
 800529e:	d00a      	beq.n	80052b6 <__swsetup_r+0x9a>
 80052a0:	2200      	movs	r2, #0
 80052a2:	60a2      	str	r2, [r4, #8]
 80052a4:	6962      	ldr	r2, [r4, #20]
 80052a6:	4252      	negs	r2, r2
 80052a8:	61a2      	str	r2, [r4, #24]
 80052aa:	6922      	ldr	r2, [r4, #16]
 80052ac:	b942      	cbnz	r2, 80052c0 <__swsetup_r+0xa4>
 80052ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80052b2:	d1c5      	bne.n	8005240 <__swsetup_r+0x24>
 80052b4:	bd38      	pop	{r3, r4, r5, pc}
 80052b6:	0799      	lsls	r1, r3, #30
 80052b8:	bf58      	it	pl
 80052ba:	6962      	ldrpl	r2, [r4, #20]
 80052bc:	60a2      	str	r2, [r4, #8]
 80052be:	e7f4      	b.n	80052aa <__swsetup_r+0x8e>
 80052c0:	2000      	movs	r0, #0
 80052c2:	e7f7      	b.n	80052b4 <__swsetup_r+0x98>
 80052c4:	20000018 	.word	0x20000018

080052c8 <memset>:
 80052c8:	4603      	mov	r3, r0
 80052ca:	4402      	add	r2, r0
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d100      	bne.n	80052d2 <memset+0xa>
 80052d0:	4770      	bx	lr
 80052d2:	f803 1b01 	strb.w	r1, [r3], #1
 80052d6:	e7f9      	b.n	80052cc <memset+0x4>

080052d8 <_localeconv_r>:
 80052d8:	4800      	ldr	r0, [pc, #0]	@ (80052dc <_localeconv_r+0x4>)
 80052da:	4770      	bx	lr
 80052dc:	20000158 	.word	0x20000158

080052e0 <_close_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	2300      	movs	r3, #0
 80052e4:	4d05      	ldr	r5, [pc, #20]	@ (80052fc <_close_r+0x1c>)
 80052e6:	4604      	mov	r4, r0
 80052e8:	4608      	mov	r0, r1
 80052ea:	602b      	str	r3, [r5, #0]
 80052ec:	f7fc fb59 	bl	80019a2 <_close>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_close_r+0x1a>
 80052f4:	682b      	ldr	r3, [r5, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_close_r+0x1a>
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	2000041c 	.word	0x2000041c

08005300 <_lseek_r>:
 8005300:	b538      	push	{r3, r4, r5, lr}
 8005302:	4604      	mov	r4, r0
 8005304:	4608      	mov	r0, r1
 8005306:	4611      	mov	r1, r2
 8005308:	2200      	movs	r2, #0
 800530a:	4d05      	ldr	r5, [pc, #20]	@ (8005320 <_lseek_r+0x20>)
 800530c:	602a      	str	r2, [r5, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	f7fc fb6b 	bl	80019ea <_lseek>
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	d102      	bne.n	800531e <_lseek_r+0x1e>
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	b103      	cbz	r3, 800531e <_lseek_r+0x1e>
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	bd38      	pop	{r3, r4, r5, pc}
 8005320:	2000041c 	.word	0x2000041c

08005324 <_read_r>:
 8005324:	b538      	push	{r3, r4, r5, lr}
 8005326:	4604      	mov	r4, r0
 8005328:	4608      	mov	r0, r1
 800532a:	4611      	mov	r1, r2
 800532c:	2200      	movs	r2, #0
 800532e:	4d05      	ldr	r5, [pc, #20]	@ (8005344 <_read_r+0x20>)
 8005330:	602a      	str	r2, [r5, #0]
 8005332:	461a      	mov	r2, r3
 8005334:	f7fc fb18 	bl	8001968 <_read>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d102      	bne.n	8005342 <_read_r+0x1e>
 800533c:	682b      	ldr	r3, [r5, #0]
 800533e:	b103      	cbz	r3, 8005342 <_read_r+0x1e>
 8005340:	6023      	str	r3, [r4, #0]
 8005342:	bd38      	pop	{r3, r4, r5, pc}
 8005344:	2000041c 	.word	0x2000041c

08005348 <_write_r>:
 8005348:	b538      	push	{r3, r4, r5, lr}
 800534a:	4604      	mov	r4, r0
 800534c:	4608      	mov	r0, r1
 800534e:	4611      	mov	r1, r2
 8005350:	2200      	movs	r2, #0
 8005352:	4d05      	ldr	r5, [pc, #20]	@ (8005368 <_write_r+0x20>)
 8005354:	602a      	str	r2, [r5, #0]
 8005356:	461a      	mov	r2, r3
 8005358:	f7fb ff86 	bl	8001268 <_write>
 800535c:	1c43      	adds	r3, r0, #1
 800535e:	d102      	bne.n	8005366 <_write_r+0x1e>
 8005360:	682b      	ldr	r3, [r5, #0]
 8005362:	b103      	cbz	r3, 8005366 <_write_r+0x1e>
 8005364:	6023      	str	r3, [r4, #0]
 8005366:	bd38      	pop	{r3, r4, r5, pc}
 8005368:	2000041c 	.word	0x2000041c

0800536c <__errno>:
 800536c:	4b01      	ldr	r3, [pc, #4]	@ (8005374 <__errno+0x8>)
 800536e:	6818      	ldr	r0, [r3, #0]
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	20000018 	.word	0x20000018

08005378 <__libc_init_array>:
 8005378:	b570      	push	{r4, r5, r6, lr}
 800537a:	2600      	movs	r6, #0
 800537c:	4d0c      	ldr	r5, [pc, #48]	@ (80053b0 <__libc_init_array+0x38>)
 800537e:	4c0d      	ldr	r4, [pc, #52]	@ (80053b4 <__libc_init_array+0x3c>)
 8005380:	1b64      	subs	r4, r4, r5
 8005382:	10a4      	asrs	r4, r4, #2
 8005384:	42a6      	cmp	r6, r4
 8005386:	d109      	bne.n	800539c <__libc_init_array+0x24>
 8005388:	f001 ff30 	bl	80071ec <_init>
 800538c:	2600      	movs	r6, #0
 800538e:	4d0a      	ldr	r5, [pc, #40]	@ (80053b8 <__libc_init_array+0x40>)
 8005390:	4c0a      	ldr	r4, [pc, #40]	@ (80053bc <__libc_init_array+0x44>)
 8005392:	1b64      	subs	r4, r4, r5
 8005394:	10a4      	asrs	r4, r4, #2
 8005396:	42a6      	cmp	r6, r4
 8005398:	d105      	bne.n	80053a6 <__libc_init_array+0x2e>
 800539a:	bd70      	pop	{r4, r5, r6, pc}
 800539c:	f855 3b04 	ldr.w	r3, [r5], #4
 80053a0:	4798      	blx	r3
 80053a2:	3601      	adds	r6, #1
 80053a4:	e7ee      	b.n	8005384 <__libc_init_array+0xc>
 80053a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053aa:	4798      	blx	r3
 80053ac:	3601      	adds	r6, #1
 80053ae:	e7f2      	b.n	8005396 <__libc_init_array+0x1e>
 80053b0:	08007650 	.word	0x08007650
 80053b4:	08007650 	.word	0x08007650
 80053b8:	08007650 	.word	0x08007650
 80053bc:	08007654 	.word	0x08007654

080053c0 <__retarget_lock_init_recursive>:
 80053c0:	4770      	bx	lr

080053c2 <__retarget_lock_acquire_recursive>:
 80053c2:	4770      	bx	lr

080053c4 <__retarget_lock_release_recursive>:
 80053c4:	4770      	bx	lr

080053c6 <memchr>:
 80053c6:	4603      	mov	r3, r0
 80053c8:	b510      	push	{r4, lr}
 80053ca:	b2c9      	uxtb	r1, r1
 80053cc:	4402      	add	r2, r0
 80053ce:	4293      	cmp	r3, r2
 80053d0:	4618      	mov	r0, r3
 80053d2:	d101      	bne.n	80053d8 <memchr+0x12>
 80053d4:	2000      	movs	r0, #0
 80053d6:	e003      	b.n	80053e0 <memchr+0x1a>
 80053d8:	7804      	ldrb	r4, [r0, #0]
 80053da:	3301      	adds	r3, #1
 80053dc:	428c      	cmp	r4, r1
 80053de:	d1f6      	bne.n	80053ce <memchr+0x8>
 80053e0:	bd10      	pop	{r4, pc}

080053e2 <quorem>:
 80053e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053e6:	6903      	ldr	r3, [r0, #16]
 80053e8:	690c      	ldr	r4, [r1, #16]
 80053ea:	4607      	mov	r7, r0
 80053ec:	42a3      	cmp	r3, r4
 80053ee:	db7e      	blt.n	80054ee <quorem+0x10c>
 80053f0:	3c01      	subs	r4, #1
 80053f2:	00a3      	lsls	r3, r4, #2
 80053f4:	f100 0514 	add.w	r5, r0, #20
 80053f8:	f101 0814 	add.w	r8, r1, #20
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005402:	9301      	str	r3, [sp, #4]
 8005404:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800540c:	3301      	adds	r3, #1
 800540e:	429a      	cmp	r2, r3
 8005410:	fbb2 f6f3 	udiv	r6, r2, r3
 8005414:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005418:	d32e      	bcc.n	8005478 <quorem+0x96>
 800541a:	f04f 0a00 	mov.w	sl, #0
 800541e:	46c4      	mov	ip, r8
 8005420:	46ae      	mov	lr, r5
 8005422:	46d3      	mov	fp, sl
 8005424:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005428:	b298      	uxth	r0, r3
 800542a:	fb06 a000 	mla	r0, r6, r0, sl
 800542e:	0c1b      	lsrs	r3, r3, #16
 8005430:	0c02      	lsrs	r2, r0, #16
 8005432:	fb06 2303 	mla	r3, r6, r3, r2
 8005436:	f8de 2000 	ldr.w	r2, [lr]
 800543a:	b280      	uxth	r0, r0
 800543c:	b292      	uxth	r2, r2
 800543e:	1a12      	subs	r2, r2, r0
 8005440:	445a      	add	r2, fp
 8005442:	f8de 0000 	ldr.w	r0, [lr]
 8005446:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800544a:	b29b      	uxth	r3, r3
 800544c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005450:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005454:	b292      	uxth	r2, r2
 8005456:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800545a:	45e1      	cmp	r9, ip
 800545c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005460:	f84e 2b04 	str.w	r2, [lr], #4
 8005464:	d2de      	bcs.n	8005424 <quorem+0x42>
 8005466:	9b00      	ldr	r3, [sp, #0]
 8005468:	58eb      	ldr	r3, [r5, r3]
 800546a:	b92b      	cbnz	r3, 8005478 <quorem+0x96>
 800546c:	9b01      	ldr	r3, [sp, #4]
 800546e:	3b04      	subs	r3, #4
 8005470:	429d      	cmp	r5, r3
 8005472:	461a      	mov	r2, r3
 8005474:	d32f      	bcc.n	80054d6 <quorem+0xf4>
 8005476:	613c      	str	r4, [r7, #16]
 8005478:	4638      	mov	r0, r7
 800547a:	f001 f97b 	bl	8006774 <__mcmp>
 800547e:	2800      	cmp	r0, #0
 8005480:	db25      	blt.n	80054ce <quorem+0xec>
 8005482:	4629      	mov	r1, r5
 8005484:	2000      	movs	r0, #0
 8005486:	f858 2b04 	ldr.w	r2, [r8], #4
 800548a:	f8d1 c000 	ldr.w	ip, [r1]
 800548e:	fa1f fe82 	uxth.w	lr, r2
 8005492:	fa1f f38c 	uxth.w	r3, ip
 8005496:	eba3 030e 	sub.w	r3, r3, lr
 800549a:	4403      	add	r3, r0
 800549c:	0c12      	lsrs	r2, r2, #16
 800549e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80054a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054ac:	45c1      	cmp	r9, r8
 80054ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80054b2:	f841 3b04 	str.w	r3, [r1], #4
 80054b6:	d2e6      	bcs.n	8005486 <quorem+0xa4>
 80054b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054c0:	b922      	cbnz	r2, 80054cc <quorem+0xea>
 80054c2:	3b04      	subs	r3, #4
 80054c4:	429d      	cmp	r5, r3
 80054c6:	461a      	mov	r2, r3
 80054c8:	d30b      	bcc.n	80054e2 <quorem+0x100>
 80054ca:	613c      	str	r4, [r7, #16]
 80054cc:	3601      	adds	r6, #1
 80054ce:	4630      	mov	r0, r6
 80054d0:	b003      	add	sp, #12
 80054d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054d6:	6812      	ldr	r2, [r2, #0]
 80054d8:	3b04      	subs	r3, #4
 80054da:	2a00      	cmp	r2, #0
 80054dc:	d1cb      	bne.n	8005476 <quorem+0x94>
 80054de:	3c01      	subs	r4, #1
 80054e0:	e7c6      	b.n	8005470 <quorem+0x8e>
 80054e2:	6812      	ldr	r2, [r2, #0]
 80054e4:	3b04      	subs	r3, #4
 80054e6:	2a00      	cmp	r2, #0
 80054e8:	d1ef      	bne.n	80054ca <quorem+0xe8>
 80054ea:	3c01      	subs	r4, #1
 80054ec:	e7ea      	b.n	80054c4 <quorem+0xe2>
 80054ee:	2000      	movs	r0, #0
 80054f0:	e7ee      	b.n	80054d0 <quorem+0xee>
 80054f2:	0000      	movs	r0, r0
 80054f4:	0000      	movs	r0, r0
	...

080054f8 <_dtoa_r>:
 80054f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054fc:	4614      	mov	r4, r2
 80054fe:	461d      	mov	r5, r3
 8005500:	69c7      	ldr	r7, [r0, #28]
 8005502:	b097      	sub	sp, #92	@ 0x5c
 8005504:	4683      	mov	fp, r0
 8005506:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800550a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800550c:	b97f      	cbnz	r7, 800552e <_dtoa_r+0x36>
 800550e:	2010      	movs	r0, #16
 8005510:	f000 fe02 	bl	8006118 <malloc>
 8005514:	4602      	mov	r2, r0
 8005516:	f8cb 001c 	str.w	r0, [fp, #28]
 800551a:	b920      	cbnz	r0, 8005526 <_dtoa_r+0x2e>
 800551c:	21ef      	movs	r1, #239	@ 0xef
 800551e:	4ba8      	ldr	r3, [pc, #672]	@ (80057c0 <_dtoa_r+0x2c8>)
 8005520:	48a8      	ldr	r0, [pc, #672]	@ (80057c4 <_dtoa_r+0x2cc>)
 8005522:	f001 fcb9 	bl	8006e98 <__assert_func>
 8005526:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800552a:	6007      	str	r7, [r0, #0]
 800552c:	60c7      	str	r7, [r0, #12]
 800552e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005532:	6819      	ldr	r1, [r3, #0]
 8005534:	b159      	cbz	r1, 800554e <_dtoa_r+0x56>
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	2301      	movs	r3, #1
 800553a:	4093      	lsls	r3, r2
 800553c:	604a      	str	r2, [r1, #4]
 800553e:	608b      	str	r3, [r1, #8]
 8005540:	4658      	mov	r0, fp
 8005542:	f000 fedf 	bl	8006304 <_Bfree>
 8005546:	2200      	movs	r2, #0
 8005548:	f8db 301c 	ldr.w	r3, [fp, #28]
 800554c:	601a      	str	r2, [r3, #0]
 800554e:	1e2b      	subs	r3, r5, #0
 8005550:	bfaf      	iteee	ge
 8005552:	2300      	movge	r3, #0
 8005554:	2201      	movlt	r2, #1
 8005556:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800555a:	9303      	strlt	r3, [sp, #12]
 800555c:	bfa8      	it	ge
 800555e:	6033      	strge	r3, [r6, #0]
 8005560:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005564:	4b98      	ldr	r3, [pc, #608]	@ (80057c8 <_dtoa_r+0x2d0>)
 8005566:	bfb8      	it	lt
 8005568:	6032      	strlt	r2, [r6, #0]
 800556a:	ea33 0308 	bics.w	r3, r3, r8
 800556e:	d112      	bne.n	8005596 <_dtoa_r+0x9e>
 8005570:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005574:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005576:	6013      	str	r3, [r2, #0]
 8005578:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800557c:	4323      	orrs	r3, r4
 800557e:	f000 8550 	beq.w	8006022 <_dtoa_r+0xb2a>
 8005582:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005584:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80057cc <_dtoa_r+0x2d4>
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 8552 	beq.w	8006032 <_dtoa_r+0xb3a>
 800558e:	f10a 0303 	add.w	r3, sl, #3
 8005592:	f000 bd4c 	b.w	800602e <_dtoa_r+0xb36>
 8005596:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800559a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800559e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055a2:	2200      	movs	r2, #0
 80055a4:	2300      	movs	r3, #0
 80055a6:	f7fb f9ff 	bl	80009a8 <__aeabi_dcmpeq>
 80055aa:	4607      	mov	r7, r0
 80055ac:	b158      	cbz	r0, 80055c6 <_dtoa_r+0xce>
 80055ae:	2301      	movs	r3, #1
 80055b0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80055b6:	b113      	cbz	r3, 80055be <_dtoa_r+0xc6>
 80055b8:	4b85      	ldr	r3, [pc, #532]	@ (80057d0 <_dtoa_r+0x2d8>)
 80055ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80057d4 <_dtoa_r+0x2dc>
 80055c2:	f000 bd36 	b.w	8006032 <_dtoa_r+0xb3a>
 80055c6:	ab14      	add	r3, sp, #80	@ 0x50
 80055c8:	9301      	str	r3, [sp, #4]
 80055ca:	ab15      	add	r3, sp, #84	@ 0x54
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	4658      	mov	r0, fp
 80055d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80055d4:	f001 f97e 	bl	80068d4 <__d2b>
 80055d8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80055dc:	4681      	mov	r9, r0
 80055de:	2e00      	cmp	r6, #0
 80055e0:	d077      	beq.n	80056d2 <_dtoa_r+0x1da>
 80055e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055e8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80055ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055f0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80055f4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80055f8:	9712      	str	r7, [sp, #72]	@ 0x48
 80055fa:	4619      	mov	r1, r3
 80055fc:	2200      	movs	r2, #0
 80055fe:	4b76      	ldr	r3, [pc, #472]	@ (80057d8 <_dtoa_r+0x2e0>)
 8005600:	f7fa fdb2 	bl	8000168 <__aeabi_dsub>
 8005604:	a368      	add	r3, pc, #416	@ (adr r3, 80057a8 <_dtoa_r+0x2b0>)
 8005606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560a:	f7fa ff65 	bl	80004d8 <__aeabi_dmul>
 800560e:	a368      	add	r3, pc, #416	@ (adr r3, 80057b0 <_dtoa_r+0x2b8>)
 8005610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005614:	f7fa fdaa 	bl	800016c <__adddf3>
 8005618:	4604      	mov	r4, r0
 800561a:	4630      	mov	r0, r6
 800561c:	460d      	mov	r5, r1
 800561e:	f7fa fef1 	bl	8000404 <__aeabi_i2d>
 8005622:	a365      	add	r3, pc, #404	@ (adr r3, 80057b8 <_dtoa_r+0x2c0>)
 8005624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005628:	f7fa ff56 	bl	80004d8 <__aeabi_dmul>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4620      	mov	r0, r4
 8005632:	4629      	mov	r1, r5
 8005634:	f7fa fd9a 	bl	800016c <__adddf3>
 8005638:	4604      	mov	r4, r0
 800563a:	460d      	mov	r5, r1
 800563c:	f7fb f9fc 	bl	8000a38 <__aeabi_d2iz>
 8005640:	2200      	movs	r2, #0
 8005642:	4607      	mov	r7, r0
 8005644:	2300      	movs	r3, #0
 8005646:	4620      	mov	r0, r4
 8005648:	4629      	mov	r1, r5
 800564a:	f7fb f9b7 	bl	80009bc <__aeabi_dcmplt>
 800564e:	b140      	cbz	r0, 8005662 <_dtoa_r+0x16a>
 8005650:	4638      	mov	r0, r7
 8005652:	f7fa fed7 	bl	8000404 <__aeabi_i2d>
 8005656:	4622      	mov	r2, r4
 8005658:	462b      	mov	r3, r5
 800565a:	f7fb f9a5 	bl	80009a8 <__aeabi_dcmpeq>
 800565e:	b900      	cbnz	r0, 8005662 <_dtoa_r+0x16a>
 8005660:	3f01      	subs	r7, #1
 8005662:	2f16      	cmp	r7, #22
 8005664:	d853      	bhi.n	800570e <_dtoa_r+0x216>
 8005666:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800566a:	4b5c      	ldr	r3, [pc, #368]	@ (80057dc <_dtoa_r+0x2e4>)
 800566c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005674:	f7fb f9a2 	bl	80009bc <__aeabi_dcmplt>
 8005678:	2800      	cmp	r0, #0
 800567a:	d04a      	beq.n	8005712 <_dtoa_r+0x21a>
 800567c:	2300      	movs	r3, #0
 800567e:	3f01      	subs	r7, #1
 8005680:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005682:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005684:	1b9b      	subs	r3, r3, r6
 8005686:	1e5a      	subs	r2, r3, #1
 8005688:	bf46      	itte	mi
 800568a:	f1c3 0801 	rsbmi	r8, r3, #1
 800568e:	2300      	movmi	r3, #0
 8005690:	f04f 0800 	movpl.w	r8, #0
 8005694:	9209      	str	r2, [sp, #36]	@ 0x24
 8005696:	bf48      	it	mi
 8005698:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800569a:	2f00      	cmp	r7, #0
 800569c:	db3b      	blt.n	8005716 <_dtoa_r+0x21e>
 800569e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056a0:	970e      	str	r7, [sp, #56]	@ 0x38
 80056a2:	443b      	add	r3, r7
 80056a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80056a6:	2300      	movs	r3, #0
 80056a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80056aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056ac:	2b09      	cmp	r3, #9
 80056ae:	d866      	bhi.n	800577e <_dtoa_r+0x286>
 80056b0:	2b05      	cmp	r3, #5
 80056b2:	bfc4      	itt	gt
 80056b4:	3b04      	subgt	r3, #4
 80056b6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80056b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056ba:	bfc8      	it	gt
 80056bc:	2400      	movgt	r4, #0
 80056be:	f1a3 0302 	sub.w	r3, r3, #2
 80056c2:	bfd8      	it	le
 80056c4:	2401      	movle	r4, #1
 80056c6:	2b03      	cmp	r3, #3
 80056c8:	d864      	bhi.n	8005794 <_dtoa_r+0x29c>
 80056ca:	e8df f003 	tbb	[pc, r3]
 80056ce:	382b      	.short	0x382b
 80056d0:	5636      	.short	0x5636
 80056d2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80056d6:	441e      	add	r6, r3
 80056d8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80056dc:	2b20      	cmp	r3, #32
 80056de:	bfc1      	itttt	gt
 80056e0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80056e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80056e8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80056ec:	fa24 f303 	lsrgt.w	r3, r4, r3
 80056f0:	bfd6      	itet	le
 80056f2:	f1c3 0320 	rsble	r3, r3, #32
 80056f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80056fa:	fa04 f003 	lslle.w	r0, r4, r3
 80056fe:	f7fa fe71 	bl	80003e4 <__aeabi_ui2d>
 8005702:	2201      	movs	r2, #1
 8005704:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005708:	3e01      	subs	r6, #1
 800570a:	9212      	str	r2, [sp, #72]	@ 0x48
 800570c:	e775      	b.n	80055fa <_dtoa_r+0x102>
 800570e:	2301      	movs	r3, #1
 8005710:	e7b6      	b.n	8005680 <_dtoa_r+0x188>
 8005712:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005714:	e7b5      	b.n	8005682 <_dtoa_r+0x18a>
 8005716:	427b      	negs	r3, r7
 8005718:	930a      	str	r3, [sp, #40]	@ 0x28
 800571a:	2300      	movs	r3, #0
 800571c:	eba8 0807 	sub.w	r8, r8, r7
 8005720:	930e      	str	r3, [sp, #56]	@ 0x38
 8005722:	e7c2      	b.n	80056aa <_dtoa_r+0x1b2>
 8005724:	2300      	movs	r3, #0
 8005726:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005728:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800572a:	2b00      	cmp	r3, #0
 800572c:	dc35      	bgt.n	800579a <_dtoa_r+0x2a2>
 800572e:	2301      	movs	r3, #1
 8005730:	461a      	mov	r2, r3
 8005732:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005736:	9221      	str	r2, [sp, #132]	@ 0x84
 8005738:	e00b      	b.n	8005752 <_dtoa_r+0x25a>
 800573a:	2301      	movs	r3, #1
 800573c:	e7f3      	b.n	8005726 <_dtoa_r+0x22e>
 800573e:	2300      	movs	r3, #0
 8005740:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005742:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005744:	18fb      	adds	r3, r7, r3
 8005746:	9308      	str	r3, [sp, #32]
 8005748:	3301      	adds	r3, #1
 800574a:	2b01      	cmp	r3, #1
 800574c:	9307      	str	r3, [sp, #28]
 800574e:	bfb8      	it	lt
 8005750:	2301      	movlt	r3, #1
 8005752:	2100      	movs	r1, #0
 8005754:	2204      	movs	r2, #4
 8005756:	f8db 001c 	ldr.w	r0, [fp, #28]
 800575a:	f102 0514 	add.w	r5, r2, #20
 800575e:	429d      	cmp	r5, r3
 8005760:	d91f      	bls.n	80057a2 <_dtoa_r+0x2aa>
 8005762:	6041      	str	r1, [r0, #4]
 8005764:	4658      	mov	r0, fp
 8005766:	f000 fd8d 	bl	8006284 <_Balloc>
 800576a:	4682      	mov	sl, r0
 800576c:	2800      	cmp	r0, #0
 800576e:	d139      	bne.n	80057e4 <_dtoa_r+0x2ec>
 8005770:	4602      	mov	r2, r0
 8005772:	f240 11af 	movw	r1, #431	@ 0x1af
 8005776:	4b1a      	ldr	r3, [pc, #104]	@ (80057e0 <_dtoa_r+0x2e8>)
 8005778:	e6d2      	b.n	8005520 <_dtoa_r+0x28>
 800577a:	2301      	movs	r3, #1
 800577c:	e7e0      	b.n	8005740 <_dtoa_r+0x248>
 800577e:	2401      	movs	r4, #1
 8005780:	2300      	movs	r3, #0
 8005782:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005784:	9320      	str	r3, [sp, #128]	@ 0x80
 8005786:	f04f 33ff 	mov.w	r3, #4294967295
 800578a:	2200      	movs	r2, #0
 800578c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005790:	2312      	movs	r3, #18
 8005792:	e7d0      	b.n	8005736 <_dtoa_r+0x23e>
 8005794:	2301      	movs	r3, #1
 8005796:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005798:	e7f5      	b.n	8005786 <_dtoa_r+0x28e>
 800579a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800579c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80057a0:	e7d7      	b.n	8005752 <_dtoa_r+0x25a>
 80057a2:	3101      	adds	r1, #1
 80057a4:	0052      	lsls	r2, r2, #1
 80057a6:	e7d8      	b.n	800575a <_dtoa_r+0x262>
 80057a8:	636f4361 	.word	0x636f4361
 80057ac:	3fd287a7 	.word	0x3fd287a7
 80057b0:	8b60c8b3 	.word	0x8b60c8b3
 80057b4:	3fc68a28 	.word	0x3fc68a28
 80057b8:	509f79fb 	.word	0x509f79fb
 80057bc:	3fd34413 	.word	0x3fd34413
 80057c0:	08007317 	.word	0x08007317
 80057c4:	0800732e 	.word	0x0800732e
 80057c8:	7ff00000 	.word	0x7ff00000
 80057cc:	08007313 	.word	0x08007313
 80057d0:	080072e7 	.word	0x080072e7
 80057d4:	080072e6 	.word	0x080072e6
 80057d8:	3ff80000 	.word	0x3ff80000
 80057dc:	08007428 	.word	0x08007428
 80057e0:	08007386 	.word	0x08007386
 80057e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057e8:	6018      	str	r0, [r3, #0]
 80057ea:	9b07      	ldr	r3, [sp, #28]
 80057ec:	2b0e      	cmp	r3, #14
 80057ee:	f200 80a4 	bhi.w	800593a <_dtoa_r+0x442>
 80057f2:	2c00      	cmp	r4, #0
 80057f4:	f000 80a1 	beq.w	800593a <_dtoa_r+0x442>
 80057f8:	2f00      	cmp	r7, #0
 80057fa:	dd33      	ble.n	8005864 <_dtoa_r+0x36c>
 80057fc:	4b86      	ldr	r3, [pc, #536]	@ (8005a18 <_dtoa_r+0x520>)
 80057fe:	f007 020f 	and.w	r2, r7, #15
 8005802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005806:	05f8      	lsls	r0, r7, #23
 8005808:	e9d3 3400 	ldrd	r3, r4, [r3]
 800580c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005810:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005814:	d516      	bpl.n	8005844 <_dtoa_r+0x34c>
 8005816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800581a:	4b80      	ldr	r3, [pc, #512]	@ (8005a1c <_dtoa_r+0x524>)
 800581c:	2603      	movs	r6, #3
 800581e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005822:	f7fa ff83 	bl	800072c <__aeabi_ddiv>
 8005826:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800582a:	f004 040f 	and.w	r4, r4, #15
 800582e:	4d7b      	ldr	r5, [pc, #492]	@ (8005a1c <_dtoa_r+0x524>)
 8005830:	b954      	cbnz	r4, 8005848 <_dtoa_r+0x350>
 8005832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800583a:	f7fa ff77 	bl	800072c <__aeabi_ddiv>
 800583e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005842:	e028      	b.n	8005896 <_dtoa_r+0x39e>
 8005844:	2602      	movs	r6, #2
 8005846:	e7f2      	b.n	800582e <_dtoa_r+0x336>
 8005848:	07e1      	lsls	r1, r4, #31
 800584a:	d508      	bpl.n	800585e <_dtoa_r+0x366>
 800584c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005850:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005854:	f7fa fe40 	bl	80004d8 <__aeabi_dmul>
 8005858:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800585c:	3601      	adds	r6, #1
 800585e:	1064      	asrs	r4, r4, #1
 8005860:	3508      	adds	r5, #8
 8005862:	e7e5      	b.n	8005830 <_dtoa_r+0x338>
 8005864:	f000 80d2 	beq.w	8005a0c <_dtoa_r+0x514>
 8005868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800586c:	427c      	negs	r4, r7
 800586e:	4b6a      	ldr	r3, [pc, #424]	@ (8005a18 <_dtoa_r+0x520>)
 8005870:	f004 020f 	and.w	r2, r4, #15
 8005874:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	f7fa fe2c 	bl	80004d8 <__aeabi_dmul>
 8005880:	2602      	movs	r6, #2
 8005882:	2300      	movs	r3, #0
 8005884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005888:	4d64      	ldr	r5, [pc, #400]	@ (8005a1c <_dtoa_r+0x524>)
 800588a:	1124      	asrs	r4, r4, #4
 800588c:	2c00      	cmp	r4, #0
 800588e:	f040 80b2 	bne.w	80059f6 <_dtoa_r+0x4fe>
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1d3      	bne.n	800583e <_dtoa_r+0x346>
 8005896:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800589a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 80b7 	beq.w	8005a10 <_dtoa_r+0x518>
 80058a2:	2200      	movs	r2, #0
 80058a4:	4620      	mov	r0, r4
 80058a6:	4629      	mov	r1, r5
 80058a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005a20 <_dtoa_r+0x528>)
 80058aa:	f7fb f887 	bl	80009bc <__aeabi_dcmplt>
 80058ae:	2800      	cmp	r0, #0
 80058b0:	f000 80ae 	beq.w	8005a10 <_dtoa_r+0x518>
 80058b4:	9b07      	ldr	r3, [sp, #28]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 80aa 	beq.w	8005a10 <_dtoa_r+0x518>
 80058bc:	9b08      	ldr	r3, [sp, #32]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	dd37      	ble.n	8005932 <_dtoa_r+0x43a>
 80058c2:	1e7b      	subs	r3, r7, #1
 80058c4:	4620      	mov	r0, r4
 80058c6:	9304      	str	r3, [sp, #16]
 80058c8:	2200      	movs	r2, #0
 80058ca:	4629      	mov	r1, r5
 80058cc:	4b55      	ldr	r3, [pc, #340]	@ (8005a24 <_dtoa_r+0x52c>)
 80058ce:	f7fa fe03 	bl	80004d8 <__aeabi_dmul>
 80058d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058d6:	9c08      	ldr	r4, [sp, #32]
 80058d8:	3601      	adds	r6, #1
 80058da:	4630      	mov	r0, r6
 80058dc:	f7fa fd92 	bl	8000404 <__aeabi_i2d>
 80058e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058e4:	f7fa fdf8 	bl	80004d8 <__aeabi_dmul>
 80058e8:	2200      	movs	r2, #0
 80058ea:	4b4f      	ldr	r3, [pc, #316]	@ (8005a28 <_dtoa_r+0x530>)
 80058ec:	f7fa fc3e 	bl	800016c <__adddf3>
 80058f0:	4605      	mov	r5, r0
 80058f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80058f6:	2c00      	cmp	r4, #0
 80058f8:	f040 809a 	bne.w	8005a30 <_dtoa_r+0x538>
 80058fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005900:	2200      	movs	r2, #0
 8005902:	4b4a      	ldr	r3, [pc, #296]	@ (8005a2c <_dtoa_r+0x534>)
 8005904:	f7fa fc30 	bl	8000168 <__aeabi_dsub>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005910:	462a      	mov	r2, r5
 8005912:	4633      	mov	r3, r6
 8005914:	f7fb f870 	bl	80009f8 <__aeabi_dcmpgt>
 8005918:	2800      	cmp	r0, #0
 800591a:	f040 828e 	bne.w	8005e3a <_dtoa_r+0x942>
 800591e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005922:	462a      	mov	r2, r5
 8005924:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005928:	f7fb f848 	bl	80009bc <__aeabi_dcmplt>
 800592c:	2800      	cmp	r0, #0
 800592e:	f040 8127 	bne.w	8005b80 <_dtoa_r+0x688>
 8005932:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005936:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800593a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800593c:	2b00      	cmp	r3, #0
 800593e:	f2c0 8163 	blt.w	8005c08 <_dtoa_r+0x710>
 8005942:	2f0e      	cmp	r7, #14
 8005944:	f300 8160 	bgt.w	8005c08 <_dtoa_r+0x710>
 8005948:	4b33      	ldr	r3, [pc, #204]	@ (8005a18 <_dtoa_r+0x520>)
 800594a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800594e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005952:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005956:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005958:	2b00      	cmp	r3, #0
 800595a:	da03      	bge.n	8005964 <_dtoa_r+0x46c>
 800595c:	9b07      	ldr	r3, [sp, #28]
 800595e:	2b00      	cmp	r3, #0
 8005960:	f340 8100 	ble.w	8005b64 <_dtoa_r+0x66c>
 8005964:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005968:	4656      	mov	r6, sl
 800596a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800596e:	4620      	mov	r0, r4
 8005970:	4629      	mov	r1, r5
 8005972:	f7fa fedb 	bl	800072c <__aeabi_ddiv>
 8005976:	f7fb f85f 	bl	8000a38 <__aeabi_d2iz>
 800597a:	4680      	mov	r8, r0
 800597c:	f7fa fd42 	bl	8000404 <__aeabi_i2d>
 8005980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005984:	f7fa fda8 	bl	80004d8 <__aeabi_dmul>
 8005988:	4602      	mov	r2, r0
 800598a:	460b      	mov	r3, r1
 800598c:	4620      	mov	r0, r4
 800598e:	4629      	mov	r1, r5
 8005990:	f7fa fbea 	bl	8000168 <__aeabi_dsub>
 8005994:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005998:	9d07      	ldr	r5, [sp, #28]
 800599a:	f806 4b01 	strb.w	r4, [r6], #1
 800599e:	eba6 040a 	sub.w	r4, r6, sl
 80059a2:	42a5      	cmp	r5, r4
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	f040 8116 	bne.w	8005bd8 <_dtoa_r+0x6e0>
 80059ac:	f7fa fbde 	bl	800016c <__adddf3>
 80059b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059b4:	4604      	mov	r4, r0
 80059b6:	460d      	mov	r5, r1
 80059b8:	f7fb f81e 	bl	80009f8 <__aeabi_dcmpgt>
 80059bc:	2800      	cmp	r0, #0
 80059be:	f040 80f8 	bne.w	8005bb2 <_dtoa_r+0x6ba>
 80059c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059c6:	4620      	mov	r0, r4
 80059c8:	4629      	mov	r1, r5
 80059ca:	f7fa ffed 	bl	80009a8 <__aeabi_dcmpeq>
 80059ce:	b118      	cbz	r0, 80059d8 <_dtoa_r+0x4e0>
 80059d0:	f018 0f01 	tst.w	r8, #1
 80059d4:	f040 80ed 	bne.w	8005bb2 <_dtoa_r+0x6ba>
 80059d8:	4649      	mov	r1, r9
 80059da:	4658      	mov	r0, fp
 80059dc:	f000 fc92 	bl	8006304 <_Bfree>
 80059e0:	2300      	movs	r3, #0
 80059e2:	7033      	strb	r3, [r6, #0]
 80059e4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80059e6:	3701      	adds	r7, #1
 80059e8:	601f      	str	r7, [r3, #0]
 80059ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 8320 	beq.w	8006032 <_dtoa_r+0xb3a>
 80059f2:	601e      	str	r6, [r3, #0]
 80059f4:	e31d      	b.n	8006032 <_dtoa_r+0xb3a>
 80059f6:	07e2      	lsls	r2, r4, #31
 80059f8:	d505      	bpl.n	8005a06 <_dtoa_r+0x50e>
 80059fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059fe:	f7fa fd6b 	bl	80004d8 <__aeabi_dmul>
 8005a02:	2301      	movs	r3, #1
 8005a04:	3601      	adds	r6, #1
 8005a06:	1064      	asrs	r4, r4, #1
 8005a08:	3508      	adds	r5, #8
 8005a0a:	e73f      	b.n	800588c <_dtoa_r+0x394>
 8005a0c:	2602      	movs	r6, #2
 8005a0e:	e742      	b.n	8005896 <_dtoa_r+0x39e>
 8005a10:	9c07      	ldr	r4, [sp, #28]
 8005a12:	9704      	str	r7, [sp, #16]
 8005a14:	e761      	b.n	80058da <_dtoa_r+0x3e2>
 8005a16:	bf00      	nop
 8005a18:	08007428 	.word	0x08007428
 8005a1c:	08007400 	.word	0x08007400
 8005a20:	3ff00000 	.word	0x3ff00000
 8005a24:	40240000 	.word	0x40240000
 8005a28:	401c0000 	.word	0x401c0000
 8005a2c:	40140000 	.word	0x40140000
 8005a30:	4b70      	ldr	r3, [pc, #448]	@ (8005bf4 <_dtoa_r+0x6fc>)
 8005a32:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005a38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a3c:	4454      	add	r4, sl
 8005a3e:	2900      	cmp	r1, #0
 8005a40:	d045      	beq.n	8005ace <_dtoa_r+0x5d6>
 8005a42:	2000      	movs	r0, #0
 8005a44:	496c      	ldr	r1, [pc, #432]	@ (8005bf8 <_dtoa_r+0x700>)
 8005a46:	f7fa fe71 	bl	800072c <__aeabi_ddiv>
 8005a4a:	4633      	mov	r3, r6
 8005a4c:	462a      	mov	r2, r5
 8005a4e:	f7fa fb8b 	bl	8000168 <__aeabi_dsub>
 8005a52:	4656      	mov	r6, sl
 8005a54:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a5c:	f7fa ffec 	bl	8000a38 <__aeabi_d2iz>
 8005a60:	4605      	mov	r5, r0
 8005a62:	f7fa fccf 	bl	8000404 <__aeabi_i2d>
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a6e:	f7fa fb7b 	bl	8000168 <__aeabi_dsub>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	3530      	adds	r5, #48	@ 0x30
 8005a78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a80:	f806 5b01 	strb.w	r5, [r6], #1
 8005a84:	f7fa ff9a 	bl	80009bc <__aeabi_dcmplt>
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	d163      	bne.n	8005b54 <_dtoa_r+0x65c>
 8005a8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a90:	2000      	movs	r0, #0
 8005a92:	495a      	ldr	r1, [pc, #360]	@ (8005bfc <_dtoa_r+0x704>)
 8005a94:	f7fa fb68 	bl	8000168 <__aeabi_dsub>
 8005a98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a9c:	f7fa ff8e 	bl	80009bc <__aeabi_dcmplt>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	f040 8087 	bne.w	8005bb4 <_dtoa_r+0x6bc>
 8005aa6:	42a6      	cmp	r6, r4
 8005aa8:	f43f af43 	beq.w	8005932 <_dtoa_r+0x43a>
 8005aac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	4b53      	ldr	r3, [pc, #332]	@ (8005c00 <_dtoa_r+0x708>)
 8005ab4:	f7fa fd10 	bl	80004d8 <__aeabi_dmul>
 8005ab8:	2200      	movs	r2, #0
 8005aba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ac2:	4b4f      	ldr	r3, [pc, #316]	@ (8005c00 <_dtoa_r+0x708>)
 8005ac4:	f7fa fd08 	bl	80004d8 <__aeabi_dmul>
 8005ac8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005acc:	e7c4      	b.n	8005a58 <_dtoa_r+0x560>
 8005ace:	4631      	mov	r1, r6
 8005ad0:	4628      	mov	r0, r5
 8005ad2:	f7fa fd01 	bl	80004d8 <__aeabi_dmul>
 8005ad6:	4656      	mov	r6, sl
 8005ad8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005adc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005ade:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ae2:	f7fa ffa9 	bl	8000a38 <__aeabi_d2iz>
 8005ae6:	4605      	mov	r5, r0
 8005ae8:	f7fa fc8c 	bl	8000404 <__aeabi_i2d>
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005af4:	f7fa fb38 	bl	8000168 <__aeabi_dsub>
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	3530      	adds	r5, #48	@ 0x30
 8005afe:	f806 5b01 	strb.w	r5, [r6], #1
 8005b02:	42a6      	cmp	r6, r4
 8005b04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b08:	f04f 0200 	mov.w	r2, #0
 8005b0c:	d124      	bne.n	8005b58 <_dtoa_r+0x660>
 8005b0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b12:	4b39      	ldr	r3, [pc, #228]	@ (8005bf8 <_dtoa_r+0x700>)
 8005b14:	f7fa fb2a 	bl	800016c <__adddf3>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b20:	f7fa ff6a 	bl	80009f8 <__aeabi_dcmpgt>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	d145      	bne.n	8005bb4 <_dtoa_r+0x6bc>
 8005b28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	4932      	ldr	r1, [pc, #200]	@ (8005bf8 <_dtoa_r+0x700>)
 8005b30:	f7fa fb1a 	bl	8000168 <__aeabi_dsub>
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b3c:	f7fa ff3e 	bl	80009bc <__aeabi_dcmplt>
 8005b40:	2800      	cmp	r0, #0
 8005b42:	f43f aef6 	beq.w	8005932 <_dtoa_r+0x43a>
 8005b46:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005b48:	1e73      	subs	r3, r6, #1
 8005b4a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005b4c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b50:	2b30      	cmp	r3, #48	@ 0x30
 8005b52:	d0f8      	beq.n	8005b46 <_dtoa_r+0x64e>
 8005b54:	9f04      	ldr	r7, [sp, #16]
 8005b56:	e73f      	b.n	80059d8 <_dtoa_r+0x4e0>
 8005b58:	4b29      	ldr	r3, [pc, #164]	@ (8005c00 <_dtoa_r+0x708>)
 8005b5a:	f7fa fcbd 	bl	80004d8 <__aeabi_dmul>
 8005b5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b62:	e7bc      	b.n	8005ade <_dtoa_r+0x5e6>
 8005b64:	d10c      	bne.n	8005b80 <_dtoa_r+0x688>
 8005b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	4b25      	ldr	r3, [pc, #148]	@ (8005c04 <_dtoa_r+0x70c>)
 8005b6e:	f7fa fcb3 	bl	80004d8 <__aeabi_dmul>
 8005b72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b76:	f7fa ff35 	bl	80009e4 <__aeabi_dcmpge>
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	f000 815b 	beq.w	8005e36 <_dtoa_r+0x93e>
 8005b80:	2400      	movs	r4, #0
 8005b82:	4625      	mov	r5, r4
 8005b84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b86:	4656      	mov	r6, sl
 8005b88:	43db      	mvns	r3, r3
 8005b8a:	9304      	str	r3, [sp, #16]
 8005b8c:	2700      	movs	r7, #0
 8005b8e:	4621      	mov	r1, r4
 8005b90:	4658      	mov	r0, fp
 8005b92:	f000 fbb7 	bl	8006304 <_Bfree>
 8005b96:	2d00      	cmp	r5, #0
 8005b98:	d0dc      	beq.n	8005b54 <_dtoa_r+0x65c>
 8005b9a:	b12f      	cbz	r7, 8005ba8 <_dtoa_r+0x6b0>
 8005b9c:	42af      	cmp	r7, r5
 8005b9e:	d003      	beq.n	8005ba8 <_dtoa_r+0x6b0>
 8005ba0:	4639      	mov	r1, r7
 8005ba2:	4658      	mov	r0, fp
 8005ba4:	f000 fbae 	bl	8006304 <_Bfree>
 8005ba8:	4629      	mov	r1, r5
 8005baa:	4658      	mov	r0, fp
 8005bac:	f000 fbaa 	bl	8006304 <_Bfree>
 8005bb0:	e7d0      	b.n	8005b54 <_dtoa_r+0x65c>
 8005bb2:	9704      	str	r7, [sp, #16]
 8005bb4:	4633      	mov	r3, r6
 8005bb6:	461e      	mov	r6, r3
 8005bb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bbc:	2a39      	cmp	r2, #57	@ 0x39
 8005bbe:	d107      	bne.n	8005bd0 <_dtoa_r+0x6d8>
 8005bc0:	459a      	cmp	sl, r3
 8005bc2:	d1f8      	bne.n	8005bb6 <_dtoa_r+0x6be>
 8005bc4:	9a04      	ldr	r2, [sp, #16]
 8005bc6:	3201      	adds	r2, #1
 8005bc8:	9204      	str	r2, [sp, #16]
 8005bca:	2230      	movs	r2, #48	@ 0x30
 8005bcc:	f88a 2000 	strb.w	r2, [sl]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	3201      	adds	r2, #1
 8005bd4:	701a      	strb	r2, [r3, #0]
 8005bd6:	e7bd      	b.n	8005b54 <_dtoa_r+0x65c>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	4b09      	ldr	r3, [pc, #36]	@ (8005c00 <_dtoa_r+0x708>)
 8005bdc:	f7fa fc7c 	bl	80004d8 <__aeabi_dmul>
 8005be0:	2200      	movs	r2, #0
 8005be2:	2300      	movs	r3, #0
 8005be4:	4604      	mov	r4, r0
 8005be6:	460d      	mov	r5, r1
 8005be8:	f7fa fede 	bl	80009a8 <__aeabi_dcmpeq>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f43f aebc 	beq.w	800596a <_dtoa_r+0x472>
 8005bf2:	e6f1      	b.n	80059d8 <_dtoa_r+0x4e0>
 8005bf4:	08007428 	.word	0x08007428
 8005bf8:	3fe00000 	.word	0x3fe00000
 8005bfc:	3ff00000 	.word	0x3ff00000
 8005c00:	40240000 	.word	0x40240000
 8005c04:	40140000 	.word	0x40140000
 8005c08:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005c0a:	2a00      	cmp	r2, #0
 8005c0c:	f000 80db 	beq.w	8005dc6 <_dtoa_r+0x8ce>
 8005c10:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005c12:	2a01      	cmp	r2, #1
 8005c14:	f300 80bf 	bgt.w	8005d96 <_dtoa_r+0x89e>
 8005c18:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005c1a:	2a00      	cmp	r2, #0
 8005c1c:	f000 80b7 	beq.w	8005d8e <_dtoa_r+0x896>
 8005c20:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005c24:	4646      	mov	r6, r8
 8005c26:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	441a      	add	r2, r3
 8005c2e:	4658      	mov	r0, fp
 8005c30:	4498      	add	r8, r3
 8005c32:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c34:	f000 fc1a 	bl	800646c <__i2b>
 8005c38:	4605      	mov	r5, r0
 8005c3a:	b15e      	cbz	r6, 8005c54 <_dtoa_r+0x75c>
 8005c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	dd08      	ble.n	8005c54 <_dtoa_r+0x75c>
 8005c42:	42b3      	cmp	r3, r6
 8005c44:	bfa8      	it	ge
 8005c46:	4633      	movge	r3, r6
 8005c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c4a:	eba8 0803 	sub.w	r8, r8, r3
 8005c4e:	1af6      	subs	r6, r6, r3
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c56:	b1f3      	cbz	r3, 8005c96 <_dtoa_r+0x79e>
 8005c58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 80b7 	beq.w	8005dce <_dtoa_r+0x8d6>
 8005c60:	b18c      	cbz	r4, 8005c86 <_dtoa_r+0x78e>
 8005c62:	4629      	mov	r1, r5
 8005c64:	4622      	mov	r2, r4
 8005c66:	4658      	mov	r0, fp
 8005c68:	f000 fcbe 	bl	80065e8 <__pow5mult>
 8005c6c:	464a      	mov	r2, r9
 8005c6e:	4601      	mov	r1, r0
 8005c70:	4605      	mov	r5, r0
 8005c72:	4658      	mov	r0, fp
 8005c74:	f000 fc10 	bl	8006498 <__multiply>
 8005c78:	4649      	mov	r1, r9
 8005c7a:	9004      	str	r0, [sp, #16]
 8005c7c:	4658      	mov	r0, fp
 8005c7e:	f000 fb41 	bl	8006304 <_Bfree>
 8005c82:	9b04      	ldr	r3, [sp, #16]
 8005c84:	4699      	mov	r9, r3
 8005c86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c88:	1b1a      	subs	r2, r3, r4
 8005c8a:	d004      	beq.n	8005c96 <_dtoa_r+0x79e>
 8005c8c:	4649      	mov	r1, r9
 8005c8e:	4658      	mov	r0, fp
 8005c90:	f000 fcaa 	bl	80065e8 <__pow5mult>
 8005c94:	4681      	mov	r9, r0
 8005c96:	2101      	movs	r1, #1
 8005c98:	4658      	mov	r0, fp
 8005c9a:	f000 fbe7 	bl	800646c <__i2b>
 8005c9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ca0:	4604      	mov	r4, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f000 81c9 	beq.w	800603a <_dtoa_r+0xb42>
 8005ca8:	461a      	mov	r2, r3
 8005caa:	4601      	mov	r1, r0
 8005cac:	4658      	mov	r0, fp
 8005cae:	f000 fc9b 	bl	80065e8 <__pow5mult>
 8005cb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cb4:	4604      	mov	r4, r0
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	f300 808f 	bgt.w	8005dda <_dtoa_r+0x8e2>
 8005cbc:	9b02      	ldr	r3, [sp, #8]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f040 8087 	bne.w	8005dd2 <_dtoa_r+0x8da>
 8005cc4:	9b03      	ldr	r3, [sp, #12]
 8005cc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f040 8083 	bne.w	8005dd6 <_dtoa_r+0x8de>
 8005cd0:	9b03      	ldr	r3, [sp, #12]
 8005cd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005cd6:	0d1b      	lsrs	r3, r3, #20
 8005cd8:	051b      	lsls	r3, r3, #20
 8005cda:	b12b      	cbz	r3, 8005ce8 <_dtoa_r+0x7f0>
 8005cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cde:	f108 0801 	add.w	r8, r8, #1
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f000 81aa 	beq.w	8006046 <_dtoa_r+0xb4e>
 8005cf2:	6923      	ldr	r3, [r4, #16]
 8005cf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005cf8:	6918      	ldr	r0, [r3, #16]
 8005cfa:	f000 fb6b 	bl	80063d4 <__hi0bits>
 8005cfe:	f1c0 0020 	rsb	r0, r0, #32
 8005d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d04:	4418      	add	r0, r3
 8005d06:	f010 001f 	ands.w	r0, r0, #31
 8005d0a:	d071      	beq.n	8005df0 <_dtoa_r+0x8f8>
 8005d0c:	f1c0 0320 	rsb	r3, r0, #32
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	dd65      	ble.n	8005de0 <_dtoa_r+0x8e8>
 8005d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d16:	f1c0 001c 	rsb	r0, r0, #28
 8005d1a:	4403      	add	r3, r0
 8005d1c:	4480      	add	r8, r0
 8005d1e:	4406      	add	r6, r0
 8005d20:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d22:	f1b8 0f00 	cmp.w	r8, #0
 8005d26:	dd05      	ble.n	8005d34 <_dtoa_r+0x83c>
 8005d28:	4649      	mov	r1, r9
 8005d2a:	4642      	mov	r2, r8
 8005d2c:	4658      	mov	r0, fp
 8005d2e:	f000 fcb5 	bl	800669c <__lshift>
 8005d32:	4681      	mov	r9, r0
 8005d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	dd05      	ble.n	8005d46 <_dtoa_r+0x84e>
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	4658      	mov	r0, fp
 8005d40:	f000 fcac 	bl	800669c <__lshift>
 8005d44:	4604      	mov	r4, r0
 8005d46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d053      	beq.n	8005df4 <_dtoa_r+0x8fc>
 8005d4c:	4621      	mov	r1, r4
 8005d4e:	4648      	mov	r0, r9
 8005d50:	f000 fd10 	bl	8006774 <__mcmp>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	da4d      	bge.n	8005df4 <_dtoa_r+0x8fc>
 8005d58:	1e7b      	subs	r3, r7, #1
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	9304      	str	r3, [sp, #16]
 8005d5e:	220a      	movs	r2, #10
 8005d60:	2300      	movs	r3, #0
 8005d62:	4658      	mov	r0, fp
 8005d64:	f000 faf0 	bl	8006348 <__multadd>
 8005d68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d6a:	4681      	mov	r9, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f000 816c 	beq.w	800604a <_dtoa_r+0xb52>
 8005d72:	2300      	movs	r3, #0
 8005d74:	4629      	mov	r1, r5
 8005d76:	220a      	movs	r2, #10
 8005d78:	4658      	mov	r0, fp
 8005d7a:	f000 fae5 	bl	8006348 <__multadd>
 8005d7e:	9b08      	ldr	r3, [sp, #32]
 8005d80:	4605      	mov	r5, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	dc61      	bgt.n	8005e4a <_dtoa_r+0x952>
 8005d86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	dc3b      	bgt.n	8005e04 <_dtoa_r+0x90c>
 8005d8c:	e05d      	b.n	8005e4a <_dtoa_r+0x952>
 8005d8e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d90:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005d94:	e746      	b.n	8005c24 <_dtoa_r+0x72c>
 8005d96:	9b07      	ldr	r3, [sp, #28]
 8005d98:	1e5c      	subs	r4, r3, #1
 8005d9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d9c:	42a3      	cmp	r3, r4
 8005d9e:	bfbf      	itttt	lt
 8005da0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005da2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005da4:	1ae3      	sublt	r3, r4, r3
 8005da6:	18d2      	addlt	r2, r2, r3
 8005da8:	bfa8      	it	ge
 8005daa:	1b1c      	subge	r4, r3, r4
 8005dac:	9b07      	ldr	r3, [sp, #28]
 8005dae:	bfbe      	ittt	lt
 8005db0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005db2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005db4:	2400      	movlt	r4, #0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	bfb5      	itete	lt
 8005dba:	eba8 0603 	sublt.w	r6, r8, r3
 8005dbe:	4646      	movge	r6, r8
 8005dc0:	2300      	movlt	r3, #0
 8005dc2:	9b07      	ldrge	r3, [sp, #28]
 8005dc4:	e730      	b.n	8005c28 <_dtoa_r+0x730>
 8005dc6:	4646      	mov	r6, r8
 8005dc8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005dca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005dcc:	e735      	b.n	8005c3a <_dtoa_r+0x742>
 8005dce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005dd0:	e75c      	b.n	8005c8c <_dtoa_r+0x794>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	e788      	b.n	8005ce8 <_dtoa_r+0x7f0>
 8005dd6:	9b02      	ldr	r3, [sp, #8]
 8005dd8:	e786      	b.n	8005ce8 <_dtoa_r+0x7f0>
 8005dda:	2300      	movs	r3, #0
 8005ddc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dde:	e788      	b.n	8005cf2 <_dtoa_r+0x7fa>
 8005de0:	d09f      	beq.n	8005d22 <_dtoa_r+0x82a>
 8005de2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005de4:	331c      	adds	r3, #28
 8005de6:	441a      	add	r2, r3
 8005de8:	4498      	add	r8, r3
 8005dea:	441e      	add	r6, r3
 8005dec:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dee:	e798      	b.n	8005d22 <_dtoa_r+0x82a>
 8005df0:	4603      	mov	r3, r0
 8005df2:	e7f6      	b.n	8005de2 <_dtoa_r+0x8ea>
 8005df4:	9b07      	ldr	r3, [sp, #28]
 8005df6:	9704      	str	r7, [sp, #16]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	dc20      	bgt.n	8005e3e <_dtoa_r+0x946>
 8005dfc:	9308      	str	r3, [sp, #32]
 8005dfe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	dd1e      	ble.n	8005e42 <_dtoa_r+0x94a>
 8005e04:	9b08      	ldr	r3, [sp, #32]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f47f aebc 	bne.w	8005b84 <_dtoa_r+0x68c>
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	2205      	movs	r2, #5
 8005e10:	4658      	mov	r0, fp
 8005e12:	f000 fa99 	bl	8006348 <__multadd>
 8005e16:	4601      	mov	r1, r0
 8005e18:	4604      	mov	r4, r0
 8005e1a:	4648      	mov	r0, r9
 8005e1c:	f000 fcaa 	bl	8006774 <__mcmp>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	f77f aeaf 	ble.w	8005b84 <_dtoa_r+0x68c>
 8005e26:	2331      	movs	r3, #49	@ 0x31
 8005e28:	4656      	mov	r6, sl
 8005e2a:	f806 3b01 	strb.w	r3, [r6], #1
 8005e2e:	9b04      	ldr	r3, [sp, #16]
 8005e30:	3301      	adds	r3, #1
 8005e32:	9304      	str	r3, [sp, #16]
 8005e34:	e6aa      	b.n	8005b8c <_dtoa_r+0x694>
 8005e36:	9c07      	ldr	r4, [sp, #28]
 8005e38:	9704      	str	r7, [sp, #16]
 8005e3a:	4625      	mov	r5, r4
 8005e3c:	e7f3      	b.n	8005e26 <_dtoa_r+0x92e>
 8005e3e:	9b07      	ldr	r3, [sp, #28]
 8005e40:	9308      	str	r3, [sp, #32]
 8005e42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 8104 	beq.w	8006052 <_dtoa_r+0xb5a>
 8005e4a:	2e00      	cmp	r6, #0
 8005e4c:	dd05      	ble.n	8005e5a <_dtoa_r+0x962>
 8005e4e:	4629      	mov	r1, r5
 8005e50:	4632      	mov	r2, r6
 8005e52:	4658      	mov	r0, fp
 8005e54:	f000 fc22 	bl	800669c <__lshift>
 8005e58:	4605      	mov	r5, r0
 8005e5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d05a      	beq.n	8005f16 <_dtoa_r+0xa1e>
 8005e60:	4658      	mov	r0, fp
 8005e62:	6869      	ldr	r1, [r5, #4]
 8005e64:	f000 fa0e 	bl	8006284 <_Balloc>
 8005e68:	4606      	mov	r6, r0
 8005e6a:	b928      	cbnz	r0, 8005e78 <_dtoa_r+0x980>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005e72:	4b83      	ldr	r3, [pc, #524]	@ (8006080 <_dtoa_r+0xb88>)
 8005e74:	f7ff bb54 	b.w	8005520 <_dtoa_r+0x28>
 8005e78:	692a      	ldr	r2, [r5, #16]
 8005e7a:	f105 010c 	add.w	r1, r5, #12
 8005e7e:	3202      	adds	r2, #2
 8005e80:	0092      	lsls	r2, r2, #2
 8005e82:	300c      	adds	r0, #12
 8005e84:	f000 fffa 	bl	8006e7c <memcpy>
 8005e88:	2201      	movs	r2, #1
 8005e8a:	4631      	mov	r1, r6
 8005e8c:	4658      	mov	r0, fp
 8005e8e:	f000 fc05 	bl	800669c <__lshift>
 8005e92:	462f      	mov	r7, r5
 8005e94:	4605      	mov	r5, r0
 8005e96:	f10a 0301 	add.w	r3, sl, #1
 8005e9a:	9307      	str	r3, [sp, #28]
 8005e9c:	9b08      	ldr	r3, [sp, #32]
 8005e9e:	4453      	add	r3, sl
 8005ea0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ea2:	9b02      	ldr	r3, [sp, #8]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eaa:	9b07      	ldr	r3, [sp, #28]
 8005eac:	4621      	mov	r1, r4
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	4648      	mov	r0, r9
 8005eb2:	9302      	str	r3, [sp, #8]
 8005eb4:	f7ff fa95 	bl	80053e2 <quorem>
 8005eb8:	4639      	mov	r1, r7
 8005eba:	9008      	str	r0, [sp, #32]
 8005ebc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ec0:	4648      	mov	r0, r9
 8005ec2:	f000 fc57 	bl	8006774 <__mcmp>
 8005ec6:	462a      	mov	r2, r5
 8005ec8:	9009      	str	r0, [sp, #36]	@ 0x24
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4658      	mov	r0, fp
 8005ece:	f000 fc6d 	bl	80067ac <__mdiff>
 8005ed2:	68c2      	ldr	r2, [r0, #12]
 8005ed4:	4606      	mov	r6, r0
 8005ed6:	bb02      	cbnz	r2, 8005f1a <_dtoa_r+0xa22>
 8005ed8:	4601      	mov	r1, r0
 8005eda:	4648      	mov	r0, r9
 8005edc:	f000 fc4a 	bl	8006774 <__mcmp>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	4631      	mov	r1, r6
 8005ee4:	4658      	mov	r0, fp
 8005ee6:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ee8:	f000 fa0c 	bl	8006304 <_Bfree>
 8005eec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005eee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ef0:	9e07      	ldr	r6, [sp, #28]
 8005ef2:	ea43 0102 	orr.w	r1, r3, r2
 8005ef6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ef8:	4319      	orrs	r1, r3
 8005efa:	d110      	bne.n	8005f1e <_dtoa_r+0xa26>
 8005efc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f00:	d029      	beq.n	8005f56 <_dtoa_r+0xa5e>
 8005f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	dd02      	ble.n	8005f0e <_dtoa_r+0xa16>
 8005f08:	9b08      	ldr	r3, [sp, #32]
 8005f0a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005f0e:	9b02      	ldr	r3, [sp, #8]
 8005f10:	f883 8000 	strb.w	r8, [r3]
 8005f14:	e63b      	b.n	8005b8e <_dtoa_r+0x696>
 8005f16:	4628      	mov	r0, r5
 8005f18:	e7bb      	b.n	8005e92 <_dtoa_r+0x99a>
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	e7e1      	b.n	8005ee2 <_dtoa_r+0x9ea>
 8005f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	db04      	blt.n	8005f2e <_dtoa_r+0xa36>
 8005f24:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005f26:	430b      	orrs	r3, r1
 8005f28:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f2a:	430b      	orrs	r3, r1
 8005f2c:	d120      	bne.n	8005f70 <_dtoa_r+0xa78>
 8005f2e:	2a00      	cmp	r2, #0
 8005f30:	dded      	ble.n	8005f0e <_dtoa_r+0xa16>
 8005f32:	4649      	mov	r1, r9
 8005f34:	2201      	movs	r2, #1
 8005f36:	4658      	mov	r0, fp
 8005f38:	f000 fbb0 	bl	800669c <__lshift>
 8005f3c:	4621      	mov	r1, r4
 8005f3e:	4681      	mov	r9, r0
 8005f40:	f000 fc18 	bl	8006774 <__mcmp>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	dc03      	bgt.n	8005f50 <_dtoa_r+0xa58>
 8005f48:	d1e1      	bne.n	8005f0e <_dtoa_r+0xa16>
 8005f4a:	f018 0f01 	tst.w	r8, #1
 8005f4e:	d0de      	beq.n	8005f0e <_dtoa_r+0xa16>
 8005f50:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f54:	d1d8      	bne.n	8005f08 <_dtoa_r+0xa10>
 8005f56:	2339      	movs	r3, #57	@ 0x39
 8005f58:	9a02      	ldr	r2, [sp, #8]
 8005f5a:	7013      	strb	r3, [r2, #0]
 8005f5c:	4633      	mov	r3, r6
 8005f5e:	461e      	mov	r6, r3
 8005f60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	2a39      	cmp	r2, #57	@ 0x39
 8005f68:	d052      	beq.n	8006010 <_dtoa_r+0xb18>
 8005f6a:	3201      	adds	r2, #1
 8005f6c:	701a      	strb	r2, [r3, #0]
 8005f6e:	e60e      	b.n	8005b8e <_dtoa_r+0x696>
 8005f70:	2a00      	cmp	r2, #0
 8005f72:	dd07      	ble.n	8005f84 <_dtoa_r+0xa8c>
 8005f74:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f78:	d0ed      	beq.n	8005f56 <_dtoa_r+0xa5e>
 8005f7a:	9a02      	ldr	r2, [sp, #8]
 8005f7c:	f108 0301 	add.w	r3, r8, #1
 8005f80:	7013      	strb	r3, [r2, #0]
 8005f82:	e604      	b.n	8005b8e <_dtoa_r+0x696>
 8005f84:	9b07      	ldr	r3, [sp, #28]
 8005f86:	9a07      	ldr	r2, [sp, #28]
 8005f88:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005f8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d028      	beq.n	8005fe4 <_dtoa_r+0xaec>
 8005f92:	4649      	mov	r1, r9
 8005f94:	2300      	movs	r3, #0
 8005f96:	220a      	movs	r2, #10
 8005f98:	4658      	mov	r0, fp
 8005f9a:	f000 f9d5 	bl	8006348 <__multadd>
 8005f9e:	42af      	cmp	r7, r5
 8005fa0:	4681      	mov	r9, r0
 8005fa2:	f04f 0300 	mov.w	r3, #0
 8005fa6:	f04f 020a 	mov.w	r2, #10
 8005faa:	4639      	mov	r1, r7
 8005fac:	4658      	mov	r0, fp
 8005fae:	d107      	bne.n	8005fc0 <_dtoa_r+0xac8>
 8005fb0:	f000 f9ca 	bl	8006348 <__multadd>
 8005fb4:	4607      	mov	r7, r0
 8005fb6:	4605      	mov	r5, r0
 8005fb8:	9b07      	ldr	r3, [sp, #28]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	9307      	str	r3, [sp, #28]
 8005fbe:	e774      	b.n	8005eaa <_dtoa_r+0x9b2>
 8005fc0:	f000 f9c2 	bl	8006348 <__multadd>
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4607      	mov	r7, r0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	220a      	movs	r2, #10
 8005fcc:	4658      	mov	r0, fp
 8005fce:	f000 f9bb 	bl	8006348 <__multadd>
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	e7f0      	b.n	8005fb8 <_dtoa_r+0xac0>
 8005fd6:	9b08      	ldr	r3, [sp, #32]
 8005fd8:	2700      	movs	r7, #0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	bfcc      	ite	gt
 8005fde:	461e      	movgt	r6, r3
 8005fe0:	2601      	movle	r6, #1
 8005fe2:	4456      	add	r6, sl
 8005fe4:	4649      	mov	r1, r9
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	4658      	mov	r0, fp
 8005fea:	f000 fb57 	bl	800669c <__lshift>
 8005fee:	4621      	mov	r1, r4
 8005ff0:	4681      	mov	r9, r0
 8005ff2:	f000 fbbf 	bl	8006774 <__mcmp>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	dcb0      	bgt.n	8005f5c <_dtoa_r+0xa64>
 8005ffa:	d102      	bne.n	8006002 <_dtoa_r+0xb0a>
 8005ffc:	f018 0f01 	tst.w	r8, #1
 8006000:	d1ac      	bne.n	8005f5c <_dtoa_r+0xa64>
 8006002:	4633      	mov	r3, r6
 8006004:	461e      	mov	r6, r3
 8006006:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800600a:	2a30      	cmp	r2, #48	@ 0x30
 800600c:	d0fa      	beq.n	8006004 <_dtoa_r+0xb0c>
 800600e:	e5be      	b.n	8005b8e <_dtoa_r+0x696>
 8006010:	459a      	cmp	sl, r3
 8006012:	d1a4      	bne.n	8005f5e <_dtoa_r+0xa66>
 8006014:	9b04      	ldr	r3, [sp, #16]
 8006016:	3301      	adds	r3, #1
 8006018:	9304      	str	r3, [sp, #16]
 800601a:	2331      	movs	r3, #49	@ 0x31
 800601c:	f88a 3000 	strb.w	r3, [sl]
 8006020:	e5b5      	b.n	8005b8e <_dtoa_r+0x696>
 8006022:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006024:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006084 <_dtoa_r+0xb8c>
 8006028:	b11b      	cbz	r3, 8006032 <_dtoa_r+0xb3a>
 800602a:	f10a 0308 	add.w	r3, sl, #8
 800602e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006030:	6013      	str	r3, [r2, #0]
 8006032:	4650      	mov	r0, sl
 8006034:	b017      	add	sp, #92	@ 0x5c
 8006036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800603c:	2b01      	cmp	r3, #1
 800603e:	f77f ae3d 	ble.w	8005cbc <_dtoa_r+0x7c4>
 8006042:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006044:	930a      	str	r3, [sp, #40]	@ 0x28
 8006046:	2001      	movs	r0, #1
 8006048:	e65b      	b.n	8005d02 <_dtoa_r+0x80a>
 800604a:	9b08      	ldr	r3, [sp, #32]
 800604c:	2b00      	cmp	r3, #0
 800604e:	f77f aed6 	ble.w	8005dfe <_dtoa_r+0x906>
 8006052:	4656      	mov	r6, sl
 8006054:	4621      	mov	r1, r4
 8006056:	4648      	mov	r0, r9
 8006058:	f7ff f9c3 	bl	80053e2 <quorem>
 800605c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006060:	9b08      	ldr	r3, [sp, #32]
 8006062:	f806 8b01 	strb.w	r8, [r6], #1
 8006066:	eba6 020a 	sub.w	r2, r6, sl
 800606a:	4293      	cmp	r3, r2
 800606c:	ddb3      	ble.n	8005fd6 <_dtoa_r+0xade>
 800606e:	4649      	mov	r1, r9
 8006070:	2300      	movs	r3, #0
 8006072:	220a      	movs	r2, #10
 8006074:	4658      	mov	r0, fp
 8006076:	f000 f967 	bl	8006348 <__multadd>
 800607a:	4681      	mov	r9, r0
 800607c:	e7ea      	b.n	8006054 <_dtoa_r+0xb5c>
 800607e:	bf00      	nop
 8006080:	08007386 	.word	0x08007386
 8006084:	0800730a 	.word	0x0800730a

08006088 <_free_r>:
 8006088:	b538      	push	{r3, r4, r5, lr}
 800608a:	4605      	mov	r5, r0
 800608c:	2900      	cmp	r1, #0
 800608e:	d040      	beq.n	8006112 <_free_r+0x8a>
 8006090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006094:	1f0c      	subs	r4, r1, #4
 8006096:	2b00      	cmp	r3, #0
 8006098:	bfb8      	it	lt
 800609a:	18e4      	addlt	r4, r4, r3
 800609c:	f000 f8e6 	bl	800626c <__malloc_lock>
 80060a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006114 <_free_r+0x8c>)
 80060a2:	6813      	ldr	r3, [r2, #0]
 80060a4:	b933      	cbnz	r3, 80060b4 <_free_r+0x2c>
 80060a6:	6063      	str	r3, [r4, #4]
 80060a8:	6014      	str	r4, [r2, #0]
 80060aa:	4628      	mov	r0, r5
 80060ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060b0:	f000 b8e2 	b.w	8006278 <__malloc_unlock>
 80060b4:	42a3      	cmp	r3, r4
 80060b6:	d908      	bls.n	80060ca <_free_r+0x42>
 80060b8:	6820      	ldr	r0, [r4, #0]
 80060ba:	1821      	adds	r1, r4, r0
 80060bc:	428b      	cmp	r3, r1
 80060be:	bf01      	itttt	eq
 80060c0:	6819      	ldreq	r1, [r3, #0]
 80060c2:	685b      	ldreq	r3, [r3, #4]
 80060c4:	1809      	addeq	r1, r1, r0
 80060c6:	6021      	streq	r1, [r4, #0]
 80060c8:	e7ed      	b.n	80060a6 <_free_r+0x1e>
 80060ca:	461a      	mov	r2, r3
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	b10b      	cbz	r3, 80060d4 <_free_r+0x4c>
 80060d0:	42a3      	cmp	r3, r4
 80060d2:	d9fa      	bls.n	80060ca <_free_r+0x42>
 80060d4:	6811      	ldr	r1, [r2, #0]
 80060d6:	1850      	adds	r0, r2, r1
 80060d8:	42a0      	cmp	r0, r4
 80060da:	d10b      	bne.n	80060f4 <_free_r+0x6c>
 80060dc:	6820      	ldr	r0, [r4, #0]
 80060de:	4401      	add	r1, r0
 80060e0:	1850      	adds	r0, r2, r1
 80060e2:	4283      	cmp	r3, r0
 80060e4:	6011      	str	r1, [r2, #0]
 80060e6:	d1e0      	bne.n	80060aa <_free_r+0x22>
 80060e8:	6818      	ldr	r0, [r3, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	4408      	add	r0, r1
 80060ee:	6010      	str	r0, [r2, #0]
 80060f0:	6053      	str	r3, [r2, #4]
 80060f2:	e7da      	b.n	80060aa <_free_r+0x22>
 80060f4:	d902      	bls.n	80060fc <_free_r+0x74>
 80060f6:	230c      	movs	r3, #12
 80060f8:	602b      	str	r3, [r5, #0]
 80060fa:	e7d6      	b.n	80060aa <_free_r+0x22>
 80060fc:	6820      	ldr	r0, [r4, #0]
 80060fe:	1821      	adds	r1, r4, r0
 8006100:	428b      	cmp	r3, r1
 8006102:	bf01      	itttt	eq
 8006104:	6819      	ldreq	r1, [r3, #0]
 8006106:	685b      	ldreq	r3, [r3, #4]
 8006108:	1809      	addeq	r1, r1, r0
 800610a:	6021      	streq	r1, [r4, #0]
 800610c:	6063      	str	r3, [r4, #4]
 800610e:	6054      	str	r4, [r2, #4]
 8006110:	e7cb      	b.n	80060aa <_free_r+0x22>
 8006112:	bd38      	pop	{r3, r4, r5, pc}
 8006114:	20000428 	.word	0x20000428

08006118 <malloc>:
 8006118:	4b02      	ldr	r3, [pc, #8]	@ (8006124 <malloc+0xc>)
 800611a:	4601      	mov	r1, r0
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	f000 b825 	b.w	800616c <_malloc_r>
 8006122:	bf00      	nop
 8006124:	20000018 	.word	0x20000018

08006128 <sbrk_aligned>:
 8006128:	b570      	push	{r4, r5, r6, lr}
 800612a:	4e0f      	ldr	r6, [pc, #60]	@ (8006168 <sbrk_aligned+0x40>)
 800612c:	460c      	mov	r4, r1
 800612e:	6831      	ldr	r1, [r6, #0]
 8006130:	4605      	mov	r5, r0
 8006132:	b911      	cbnz	r1, 800613a <sbrk_aligned+0x12>
 8006134:	f000 fe92 	bl	8006e5c <_sbrk_r>
 8006138:	6030      	str	r0, [r6, #0]
 800613a:	4621      	mov	r1, r4
 800613c:	4628      	mov	r0, r5
 800613e:	f000 fe8d 	bl	8006e5c <_sbrk_r>
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	d103      	bne.n	800614e <sbrk_aligned+0x26>
 8006146:	f04f 34ff 	mov.w	r4, #4294967295
 800614a:	4620      	mov	r0, r4
 800614c:	bd70      	pop	{r4, r5, r6, pc}
 800614e:	1cc4      	adds	r4, r0, #3
 8006150:	f024 0403 	bic.w	r4, r4, #3
 8006154:	42a0      	cmp	r0, r4
 8006156:	d0f8      	beq.n	800614a <sbrk_aligned+0x22>
 8006158:	1a21      	subs	r1, r4, r0
 800615a:	4628      	mov	r0, r5
 800615c:	f000 fe7e 	bl	8006e5c <_sbrk_r>
 8006160:	3001      	adds	r0, #1
 8006162:	d1f2      	bne.n	800614a <sbrk_aligned+0x22>
 8006164:	e7ef      	b.n	8006146 <sbrk_aligned+0x1e>
 8006166:	bf00      	nop
 8006168:	20000424 	.word	0x20000424

0800616c <_malloc_r>:
 800616c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006170:	1ccd      	adds	r5, r1, #3
 8006172:	f025 0503 	bic.w	r5, r5, #3
 8006176:	3508      	adds	r5, #8
 8006178:	2d0c      	cmp	r5, #12
 800617a:	bf38      	it	cc
 800617c:	250c      	movcc	r5, #12
 800617e:	2d00      	cmp	r5, #0
 8006180:	4606      	mov	r6, r0
 8006182:	db01      	blt.n	8006188 <_malloc_r+0x1c>
 8006184:	42a9      	cmp	r1, r5
 8006186:	d904      	bls.n	8006192 <_malloc_r+0x26>
 8006188:	230c      	movs	r3, #12
 800618a:	6033      	str	r3, [r6, #0]
 800618c:	2000      	movs	r0, #0
 800618e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006192:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006268 <_malloc_r+0xfc>
 8006196:	f000 f869 	bl	800626c <__malloc_lock>
 800619a:	f8d8 3000 	ldr.w	r3, [r8]
 800619e:	461c      	mov	r4, r3
 80061a0:	bb44      	cbnz	r4, 80061f4 <_malloc_r+0x88>
 80061a2:	4629      	mov	r1, r5
 80061a4:	4630      	mov	r0, r6
 80061a6:	f7ff ffbf 	bl	8006128 <sbrk_aligned>
 80061aa:	1c43      	adds	r3, r0, #1
 80061ac:	4604      	mov	r4, r0
 80061ae:	d158      	bne.n	8006262 <_malloc_r+0xf6>
 80061b0:	f8d8 4000 	ldr.w	r4, [r8]
 80061b4:	4627      	mov	r7, r4
 80061b6:	2f00      	cmp	r7, #0
 80061b8:	d143      	bne.n	8006242 <_malloc_r+0xd6>
 80061ba:	2c00      	cmp	r4, #0
 80061bc:	d04b      	beq.n	8006256 <_malloc_r+0xea>
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	4639      	mov	r1, r7
 80061c2:	4630      	mov	r0, r6
 80061c4:	eb04 0903 	add.w	r9, r4, r3
 80061c8:	f000 fe48 	bl	8006e5c <_sbrk_r>
 80061cc:	4581      	cmp	r9, r0
 80061ce:	d142      	bne.n	8006256 <_malloc_r+0xea>
 80061d0:	6821      	ldr	r1, [r4, #0]
 80061d2:	4630      	mov	r0, r6
 80061d4:	1a6d      	subs	r5, r5, r1
 80061d6:	4629      	mov	r1, r5
 80061d8:	f7ff ffa6 	bl	8006128 <sbrk_aligned>
 80061dc:	3001      	adds	r0, #1
 80061de:	d03a      	beq.n	8006256 <_malloc_r+0xea>
 80061e0:	6823      	ldr	r3, [r4, #0]
 80061e2:	442b      	add	r3, r5
 80061e4:	6023      	str	r3, [r4, #0]
 80061e6:	f8d8 3000 	ldr.w	r3, [r8]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	bb62      	cbnz	r2, 8006248 <_malloc_r+0xdc>
 80061ee:	f8c8 7000 	str.w	r7, [r8]
 80061f2:	e00f      	b.n	8006214 <_malloc_r+0xa8>
 80061f4:	6822      	ldr	r2, [r4, #0]
 80061f6:	1b52      	subs	r2, r2, r5
 80061f8:	d420      	bmi.n	800623c <_malloc_r+0xd0>
 80061fa:	2a0b      	cmp	r2, #11
 80061fc:	d917      	bls.n	800622e <_malloc_r+0xc2>
 80061fe:	1961      	adds	r1, r4, r5
 8006200:	42a3      	cmp	r3, r4
 8006202:	6025      	str	r5, [r4, #0]
 8006204:	bf18      	it	ne
 8006206:	6059      	strne	r1, [r3, #4]
 8006208:	6863      	ldr	r3, [r4, #4]
 800620a:	bf08      	it	eq
 800620c:	f8c8 1000 	streq.w	r1, [r8]
 8006210:	5162      	str	r2, [r4, r5]
 8006212:	604b      	str	r3, [r1, #4]
 8006214:	4630      	mov	r0, r6
 8006216:	f000 f82f 	bl	8006278 <__malloc_unlock>
 800621a:	f104 000b 	add.w	r0, r4, #11
 800621e:	1d23      	adds	r3, r4, #4
 8006220:	f020 0007 	bic.w	r0, r0, #7
 8006224:	1ac2      	subs	r2, r0, r3
 8006226:	bf1c      	itt	ne
 8006228:	1a1b      	subne	r3, r3, r0
 800622a:	50a3      	strne	r3, [r4, r2]
 800622c:	e7af      	b.n	800618e <_malloc_r+0x22>
 800622e:	6862      	ldr	r2, [r4, #4]
 8006230:	42a3      	cmp	r3, r4
 8006232:	bf0c      	ite	eq
 8006234:	f8c8 2000 	streq.w	r2, [r8]
 8006238:	605a      	strne	r2, [r3, #4]
 800623a:	e7eb      	b.n	8006214 <_malloc_r+0xa8>
 800623c:	4623      	mov	r3, r4
 800623e:	6864      	ldr	r4, [r4, #4]
 8006240:	e7ae      	b.n	80061a0 <_malloc_r+0x34>
 8006242:	463c      	mov	r4, r7
 8006244:	687f      	ldr	r7, [r7, #4]
 8006246:	e7b6      	b.n	80061b6 <_malloc_r+0x4a>
 8006248:	461a      	mov	r2, r3
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	42a3      	cmp	r3, r4
 800624e:	d1fb      	bne.n	8006248 <_malloc_r+0xdc>
 8006250:	2300      	movs	r3, #0
 8006252:	6053      	str	r3, [r2, #4]
 8006254:	e7de      	b.n	8006214 <_malloc_r+0xa8>
 8006256:	230c      	movs	r3, #12
 8006258:	4630      	mov	r0, r6
 800625a:	6033      	str	r3, [r6, #0]
 800625c:	f000 f80c 	bl	8006278 <__malloc_unlock>
 8006260:	e794      	b.n	800618c <_malloc_r+0x20>
 8006262:	6005      	str	r5, [r0, #0]
 8006264:	e7d6      	b.n	8006214 <_malloc_r+0xa8>
 8006266:	bf00      	nop
 8006268:	20000428 	.word	0x20000428

0800626c <__malloc_lock>:
 800626c:	4801      	ldr	r0, [pc, #4]	@ (8006274 <__malloc_lock+0x8>)
 800626e:	f7ff b8a8 	b.w	80053c2 <__retarget_lock_acquire_recursive>
 8006272:	bf00      	nop
 8006274:	20000420 	.word	0x20000420

08006278 <__malloc_unlock>:
 8006278:	4801      	ldr	r0, [pc, #4]	@ (8006280 <__malloc_unlock+0x8>)
 800627a:	f7ff b8a3 	b.w	80053c4 <__retarget_lock_release_recursive>
 800627e:	bf00      	nop
 8006280:	20000420 	.word	0x20000420

08006284 <_Balloc>:
 8006284:	b570      	push	{r4, r5, r6, lr}
 8006286:	69c6      	ldr	r6, [r0, #28]
 8006288:	4604      	mov	r4, r0
 800628a:	460d      	mov	r5, r1
 800628c:	b976      	cbnz	r6, 80062ac <_Balloc+0x28>
 800628e:	2010      	movs	r0, #16
 8006290:	f7ff ff42 	bl	8006118 <malloc>
 8006294:	4602      	mov	r2, r0
 8006296:	61e0      	str	r0, [r4, #28]
 8006298:	b920      	cbnz	r0, 80062a4 <_Balloc+0x20>
 800629a:	216b      	movs	r1, #107	@ 0x6b
 800629c:	4b17      	ldr	r3, [pc, #92]	@ (80062fc <_Balloc+0x78>)
 800629e:	4818      	ldr	r0, [pc, #96]	@ (8006300 <_Balloc+0x7c>)
 80062a0:	f000 fdfa 	bl	8006e98 <__assert_func>
 80062a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062a8:	6006      	str	r6, [r0, #0]
 80062aa:	60c6      	str	r6, [r0, #12]
 80062ac:	69e6      	ldr	r6, [r4, #28]
 80062ae:	68f3      	ldr	r3, [r6, #12]
 80062b0:	b183      	cbz	r3, 80062d4 <_Balloc+0x50>
 80062b2:	69e3      	ldr	r3, [r4, #28]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80062ba:	b9b8      	cbnz	r0, 80062ec <_Balloc+0x68>
 80062bc:	2101      	movs	r1, #1
 80062be:	fa01 f605 	lsl.w	r6, r1, r5
 80062c2:	1d72      	adds	r2, r6, #5
 80062c4:	4620      	mov	r0, r4
 80062c6:	0092      	lsls	r2, r2, #2
 80062c8:	f000 fe04 	bl	8006ed4 <_calloc_r>
 80062cc:	b160      	cbz	r0, 80062e8 <_Balloc+0x64>
 80062ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80062d2:	e00e      	b.n	80062f2 <_Balloc+0x6e>
 80062d4:	2221      	movs	r2, #33	@ 0x21
 80062d6:	2104      	movs	r1, #4
 80062d8:	4620      	mov	r0, r4
 80062da:	f000 fdfb 	bl	8006ed4 <_calloc_r>
 80062de:	69e3      	ldr	r3, [r4, #28]
 80062e0:	60f0      	str	r0, [r6, #12]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1e4      	bne.n	80062b2 <_Balloc+0x2e>
 80062e8:	2000      	movs	r0, #0
 80062ea:	bd70      	pop	{r4, r5, r6, pc}
 80062ec:	6802      	ldr	r2, [r0, #0]
 80062ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062f2:	2300      	movs	r3, #0
 80062f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062f8:	e7f7      	b.n	80062ea <_Balloc+0x66>
 80062fa:	bf00      	nop
 80062fc:	08007317 	.word	0x08007317
 8006300:	08007397 	.word	0x08007397

08006304 <_Bfree>:
 8006304:	b570      	push	{r4, r5, r6, lr}
 8006306:	69c6      	ldr	r6, [r0, #28]
 8006308:	4605      	mov	r5, r0
 800630a:	460c      	mov	r4, r1
 800630c:	b976      	cbnz	r6, 800632c <_Bfree+0x28>
 800630e:	2010      	movs	r0, #16
 8006310:	f7ff ff02 	bl	8006118 <malloc>
 8006314:	4602      	mov	r2, r0
 8006316:	61e8      	str	r0, [r5, #28]
 8006318:	b920      	cbnz	r0, 8006324 <_Bfree+0x20>
 800631a:	218f      	movs	r1, #143	@ 0x8f
 800631c:	4b08      	ldr	r3, [pc, #32]	@ (8006340 <_Bfree+0x3c>)
 800631e:	4809      	ldr	r0, [pc, #36]	@ (8006344 <_Bfree+0x40>)
 8006320:	f000 fdba 	bl	8006e98 <__assert_func>
 8006324:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006328:	6006      	str	r6, [r0, #0]
 800632a:	60c6      	str	r6, [r0, #12]
 800632c:	b13c      	cbz	r4, 800633e <_Bfree+0x3a>
 800632e:	69eb      	ldr	r3, [r5, #28]
 8006330:	6862      	ldr	r2, [r4, #4]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006338:	6021      	str	r1, [r4, #0]
 800633a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800633e:	bd70      	pop	{r4, r5, r6, pc}
 8006340:	08007317 	.word	0x08007317
 8006344:	08007397 	.word	0x08007397

08006348 <__multadd>:
 8006348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800634c:	4607      	mov	r7, r0
 800634e:	460c      	mov	r4, r1
 8006350:	461e      	mov	r6, r3
 8006352:	2000      	movs	r0, #0
 8006354:	690d      	ldr	r5, [r1, #16]
 8006356:	f101 0c14 	add.w	ip, r1, #20
 800635a:	f8dc 3000 	ldr.w	r3, [ip]
 800635e:	3001      	adds	r0, #1
 8006360:	b299      	uxth	r1, r3
 8006362:	fb02 6101 	mla	r1, r2, r1, r6
 8006366:	0c1e      	lsrs	r6, r3, #16
 8006368:	0c0b      	lsrs	r3, r1, #16
 800636a:	fb02 3306 	mla	r3, r2, r6, r3
 800636e:	b289      	uxth	r1, r1
 8006370:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006374:	4285      	cmp	r5, r0
 8006376:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800637a:	f84c 1b04 	str.w	r1, [ip], #4
 800637e:	dcec      	bgt.n	800635a <__multadd+0x12>
 8006380:	b30e      	cbz	r6, 80063c6 <__multadd+0x7e>
 8006382:	68a3      	ldr	r3, [r4, #8]
 8006384:	42ab      	cmp	r3, r5
 8006386:	dc19      	bgt.n	80063bc <__multadd+0x74>
 8006388:	6861      	ldr	r1, [r4, #4]
 800638a:	4638      	mov	r0, r7
 800638c:	3101      	adds	r1, #1
 800638e:	f7ff ff79 	bl	8006284 <_Balloc>
 8006392:	4680      	mov	r8, r0
 8006394:	b928      	cbnz	r0, 80063a2 <__multadd+0x5a>
 8006396:	4602      	mov	r2, r0
 8006398:	21ba      	movs	r1, #186	@ 0xba
 800639a:	4b0c      	ldr	r3, [pc, #48]	@ (80063cc <__multadd+0x84>)
 800639c:	480c      	ldr	r0, [pc, #48]	@ (80063d0 <__multadd+0x88>)
 800639e:	f000 fd7b 	bl	8006e98 <__assert_func>
 80063a2:	6922      	ldr	r2, [r4, #16]
 80063a4:	f104 010c 	add.w	r1, r4, #12
 80063a8:	3202      	adds	r2, #2
 80063aa:	0092      	lsls	r2, r2, #2
 80063ac:	300c      	adds	r0, #12
 80063ae:	f000 fd65 	bl	8006e7c <memcpy>
 80063b2:	4621      	mov	r1, r4
 80063b4:	4638      	mov	r0, r7
 80063b6:	f7ff ffa5 	bl	8006304 <_Bfree>
 80063ba:	4644      	mov	r4, r8
 80063bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80063c0:	3501      	adds	r5, #1
 80063c2:	615e      	str	r6, [r3, #20]
 80063c4:	6125      	str	r5, [r4, #16]
 80063c6:	4620      	mov	r0, r4
 80063c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063cc:	08007386 	.word	0x08007386
 80063d0:	08007397 	.word	0x08007397

080063d4 <__hi0bits>:
 80063d4:	4603      	mov	r3, r0
 80063d6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80063da:	bf3a      	itte	cc
 80063dc:	0403      	lslcc	r3, r0, #16
 80063de:	2010      	movcc	r0, #16
 80063e0:	2000      	movcs	r0, #0
 80063e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80063e6:	bf3c      	itt	cc
 80063e8:	021b      	lslcc	r3, r3, #8
 80063ea:	3008      	addcc	r0, #8
 80063ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063f0:	bf3c      	itt	cc
 80063f2:	011b      	lslcc	r3, r3, #4
 80063f4:	3004      	addcc	r0, #4
 80063f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063fa:	bf3c      	itt	cc
 80063fc:	009b      	lslcc	r3, r3, #2
 80063fe:	3002      	addcc	r0, #2
 8006400:	2b00      	cmp	r3, #0
 8006402:	db05      	blt.n	8006410 <__hi0bits+0x3c>
 8006404:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006408:	f100 0001 	add.w	r0, r0, #1
 800640c:	bf08      	it	eq
 800640e:	2020      	moveq	r0, #32
 8006410:	4770      	bx	lr

08006412 <__lo0bits>:
 8006412:	6803      	ldr	r3, [r0, #0]
 8006414:	4602      	mov	r2, r0
 8006416:	f013 0007 	ands.w	r0, r3, #7
 800641a:	d00b      	beq.n	8006434 <__lo0bits+0x22>
 800641c:	07d9      	lsls	r1, r3, #31
 800641e:	d421      	bmi.n	8006464 <__lo0bits+0x52>
 8006420:	0798      	lsls	r0, r3, #30
 8006422:	bf49      	itett	mi
 8006424:	085b      	lsrmi	r3, r3, #1
 8006426:	089b      	lsrpl	r3, r3, #2
 8006428:	2001      	movmi	r0, #1
 800642a:	6013      	strmi	r3, [r2, #0]
 800642c:	bf5c      	itt	pl
 800642e:	2002      	movpl	r0, #2
 8006430:	6013      	strpl	r3, [r2, #0]
 8006432:	4770      	bx	lr
 8006434:	b299      	uxth	r1, r3
 8006436:	b909      	cbnz	r1, 800643c <__lo0bits+0x2a>
 8006438:	2010      	movs	r0, #16
 800643a:	0c1b      	lsrs	r3, r3, #16
 800643c:	b2d9      	uxtb	r1, r3
 800643e:	b909      	cbnz	r1, 8006444 <__lo0bits+0x32>
 8006440:	3008      	adds	r0, #8
 8006442:	0a1b      	lsrs	r3, r3, #8
 8006444:	0719      	lsls	r1, r3, #28
 8006446:	bf04      	itt	eq
 8006448:	091b      	lsreq	r3, r3, #4
 800644a:	3004      	addeq	r0, #4
 800644c:	0799      	lsls	r1, r3, #30
 800644e:	bf04      	itt	eq
 8006450:	089b      	lsreq	r3, r3, #2
 8006452:	3002      	addeq	r0, #2
 8006454:	07d9      	lsls	r1, r3, #31
 8006456:	d403      	bmi.n	8006460 <__lo0bits+0x4e>
 8006458:	085b      	lsrs	r3, r3, #1
 800645a:	f100 0001 	add.w	r0, r0, #1
 800645e:	d003      	beq.n	8006468 <__lo0bits+0x56>
 8006460:	6013      	str	r3, [r2, #0]
 8006462:	4770      	bx	lr
 8006464:	2000      	movs	r0, #0
 8006466:	4770      	bx	lr
 8006468:	2020      	movs	r0, #32
 800646a:	4770      	bx	lr

0800646c <__i2b>:
 800646c:	b510      	push	{r4, lr}
 800646e:	460c      	mov	r4, r1
 8006470:	2101      	movs	r1, #1
 8006472:	f7ff ff07 	bl	8006284 <_Balloc>
 8006476:	4602      	mov	r2, r0
 8006478:	b928      	cbnz	r0, 8006486 <__i2b+0x1a>
 800647a:	f240 1145 	movw	r1, #325	@ 0x145
 800647e:	4b04      	ldr	r3, [pc, #16]	@ (8006490 <__i2b+0x24>)
 8006480:	4804      	ldr	r0, [pc, #16]	@ (8006494 <__i2b+0x28>)
 8006482:	f000 fd09 	bl	8006e98 <__assert_func>
 8006486:	2301      	movs	r3, #1
 8006488:	6144      	str	r4, [r0, #20]
 800648a:	6103      	str	r3, [r0, #16]
 800648c:	bd10      	pop	{r4, pc}
 800648e:	bf00      	nop
 8006490:	08007386 	.word	0x08007386
 8006494:	08007397 	.word	0x08007397

08006498 <__multiply>:
 8006498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649c:	4614      	mov	r4, r2
 800649e:	690a      	ldr	r2, [r1, #16]
 80064a0:	6923      	ldr	r3, [r4, #16]
 80064a2:	460f      	mov	r7, r1
 80064a4:	429a      	cmp	r2, r3
 80064a6:	bfa2      	ittt	ge
 80064a8:	4623      	movge	r3, r4
 80064aa:	460c      	movge	r4, r1
 80064ac:	461f      	movge	r7, r3
 80064ae:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80064b2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80064b6:	68a3      	ldr	r3, [r4, #8]
 80064b8:	6861      	ldr	r1, [r4, #4]
 80064ba:	eb0a 0609 	add.w	r6, sl, r9
 80064be:	42b3      	cmp	r3, r6
 80064c0:	b085      	sub	sp, #20
 80064c2:	bfb8      	it	lt
 80064c4:	3101      	addlt	r1, #1
 80064c6:	f7ff fedd 	bl	8006284 <_Balloc>
 80064ca:	b930      	cbnz	r0, 80064da <__multiply+0x42>
 80064cc:	4602      	mov	r2, r0
 80064ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80064d2:	4b43      	ldr	r3, [pc, #268]	@ (80065e0 <__multiply+0x148>)
 80064d4:	4843      	ldr	r0, [pc, #268]	@ (80065e4 <__multiply+0x14c>)
 80064d6:	f000 fcdf 	bl	8006e98 <__assert_func>
 80064da:	f100 0514 	add.w	r5, r0, #20
 80064de:	462b      	mov	r3, r5
 80064e0:	2200      	movs	r2, #0
 80064e2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80064e6:	4543      	cmp	r3, r8
 80064e8:	d321      	bcc.n	800652e <__multiply+0x96>
 80064ea:	f107 0114 	add.w	r1, r7, #20
 80064ee:	f104 0214 	add.w	r2, r4, #20
 80064f2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80064f6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80064fa:	9302      	str	r3, [sp, #8]
 80064fc:	1b13      	subs	r3, r2, r4
 80064fe:	3b15      	subs	r3, #21
 8006500:	f023 0303 	bic.w	r3, r3, #3
 8006504:	3304      	adds	r3, #4
 8006506:	f104 0715 	add.w	r7, r4, #21
 800650a:	42ba      	cmp	r2, r7
 800650c:	bf38      	it	cc
 800650e:	2304      	movcc	r3, #4
 8006510:	9301      	str	r3, [sp, #4]
 8006512:	9b02      	ldr	r3, [sp, #8]
 8006514:	9103      	str	r1, [sp, #12]
 8006516:	428b      	cmp	r3, r1
 8006518:	d80c      	bhi.n	8006534 <__multiply+0x9c>
 800651a:	2e00      	cmp	r6, #0
 800651c:	dd03      	ble.n	8006526 <__multiply+0x8e>
 800651e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006522:	2b00      	cmp	r3, #0
 8006524:	d05a      	beq.n	80065dc <__multiply+0x144>
 8006526:	6106      	str	r6, [r0, #16]
 8006528:	b005      	add	sp, #20
 800652a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800652e:	f843 2b04 	str.w	r2, [r3], #4
 8006532:	e7d8      	b.n	80064e6 <__multiply+0x4e>
 8006534:	f8b1 a000 	ldrh.w	sl, [r1]
 8006538:	f1ba 0f00 	cmp.w	sl, #0
 800653c:	d023      	beq.n	8006586 <__multiply+0xee>
 800653e:	46a9      	mov	r9, r5
 8006540:	f04f 0c00 	mov.w	ip, #0
 8006544:	f104 0e14 	add.w	lr, r4, #20
 8006548:	f85e 7b04 	ldr.w	r7, [lr], #4
 800654c:	f8d9 3000 	ldr.w	r3, [r9]
 8006550:	fa1f fb87 	uxth.w	fp, r7
 8006554:	b29b      	uxth	r3, r3
 8006556:	fb0a 330b 	mla	r3, sl, fp, r3
 800655a:	4463      	add	r3, ip
 800655c:	f8d9 c000 	ldr.w	ip, [r9]
 8006560:	0c3f      	lsrs	r7, r7, #16
 8006562:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006566:	fb0a c707 	mla	r7, sl, r7, ip
 800656a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800656e:	b29b      	uxth	r3, r3
 8006570:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006574:	4572      	cmp	r2, lr
 8006576:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800657a:	f849 3b04 	str.w	r3, [r9], #4
 800657e:	d8e3      	bhi.n	8006548 <__multiply+0xb0>
 8006580:	9b01      	ldr	r3, [sp, #4]
 8006582:	f845 c003 	str.w	ip, [r5, r3]
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	3104      	adds	r1, #4
 800658a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800658e:	f1b9 0f00 	cmp.w	r9, #0
 8006592:	d021      	beq.n	80065d8 <__multiply+0x140>
 8006594:	46ae      	mov	lr, r5
 8006596:	f04f 0a00 	mov.w	sl, #0
 800659a:	682b      	ldr	r3, [r5, #0]
 800659c:	f104 0c14 	add.w	ip, r4, #20
 80065a0:	f8bc b000 	ldrh.w	fp, [ip]
 80065a4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	fb09 770b 	mla	r7, r9, fp, r7
 80065ae:	4457      	add	r7, sl
 80065b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80065b4:	f84e 3b04 	str.w	r3, [lr], #4
 80065b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80065bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065c0:	f8be 3000 	ldrh.w	r3, [lr]
 80065c4:	4562      	cmp	r2, ip
 80065c6:	fb09 330a 	mla	r3, r9, sl, r3
 80065ca:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80065ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065d2:	d8e5      	bhi.n	80065a0 <__multiply+0x108>
 80065d4:	9f01      	ldr	r7, [sp, #4]
 80065d6:	51eb      	str	r3, [r5, r7]
 80065d8:	3504      	adds	r5, #4
 80065da:	e79a      	b.n	8006512 <__multiply+0x7a>
 80065dc:	3e01      	subs	r6, #1
 80065de:	e79c      	b.n	800651a <__multiply+0x82>
 80065e0:	08007386 	.word	0x08007386
 80065e4:	08007397 	.word	0x08007397

080065e8 <__pow5mult>:
 80065e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065ec:	4615      	mov	r5, r2
 80065ee:	f012 0203 	ands.w	r2, r2, #3
 80065f2:	4607      	mov	r7, r0
 80065f4:	460e      	mov	r6, r1
 80065f6:	d007      	beq.n	8006608 <__pow5mult+0x20>
 80065f8:	4c25      	ldr	r4, [pc, #148]	@ (8006690 <__pow5mult+0xa8>)
 80065fa:	3a01      	subs	r2, #1
 80065fc:	2300      	movs	r3, #0
 80065fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006602:	f7ff fea1 	bl	8006348 <__multadd>
 8006606:	4606      	mov	r6, r0
 8006608:	10ad      	asrs	r5, r5, #2
 800660a:	d03d      	beq.n	8006688 <__pow5mult+0xa0>
 800660c:	69fc      	ldr	r4, [r7, #28]
 800660e:	b97c      	cbnz	r4, 8006630 <__pow5mult+0x48>
 8006610:	2010      	movs	r0, #16
 8006612:	f7ff fd81 	bl	8006118 <malloc>
 8006616:	4602      	mov	r2, r0
 8006618:	61f8      	str	r0, [r7, #28]
 800661a:	b928      	cbnz	r0, 8006628 <__pow5mult+0x40>
 800661c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006620:	4b1c      	ldr	r3, [pc, #112]	@ (8006694 <__pow5mult+0xac>)
 8006622:	481d      	ldr	r0, [pc, #116]	@ (8006698 <__pow5mult+0xb0>)
 8006624:	f000 fc38 	bl	8006e98 <__assert_func>
 8006628:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800662c:	6004      	str	r4, [r0, #0]
 800662e:	60c4      	str	r4, [r0, #12]
 8006630:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006634:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006638:	b94c      	cbnz	r4, 800664e <__pow5mult+0x66>
 800663a:	f240 2171 	movw	r1, #625	@ 0x271
 800663e:	4638      	mov	r0, r7
 8006640:	f7ff ff14 	bl	800646c <__i2b>
 8006644:	2300      	movs	r3, #0
 8006646:	4604      	mov	r4, r0
 8006648:	f8c8 0008 	str.w	r0, [r8, #8]
 800664c:	6003      	str	r3, [r0, #0]
 800664e:	f04f 0900 	mov.w	r9, #0
 8006652:	07eb      	lsls	r3, r5, #31
 8006654:	d50a      	bpl.n	800666c <__pow5mult+0x84>
 8006656:	4631      	mov	r1, r6
 8006658:	4622      	mov	r2, r4
 800665a:	4638      	mov	r0, r7
 800665c:	f7ff ff1c 	bl	8006498 <__multiply>
 8006660:	4680      	mov	r8, r0
 8006662:	4631      	mov	r1, r6
 8006664:	4638      	mov	r0, r7
 8006666:	f7ff fe4d 	bl	8006304 <_Bfree>
 800666a:	4646      	mov	r6, r8
 800666c:	106d      	asrs	r5, r5, #1
 800666e:	d00b      	beq.n	8006688 <__pow5mult+0xa0>
 8006670:	6820      	ldr	r0, [r4, #0]
 8006672:	b938      	cbnz	r0, 8006684 <__pow5mult+0x9c>
 8006674:	4622      	mov	r2, r4
 8006676:	4621      	mov	r1, r4
 8006678:	4638      	mov	r0, r7
 800667a:	f7ff ff0d 	bl	8006498 <__multiply>
 800667e:	6020      	str	r0, [r4, #0]
 8006680:	f8c0 9000 	str.w	r9, [r0]
 8006684:	4604      	mov	r4, r0
 8006686:	e7e4      	b.n	8006652 <__pow5mult+0x6a>
 8006688:	4630      	mov	r0, r6
 800668a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800668e:	bf00      	nop
 8006690:	080073f0 	.word	0x080073f0
 8006694:	08007317 	.word	0x08007317
 8006698:	08007397 	.word	0x08007397

0800669c <__lshift>:
 800669c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	460c      	mov	r4, r1
 80066a2:	4607      	mov	r7, r0
 80066a4:	4691      	mov	r9, r2
 80066a6:	6923      	ldr	r3, [r4, #16]
 80066a8:	6849      	ldr	r1, [r1, #4]
 80066aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80066ae:	68a3      	ldr	r3, [r4, #8]
 80066b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80066b4:	f108 0601 	add.w	r6, r8, #1
 80066b8:	42b3      	cmp	r3, r6
 80066ba:	db0b      	blt.n	80066d4 <__lshift+0x38>
 80066bc:	4638      	mov	r0, r7
 80066be:	f7ff fde1 	bl	8006284 <_Balloc>
 80066c2:	4605      	mov	r5, r0
 80066c4:	b948      	cbnz	r0, 80066da <__lshift+0x3e>
 80066c6:	4602      	mov	r2, r0
 80066c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80066cc:	4b27      	ldr	r3, [pc, #156]	@ (800676c <__lshift+0xd0>)
 80066ce:	4828      	ldr	r0, [pc, #160]	@ (8006770 <__lshift+0xd4>)
 80066d0:	f000 fbe2 	bl	8006e98 <__assert_func>
 80066d4:	3101      	adds	r1, #1
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	e7ee      	b.n	80066b8 <__lshift+0x1c>
 80066da:	2300      	movs	r3, #0
 80066dc:	f100 0114 	add.w	r1, r0, #20
 80066e0:	f100 0210 	add.w	r2, r0, #16
 80066e4:	4618      	mov	r0, r3
 80066e6:	4553      	cmp	r3, sl
 80066e8:	db33      	blt.n	8006752 <__lshift+0xb6>
 80066ea:	6920      	ldr	r0, [r4, #16]
 80066ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066f0:	f104 0314 	add.w	r3, r4, #20
 80066f4:	f019 091f 	ands.w	r9, r9, #31
 80066f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006700:	d02b      	beq.n	800675a <__lshift+0xbe>
 8006702:	468a      	mov	sl, r1
 8006704:	2200      	movs	r2, #0
 8006706:	f1c9 0e20 	rsb	lr, r9, #32
 800670a:	6818      	ldr	r0, [r3, #0]
 800670c:	fa00 f009 	lsl.w	r0, r0, r9
 8006710:	4310      	orrs	r0, r2
 8006712:	f84a 0b04 	str.w	r0, [sl], #4
 8006716:	f853 2b04 	ldr.w	r2, [r3], #4
 800671a:	459c      	cmp	ip, r3
 800671c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006720:	d8f3      	bhi.n	800670a <__lshift+0x6e>
 8006722:	ebac 0304 	sub.w	r3, ip, r4
 8006726:	3b15      	subs	r3, #21
 8006728:	f023 0303 	bic.w	r3, r3, #3
 800672c:	3304      	adds	r3, #4
 800672e:	f104 0015 	add.w	r0, r4, #21
 8006732:	4584      	cmp	ip, r0
 8006734:	bf38      	it	cc
 8006736:	2304      	movcc	r3, #4
 8006738:	50ca      	str	r2, [r1, r3]
 800673a:	b10a      	cbz	r2, 8006740 <__lshift+0xa4>
 800673c:	f108 0602 	add.w	r6, r8, #2
 8006740:	3e01      	subs	r6, #1
 8006742:	4638      	mov	r0, r7
 8006744:	4621      	mov	r1, r4
 8006746:	612e      	str	r6, [r5, #16]
 8006748:	f7ff fddc 	bl	8006304 <_Bfree>
 800674c:	4628      	mov	r0, r5
 800674e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006752:	f842 0f04 	str.w	r0, [r2, #4]!
 8006756:	3301      	adds	r3, #1
 8006758:	e7c5      	b.n	80066e6 <__lshift+0x4a>
 800675a:	3904      	subs	r1, #4
 800675c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006760:	459c      	cmp	ip, r3
 8006762:	f841 2f04 	str.w	r2, [r1, #4]!
 8006766:	d8f9      	bhi.n	800675c <__lshift+0xc0>
 8006768:	e7ea      	b.n	8006740 <__lshift+0xa4>
 800676a:	bf00      	nop
 800676c:	08007386 	.word	0x08007386
 8006770:	08007397 	.word	0x08007397

08006774 <__mcmp>:
 8006774:	4603      	mov	r3, r0
 8006776:	690a      	ldr	r2, [r1, #16]
 8006778:	6900      	ldr	r0, [r0, #16]
 800677a:	b530      	push	{r4, r5, lr}
 800677c:	1a80      	subs	r0, r0, r2
 800677e:	d10e      	bne.n	800679e <__mcmp+0x2a>
 8006780:	3314      	adds	r3, #20
 8006782:	3114      	adds	r1, #20
 8006784:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006788:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800678c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006790:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006794:	4295      	cmp	r5, r2
 8006796:	d003      	beq.n	80067a0 <__mcmp+0x2c>
 8006798:	d205      	bcs.n	80067a6 <__mcmp+0x32>
 800679a:	f04f 30ff 	mov.w	r0, #4294967295
 800679e:	bd30      	pop	{r4, r5, pc}
 80067a0:	42a3      	cmp	r3, r4
 80067a2:	d3f3      	bcc.n	800678c <__mcmp+0x18>
 80067a4:	e7fb      	b.n	800679e <__mcmp+0x2a>
 80067a6:	2001      	movs	r0, #1
 80067a8:	e7f9      	b.n	800679e <__mcmp+0x2a>
	...

080067ac <__mdiff>:
 80067ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	4689      	mov	r9, r1
 80067b2:	4606      	mov	r6, r0
 80067b4:	4611      	mov	r1, r2
 80067b6:	4648      	mov	r0, r9
 80067b8:	4614      	mov	r4, r2
 80067ba:	f7ff ffdb 	bl	8006774 <__mcmp>
 80067be:	1e05      	subs	r5, r0, #0
 80067c0:	d112      	bne.n	80067e8 <__mdiff+0x3c>
 80067c2:	4629      	mov	r1, r5
 80067c4:	4630      	mov	r0, r6
 80067c6:	f7ff fd5d 	bl	8006284 <_Balloc>
 80067ca:	4602      	mov	r2, r0
 80067cc:	b928      	cbnz	r0, 80067da <__mdiff+0x2e>
 80067ce:	f240 2137 	movw	r1, #567	@ 0x237
 80067d2:	4b3e      	ldr	r3, [pc, #248]	@ (80068cc <__mdiff+0x120>)
 80067d4:	483e      	ldr	r0, [pc, #248]	@ (80068d0 <__mdiff+0x124>)
 80067d6:	f000 fb5f 	bl	8006e98 <__assert_func>
 80067da:	2301      	movs	r3, #1
 80067dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80067e0:	4610      	mov	r0, r2
 80067e2:	b003      	add	sp, #12
 80067e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e8:	bfbc      	itt	lt
 80067ea:	464b      	movlt	r3, r9
 80067ec:	46a1      	movlt	r9, r4
 80067ee:	4630      	mov	r0, r6
 80067f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80067f4:	bfba      	itte	lt
 80067f6:	461c      	movlt	r4, r3
 80067f8:	2501      	movlt	r5, #1
 80067fa:	2500      	movge	r5, #0
 80067fc:	f7ff fd42 	bl	8006284 <_Balloc>
 8006800:	4602      	mov	r2, r0
 8006802:	b918      	cbnz	r0, 800680c <__mdiff+0x60>
 8006804:	f240 2145 	movw	r1, #581	@ 0x245
 8006808:	4b30      	ldr	r3, [pc, #192]	@ (80068cc <__mdiff+0x120>)
 800680a:	e7e3      	b.n	80067d4 <__mdiff+0x28>
 800680c:	f100 0b14 	add.w	fp, r0, #20
 8006810:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006814:	f109 0310 	add.w	r3, r9, #16
 8006818:	60c5      	str	r5, [r0, #12]
 800681a:	f04f 0c00 	mov.w	ip, #0
 800681e:	f109 0514 	add.w	r5, r9, #20
 8006822:	46d9      	mov	r9, fp
 8006824:	6926      	ldr	r6, [r4, #16]
 8006826:	f104 0e14 	add.w	lr, r4, #20
 800682a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800682e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006832:	9301      	str	r3, [sp, #4]
 8006834:	9b01      	ldr	r3, [sp, #4]
 8006836:	f85e 0b04 	ldr.w	r0, [lr], #4
 800683a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800683e:	b281      	uxth	r1, r0
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	fa1f f38a 	uxth.w	r3, sl
 8006846:	1a5b      	subs	r3, r3, r1
 8006848:	0c00      	lsrs	r0, r0, #16
 800684a:	4463      	add	r3, ip
 800684c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006850:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006854:	b29b      	uxth	r3, r3
 8006856:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800685a:	4576      	cmp	r6, lr
 800685c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006860:	f849 3b04 	str.w	r3, [r9], #4
 8006864:	d8e6      	bhi.n	8006834 <__mdiff+0x88>
 8006866:	1b33      	subs	r3, r6, r4
 8006868:	3b15      	subs	r3, #21
 800686a:	f023 0303 	bic.w	r3, r3, #3
 800686e:	3415      	adds	r4, #21
 8006870:	3304      	adds	r3, #4
 8006872:	42a6      	cmp	r6, r4
 8006874:	bf38      	it	cc
 8006876:	2304      	movcc	r3, #4
 8006878:	441d      	add	r5, r3
 800687a:	445b      	add	r3, fp
 800687c:	461e      	mov	r6, r3
 800687e:	462c      	mov	r4, r5
 8006880:	4544      	cmp	r4, r8
 8006882:	d30e      	bcc.n	80068a2 <__mdiff+0xf6>
 8006884:	f108 0103 	add.w	r1, r8, #3
 8006888:	1b49      	subs	r1, r1, r5
 800688a:	f021 0103 	bic.w	r1, r1, #3
 800688e:	3d03      	subs	r5, #3
 8006890:	45a8      	cmp	r8, r5
 8006892:	bf38      	it	cc
 8006894:	2100      	movcc	r1, #0
 8006896:	440b      	add	r3, r1
 8006898:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800689c:	b199      	cbz	r1, 80068c6 <__mdiff+0x11a>
 800689e:	6117      	str	r7, [r2, #16]
 80068a0:	e79e      	b.n	80067e0 <__mdiff+0x34>
 80068a2:	46e6      	mov	lr, ip
 80068a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80068a8:	fa1f fc81 	uxth.w	ip, r1
 80068ac:	44f4      	add	ip, lr
 80068ae:	0c08      	lsrs	r0, r1, #16
 80068b0:	4471      	add	r1, lr
 80068b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80068b6:	b289      	uxth	r1, r1
 80068b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80068bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80068c0:	f846 1b04 	str.w	r1, [r6], #4
 80068c4:	e7dc      	b.n	8006880 <__mdiff+0xd4>
 80068c6:	3f01      	subs	r7, #1
 80068c8:	e7e6      	b.n	8006898 <__mdiff+0xec>
 80068ca:	bf00      	nop
 80068cc:	08007386 	.word	0x08007386
 80068d0:	08007397 	.word	0x08007397

080068d4 <__d2b>:
 80068d4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80068d8:	2101      	movs	r1, #1
 80068da:	4690      	mov	r8, r2
 80068dc:	4699      	mov	r9, r3
 80068de:	9e08      	ldr	r6, [sp, #32]
 80068e0:	f7ff fcd0 	bl	8006284 <_Balloc>
 80068e4:	4604      	mov	r4, r0
 80068e6:	b930      	cbnz	r0, 80068f6 <__d2b+0x22>
 80068e8:	4602      	mov	r2, r0
 80068ea:	f240 310f 	movw	r1, #783	@ 0x30f
 80068ee:	4b23      	ldr	r3, [pc, #140]	@ (800697c <__d2b+0xa8>)
 80068f0:	4823      	ldr	r0, [pc, #140]	@ (8006980 <__d2b+0xac>)
 80068f2:	f000 fad1 	bl	8006e98 <__assert_func>
 80068f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80068fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068fe:	b10d      	cbz	r5, 8006904 <__d2b+0x30>
 8006900:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006904:	9301      	str	r3, [sp, #4]
 8006906:	f1b8 0300 	subs.w	r3, r8, #0
 800690a:	d024      	beq.n	8006956 <__d2b+0x82>
 800690c:	4668      	mov	r0, sp
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	f7ff fd7f 	bl	8006412 <__lo0bits>
 8006914:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006918:	b1d8      	cbz	r0, 8006952 <__d2b+0x7e>
 800691a:	f1c0 0320 	rsb	r3, r0, #32
 800691e:	fa02 f303 	lsl.w	r3, r2, r3
 8006922:	430b      	orrs	r3, r1
 8006924:	40c2      	lsrs	r2, r0
 8006926:	6163      	str	r3, [r4, #20]
 8006928:	9201      	str	r2, [sp, #4]
 800692a:	9b01      	ldr	r3, [sp, #4]
 800692c:	2b00      	cmp	r3, #0
 800692e:	bf0c      	ite	eq
 8006930:	2201      	moveq	r2, #1
 8006932:	2202      	movne	r2, #2
 8006934:	61a3      	str	r3, [r4, #24]
 8006936:	6122      	str	r2, [r4, #16]
 8006938:	b1ad      	cbz	r5, 8006966 <__d2b+0x92>
 800693a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800693e:	4405      	add	r5, r0
 8006940:	6035      	str	r5, [r6, #0]
 8006942:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006948:	6018      	str	r0, [r3, #0]
 800694a:	4620      	mov	r0, r4
 800694c:	b002      	add	sp, #8
 800694e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006952:	6161      	str	r1, [r4, #20]
 8006954:	e7e9      	b.n	800692a <__d2b+0x56>
 8006956:	a801      	add	r0, sp, #4
 8006958:	f7ff fd5b 	bl	8006412 <__lo0bits>
 800695c:	9b01      	ldr	r3, [sp, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	6163      	str	r3, [r4, #20]
 8006962:	3020      	adds	r0, #32
 8006964:	e7e7      	b.n	8006936 <__d2b+0x62>
 8006966:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800696a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800696e:	6030      	str	r0, [r6, #0]
 8006970:	6918      	ldr	r0, [r3, #16]
 8006972:	f7ff fd2f 	bl	80063d4 <__hi0bits>
 8006976:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800697a:	e7e4      	b.n	8006946 <__d2b+0x72>
 800697c:	08007386 	.word	0x08007386
 8006980:	08007397 	.word	0x08007397

08006984 <__sfputc_r>:
 8006984:	6893      	ldr	r3, [r2, #8]
 8006986:	b410      	push	{r4}
 8006988:	3b01      	subs	r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	6093      	str	r3, [r2, #8]
 800698e:	da07      	bge.n	80069a0 <__sfputc_r+0x1c>
 8006990:	6994      	ldr	r4, [r2, #24]
 8006992:	42a3      	cmp	r3, r4
 8006994:	db01      	blt.n	800699a <__sfputc_r+0x16>
 8006996:	290a      	cmp	r1, #10
 8006998:	d102      	bne.n	80069a0 <__sfputc_r+0x1c>
 800699a:	bc10      	pop	{r4}
 800699c:	f7fe bbff 	b.w	800519e <__swbuf_r>
 80069a0:	6813      	ldr	r3, [r2, #0]
 80069a2:	1c58      	adds	r0, r3, #1
 80069a4:	6010      	str	r0, [r2, #0]
 80069a6:	7019      	strb	r1, [r3, #0]
 80069a8:	4608      	mov	r0, r1
 80069aa:	bc10      	pop	{r4}
 80069ac:	4770      	bx	lr

080069ae <__sfputs_r>:
 80069ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b0:	4606      	mov	r6, r0
 80069b2:	460f      	mov	r7, r1
 80069b4:	4614      	mov	r4, r2
 80069b6:	18d5      	adds	r5, r2, r3
 80069b8:	42ac      	cmp	r4, r5
 80069ba:	d101      	bne.n	80069c0 <__sfputs_r+0x12>
 80069bc:	2000      	movs	r0, #0
 80069be:	e007      	b.n	80069d0 <__sfputs_r+0x22>
 80069c0:	463a      	mov	r2, r7
 80069c2:	4630      	mov	r0, r6
 80069c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069c8:	f7ff ffdc 	bl	8006984 <__sfputc_r>
 80069cc:	1c43      	adds	r3, r0, #1
 80069ce:	d1f3      	bne.n	80069b8 <__sfputs_r+0xa>
 80069d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069d4 <_vfiprintf_r>:
 80069d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d8:	460d      	mov	r5, r1
 80069da:	4614      	mov	r4, r2
 80069dc:	4698      	mov	r8, r3
 80069de:	4606      	mov	r6, r0
 80069e0:	b09d      	sub	sp, #116	@ 0x74
 80069e2:	b118      	cbz	r0, 80069ec <_vfiprintf_r+0x18>
 80069e4:	6a03      	ldr	r3, [r0, #32]
 80069e6:	b90b      	cbnz	r3, 80069ec <_vfiprintf_r+0x18>
 80069e8:	f7fe faf0 	bl	8004fcc <__sinit>
 80069ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069ee:	07d9      	lsls	r1, r3, #31
 80069f0:	d405      	bmi.n	80069fe <_vfiprintf_r+0x2a>
 80069f2:	89ab      	ldrh	r3, [r5, #12]
 80069f4:	059a      	lsls	r2, r3, #22
 80069f6:	d402      	bmi.n	80069fe <_vfiprintf_r+0x2a>
 80069f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069fa:	f7fe fce2 	bl	80053c2 <__retarget_lock_acquire_recursive>
 80069fe:	89ab      	ldrh	r3, [r5, #12]
 8006a00:	071b      	lsls	r3, r3, #28
 8006a02:	d501      	bpl.n	8006a08 <_vfiprintf_r+0x34>
 8006a04:	692b      	ldr	r3, [r5, #16]
 8006a06:	b99b      	cbnz	r3, 8006a30 <_vfiprintf_r+0x5c>
 8006a08:	4629      	mov	r1, r5
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	f7fe fc06 	bl	800521c <__swsetup_r>
 8006a10:	b170      	cbz	r0, 8006a30 <_vfiprintf_r+0x5c>
 8006a12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a14:	07dc      	lsls	r4, r3, #31
 8006a16:	d504      	bpl.n	8006a22 <_vfiprintf_r+0x4e>
 8006a18:	f04f 30ff 	mov.w	r0, #4294967295
 8006a1c:	b01d      	add	sp, #116	@ 0x74
 8006a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a22:	89ab      	ldrh	r3, [r5, #12]
 8006a24:	0598      	lsls	r0, r3, #22
 8006a26:	d4f7      	bmi.n	8006a18 <_vfiprintf_r+0x44>
 8006a28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a2a:	f7fe fccb 	bl	80053c4 <__retarget_lock_release_recursive>
 8006a2e:	e7f3      	b.n	8006a18 <_vfiprintf_r+0x44>
 8006a30:	2300      	movs	r3, #0
 8006a32:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a34:	2320      	movs	r3, #32
 8006a36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a3a:	2330      	movs	r3, #48	@ 0x30
 8006a3c:	f04f 0901 	mov.w	r9, #1
 8006a40:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a44:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006bf0 <_vfiprintf_r+0x21c>
 8006a48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a4c:	4623      	mov	r3, r4
 8006a4e:	469a      	mov	sl, r3
 8006a50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a54:	b10a      	cbz	r2, 8006a5a <_vfiprintf_r+0x86>
 8006a56:	2a25      	cmp	r2, #37	@ 0x25
 8006a58:	d1f9      	bne.n	8006a4e <_vfiprintf_r+0x7a>
 8006a5a:	ebba 0b04 	subs.w	fp, sl, r4
 8006a5e:	d00b      	beq.n	8006a78 <_vfiprintf_r+0xa4>
 8006a60:	465b      	mov	r3, fp
 8006a62:	4622      	mov	r2, r4
 8006a64:	4629      	mov	r1, r5
 8006a66:	4630      	mov	r0, r6
 8006a68:	f7ff ffa1 	bl	80069ae <__sfputs_r>
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f000 80a7 	beq.w	8006bc0 <_vfiprintf_r+0x1ec>
 8006a72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a74:	445a      	add	r2, fp
 8006a76:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a78:	f89a 3000 	ldrb.w	r3, [sl]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f000 809f 	beq.w	8006bc0 <_vfiprintf_r+0x1ec>
 8006a82:	2300      	movs	r3, #0
 8006a84:	f04f 32ff 	mov.w	r2, #4294967295
 8006a88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a8c:	f10a 0a01 	add.w	sl, sl, #1
 8006a90:	9304      	str	r3, [sp, #16]
 8006a92:	9307      	str	r3, [sp, #28]
 8006a94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a98:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a9a:	4654      	mov	r4, sl
 8006a9c:	2205      	movs	r2, #5
 8006a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa2:	4853      	ldr	r0, [pc, #332]	@ (8006bf0 <_vfiprintf_r+0x21c>)
 8006aa4:	f7fe fc8f 	bl	80053c6 <memchr>
 8006aa8:	9a04      	ldr	r2, [sp, #16]
 8006aaa:	b9d8      	cbnz	r0, 8006ae4 <_vfiprintf_r+0x110>
 8006aac:	06d1      	lsls	r1, r2, #27
 8006aae:	bf44      	itt	mi
 8006ab0:	2320      	movmi	r3, #32
 8006ab2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ab6:	0713      	lsls	r3, r2, #28
 8006ab8:	bf44      	itt	mi
 8006aba:	232b      	movmi	r3, #43	@ 0x2b
 8006abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ac6:	d015      	beq.n	8006af4 <_vfiprintf_r+0x120>
 8006ac8:	4654      	mov	r4, sl
 8006aca:	2000      	movs	r0, #0
 8006acc:	f04f 0c0a 	mov.w	ip, #10
 8006ad0:	9a07      	ldr	r2, [sp, #28]
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ad8:	3b30      	subs	r3, #48	@ 0x30
 8006ada:	2b09      	cmp	r3, #9
 8006adc:	d94b      	bls.n	8006b76 <_vfiprintf_r+0x1a2>
 8006ade:	b1b0      	cbz	r0, 8006b0e <_vfiprintf_r+0x13a>
 8006ae0:	9207      	str	r2, [sp, #28]
 8006ae2:	e014      	b.n	8006b0e <_vfiprintf_r+0x13a>
 8006ae4:	eba0 0308 	sub.w	r3, r0, r8
 8006ae8:	fa09 f303 	lsl.w	r3, r9, r3
 8006aec:	4313      	orrs	r3, r2
 8006aee:	46a2      	mov	sl, r4
 8006af0:	9304      	str	r3, [sp, #16]
 8006af2:	e7d2      	b.n	8006a9a <_vfiprintf_r+0xc6>
 8006af4:	9b03      	ldr	r3, [sp, #12]
 8006af6:	1d19      	adds	r1, r3, #4
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	9103      	str	r1, [sp, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	bfbb      	ittet	lt
 8006b00:	425b      	neglt	r3, r3
 8006b02:	f042 0202 	orrlt.w	r2, r2, #2
 8006b06:	9307      	strge	r3, [sp, #28]
 8006b08:	9307      	strlt	r3, [sp, #28]
 8006b0a:	bfb8      	it	lt
 8006b0c:	9204      	strlt	r2, [sp, #16]
 8006b0e:	7823      	ldrb	r3, [r4, #0]
 8006b10:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b12:	d10a      	bne.n	8006b2a <_vfiprintf_r+0x156>
 8006b14:	7863      	ldrb	r3, [r4, #1]
 8006b16:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b18:	d132      	bne.n	8006b80 <_vfiprintf_r+0x1ac>
 8006b1a:	9b03      	ldr	r3, [sp, #12]
 8006b1c:	3402      	adds	r4, #2
 8006b1e:	1d1a      	adds	r2, r3, #4
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	9203      	str	r2, [sp, #12]
 8006b24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b28:	9305      	str	r3, [sp, #20]
 8006b2a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006bf4 <_vfiprintf_r+0x220>
 8006b2e:	2203      	movs	r2, #3
 8006b30:	4650      	mov	r0, sl
 8006b32:	7821      	ldrb	r1, [r4, #0]
 8006b34:	f7fe fc47 	bl	80053c6 <memchr>
 8006b38:	b138      	cbz	r0, 8006b4a <_vfiprintf_r+0x176>
 8006b3a:	2240      	movs	r2, #64	@ 0x40
 8006b3c:	9b04      	ldr	r3, [sp, #16]
 8006b3e:	eba0 000a 	sub.w	r0, r0, sl
 8006b42:	4082      	lsls	r2, r0
 8006b44:	4313      	orrs	r3, r2
 8006b46:	3401      	adds	r4, #1
 8006b48:	9304      	str	r3, [sp, #16]
 8006b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b4e:	2206      	movs	r2, #6
 8006b50:	4829      	ldr	r0, [pc, #164]	@ (8006bf8 <_vfiprintf_r+0x224>)
 8006b52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b56:	f7fe fc36 	bl	80053c6 <memchr>
 8006b5a:	2800      	cmp	r0, #0
 8006b5c:	d03f      	beq.n	8006bde <_vfiprintf_r+0x20a>
 8006b5e:	4b27      	ldr	r3, [pc, #156]	@ (8006bfc <_vfiprintf_r+0x228>)
 8006b60:	bb1b      	cbnz	r3, 8006baa <_vfiprintf_r+0x1d6>
 8006b62:	9b03      	ldr	r3, [sp, #12]
 8006b64:	3307      	adds	r3, #7
 8006b66:	f023 0307 	bic.w	r3, r3, #7
 8006b6a:	3308      	adds	r3, #8
 8006b6c:	9303      	str	r3, [sp, #12]
 8006b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b70:	443b      	add	r3, r7
 8006b72:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b74:	e76a      	b.n	8006a4c <_vfiprintf_r+0x78>
 8006b76:	460c      	mov	r4, r1
 8006b78:	2001      	movs	r0, #1
 8006b7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b7e:	e7a8      	b.n	8006ad2 <_vfiprintf_r+0xfe>
 8006b80:	2300      	movs	r3, #0
 8006b82:	f04f 0c0a 	mov.w	ip, #10
 8006b86:	4619      	mov	r1, r3
 8006b88:	3401      	adds	r4, #1
 8006b8a:	9305      	str	r3, [sp, #20]
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b92:	3a30      	subs	r2, #48	@ 0x30
 8006b94:	2a09      	cmp	r2, #9
 8006b96:	d903      	bls.n	8006ba0 <_vfiprintf_r+0x1cc>
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0c6      	beq.n	8006b2a <_vfiprintf_r+0x156>
 8006b9c:	9105      	str	r1, [sp, #20]
 8006b9e:	e7c4      	b.n	8006b2a <_vfiprintf_r+0x156>
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ba8:	e7f0      	b.n	8006b8c <_vfiprintf_r+0x1b8>
 8006baa:	ab03      	add	r3, sp, #12
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	462a      	mov	r2, r5
 8006bb0:	4630      	mov	r0, r6
 8006bb2:	4b13      	ldr	r3, [pc, #76]	@ (8006c00 <_vfiprintf_r+0x22c>)
 8006bb4:	a904      	add	r1, sp, #16
 8006bb6:	f7fd fdbf 	bl	8004738 <_printf_float>
 8006bba:	4607      	mov	r7, r0
 8006bbc:	1c78      	adds	r0, r7, #1
 8006bbe:	d1d6      	bne.n	8006b6e <_vfiprintf_r+0x19a>
 8006bc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bc2:	07d9      	lsls	r1, r3, #31
 8006bc4:	d405      	bmi.n	8006bd2 <_vfiprintf_r+0x1fe>
 8006bc6:	89ab      	ldrh	r3, [r5, #12]
 8006bc8:	059a      	lsls	r2, r3, #22
 8006bca:	d402      	bmi.n	8006bd2 <_vfiprintf_r+0x1fe>
 8006bcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bce:	f7fe fbf9 	bl	80053c4 <__retarget_lock_release_recursive>
 8006bd2:	89ab      	ldrh	r3, [r5, #12]
 8006bd4:	065b      	lsls	r3, r3, #25
 8006bd6:	f53f af1f 	bmi.w	8006a18 <_vfiprintf_r+0x44>
 8006bda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bdc:	e71e      	b.n	8006a1c <_vfiprintf_r+0x48>
 8006bde:	ab03      	add	r3, sp, #12
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	462a      	mov	r2, r5
 8006be4:	4630      	mov	r0, r6
 8006be6:	4b06      	ldr	r3, [pc, #24]	@ (8006c00 <_vfiprintf_r+0x22c>)
 8006be8:	a904      	add	r1, sp, #16
 8006bea:	f7fe f843 	bl	8004c74 <_printf_i>
 8006bee:	e7e4      	b.n	8006bba <_vfiprintf_r+0x1e6>
 8006bf0:	080074f0 	.word	0x080074f0
 8006bf4:	080074f6 	.word	0x080074f6
 8006bf8:	080074fa 	.word	0x080074fa
 8006bfc:	08004739 	.word	0x08004739
 8006c00:	080069af 	.word	0x080069af

08006c04 <__sflush_r>:
 8006c04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0a:	0716      	lsls	r6, r2, #28
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	460c      	mov	r4, r1
 8006c10:	d454      	bmi.n	8006cbc <__sflush_r+0xb8>
 8006c12:	684b      	ldr	r3, [r1, #4]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	dc02      	bgt.n	8006c1e <__sflush_r+0x1a>
 8006c18:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	dd48      	ble.n	8006cb0 <__sflush_r+0xac>
 8006c1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c20:	2e00      	cmp	r6, #0
 8006c22:	d045      	beq.n	8006cb0 <__sflush_r+0xac>
 8006c24:	2300      	movs	r3, #0
 8006c26:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006c2a:	682f      	ldr	r7, [r5, #0]
 8006c2c:	6a21      	ldr	r1, [r4, #32]
 8006c2e:	602b      	str	r3, [r5, #0]
 8006c30:	d030      	beq.n	8006c94 <__sflush_r+0x90>
 8006c32:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006c34:	89a3      	ldrh	r3, [r4, #12]
 8006c36:	0759      	lsls	r1, r3, #29
 8006c38:	d505      	bpl.n	8006c46 <__sflush_r+0x42>
 8006c3a:	6863      	ldr	r3, [r4, #4]
 8006c3c:	1ad2      	subs	r2, r2, r3
 8006c3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c40:	b10b      	cbz	r3, 8006c46 <__sflush_r+0x42>
 8006c42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c44:	1ad2      	subs	r2, r2, r3
 8006c46:	2300      	movs	r3, #0
 8006c48:	4628      	mov	r0, r5
 8006c4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c4c:	6a21      	ldr	r1, [r4, #32]
 8006c4e:	47b0      	blx	r6
 8006c50:	1c43      	adds	r3, r0, #1
 8006c52:	89a3      	ldrh	r3, [r4, #12]
 8006c54:	d106      	bne.n	8006c64 <__sflush_r+0x60>
 8006c56:	6829      	ldr	r1, [r5, #0]
 8006c58:	291d      	cmp	r1, #29
 8006c5a:	d82b      	bhi.n	8006cb4 <__sflush_r+0xb0>
 8006c5c:	4a28      	ldr	r2, [pc, #160]	@ (8006d00 <__sflush_r+0xfc>)
 8006c5e:	410a      	asrs	r2, r1
 8006c60:	07d6      	lsls	r6, r2, #31
 8006c62:	d427      	bmi.n	8006cb4 <__sflush_r+0xb0>
 8006c64:	2200      	movs	r2, #0
 8006c66:	6062      	str	r2, [r4, #4]
 8006c68:	6922      	ldr	r2, [r4, #16]
 8006c6a:	04d9      	lsls	r1, r3, #19
 8006c6c:	6022      	str	r2, [r4, #0]
 8006c6e:	d504      	bpl.n	8006c7a <__sflush_r+0x76>
 8006c70:	1c42      	adds	r2, r0, #1
 8006c72:	d101      	bne.n	8006c78 <__sflush_r+0x74>
 8006c74:	682b      	ldr	r3, [r5, #0]
 8006c76:	b903      	cbnz	r3, 8006c7a <__sflush_r+0x76>
 8006c78:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c7a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c7c:	602f      	str	r7, [r5, #0]
 8006c7e:	b1b9      	cbz	r1, 8006cb0 <__sflush_r+0xac>
 8006c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d002      	beq.n	8006c8e <__sflush_r+0x8a>
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f7ff f9fd 	bl	8006088 <_free_r>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c92:	e00d      	b.n	8006cb0 <__sflush_r+0xac>
 8006c94:	2301      	movs	r3, #1
 8006c96:	4628      	mov	r0, r5
 8006c98:	47b0      	blx	r6
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	1c50      	adds	r0, r2, #1
 8006c9e:	d1c9      	bne.n	8006c34 <__sflush_r+0x30>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d0c6      	beq.n	8006c34 <__sflush_r+0x30>
 8006ca6:	2b1d      	cmp	r3, #29
 8006ca8:	d001      	beq.n	8006cae <__sflush_r+0xaa>
 8006caa:	2b16      	cmp	r3, #22
 8006cac:	d11d      	bne.n	8006cea <__sflush_r+0xe6>
 8006cae:	602f      	str	r7, [r5, #0]
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	e021      	b.n	8006cf8 <__sflush_r+0xf4>
 8006cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cb8:	b21b      	sxth	r3, r3
 8006cba:	e01a      	b.n	8006cf2 <__sflush_r+0xee>
 8006cbc:	690f      	ldr	r7, [r1, #16]
 8006cbe:	2f00      	cmp	r7, #0
 8006cc0:	d0f6      	beq.n	8006cb0 <__sflush_r+0xac>
 8006cc2:	0793      	lsls	r3, r2, #30
 8006cc4:	bf18      	it	ne
 8006cc6:	2300      	movne	r3, #0
 8006cc8:	680e      	ldr	r6, [r1, #0]
 8006cca:	bf08      	it	eq
 8006ccc:	694b      	ldreq	r3, [r1, #20]
 8006cce:	1bf6      	subs	r6, r6, r7
 8006cd0:	600f      	str	r7, [r1, #0]
 8006cd2:	608b      	str	r3, [r1, #8]
 8006cd4:	2e00      	cmp	r6, #0
 8006cd6:	ddeb      	ble.n	8006cb0 <__sflush_r+0xac>
 8006cd8:	4633      	mov	r3, r6
 8006cda:	463a      	mov	r2, r7
 8006cdc:	4628      	mov	r0, r5
 8006cde:	6a21      	ldr	r1, [r4, #32]
 8006ce0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006ce4:	47e0      	blx	ip
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	dc07      	bgt.n	8006cfa <__sflush_r+0xf6>
 8006cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf6:	81a3      	strh	r3, [r4, #12]
 8006cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cfa:	4407      	add	r7, r0
 8006cfc:	1a36      	subs	r6, r6, r0
 8006cfe:	e7e9      	b.n	8006cd4 <__sflush_r+0xd0>
 8006d00:	dfbffffe 	.word	0xdfbffffe

08006d04 <_fflush_r>:
 8006d04:	b538      	push	{r3, r4, r5, lr}
 8006d06:	690b      	ldr	r3, [r1, #16]
 8006d08:	4605      	mov	r5, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	b913      	cbnz	r3, 8006d14 <_fflush_r+0x10>
 8006d0e:	2500      	movs	r5, #0
 8006d10:	4628      	mov	r0, r5
 8006d12:	bd38      	pop	{r3, r4, r5, pc}
 8006d14:	b118      	cbz	r0, 8006d1e <_fflush_r+0x1a>
 8006d16:	6a03      	ldr	r3, [r0, #32]
 8006d18:	b90b      	cbnz	r3, 8006d1e <_fflush_r+0x1a>
 8006d1a:	f7fe f957 	bl	8004fcc <__sinit>
 8006d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d0f3      	beq.n	8006d0e <_fflush_r+0xa>
 8006d26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d28:	07d0      	lsls	r0, r2, #31
 8006d2a:	d404      	bmi.n	8006d36 <_fflush_r+0x32>
 8006d2c:	0599      	lsls	r1, r3, #22
 8006d2e:	d402      	bmi.n	8006d36 <_fflush_r+0x32>
 8006d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d32:	f7fe fb46 	bl	80053c2 <__retarget_lock_acquire_recursive>
 8006d36:	4628      	mov	r0, r5
 8006d38:	4621      	mov	r1, r4
 8006d3a:	f7ff ff63 	bl	8006c04 <__sflush_r>
 8006d3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d40:	4605      	mov	r5, r0
 8006d42:	07da      	lsls	r2, r3, #31
 8006d44:	d4e4      	bmi.n	8006d10 <_fflush_r+0xc>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	059b      	lsls	r3, r3, #22
 8006d4a:	d4e1      	bmi.n	8006d10 <_fflush_r+0xc>
 8006d4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d4e:	f7fe fb39 	bl	80053c4 <__retarget_lock_release_recursive>
 8006d52:	e7dd      	b.n	8006d10 <_fflush_r+0xc>

08006d54 <__swhatbuf_r>:
 8006d54:	b570      	push	{r4, r5, r6, lr}
 8006d56:	460c      	mov	r4, r1
 8006d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d5c:	4615      	mov	r5, r2
 8006d5e:	2900      	cmp	r1, #0
 8006d60:	461e      	mov	r6, r3
 8006d62:	b096      	sub	sp, #88	@ 0x58
 8006d64:	da0c      	bge.n	8006d80 <__swhatbuf_r+0x2c>
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	2100      	movs	r1, #0
 8006d6a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d6e:	bf14      	ite	ne
 8006d70:	2340      	movne	r3, #64	@ 0x40
 8006d72:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d76:	2000      	movs	r0, #0
 8006d78:	6031      	str	r1, [r6, #0]
 8006d7a:	602b      	str	r3, [r5, #0]
 8006d7c:	b016      	add	sp, #88	@ 0x58
 8006d7e:	bd70      	pop	{r4, r5, r6, pc}
 8006d80:	466a      	mov	r2, sp
 8006d82:	f000 f849 	bl	8006e18 <_fstat_r>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	dbed      	blt.n	8006d66 <__swhatbuf_r+0x12>
 8006d8a:	9901      	ldr	r1, [sp, #4]
 8006d8c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d90:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d94:	4259      	negs	r1, r3
 8006d96:	4159      	adcs	r1, r3
 8006d98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d9c:	e7eb      	b.n	8006d76 <__swhatbuf_r+0x22>

08006d9e <__smakebuf_r>:
 8006d9e:	898b      	ldrh	r3, [r1, #12]
 8006da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006da2:	079d      	lsls	r5, r3, #30
 8006da4:	4606      	mov	r6, r0
 8006da6:	460c      	mov	r4, r1
 8006da8:	d507      	bpl.n	8006dba <__smakebuf_r+0x1c>
 8006daa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006dae:	6023      	str	r3, [r4, #0]
 8006db0:	6123      	str	r3, [r4, #16]
 8006db2:	2301      	movs	r3, #1
 8006db4:	6163      	str	r3, [r4, #20]
 8006db6:	b003      	add	sp, #12
 8006db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dba:	466a      	mov	r2, sp
 8006dbc:	ab01      	add	r3, sp, #4
 8006dbe:	f7ff ffc9 	bl	8006d54 <__swhatbuf_r>
 8006dc2:	9f00      	ldr	r7, [sp, #0]
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	4639      	mov	r1, r7
 8006dc8:	4630      	mov	r0, r6
 8006dca:	f7ff f9cf 	bl	800616c <_malloc_r>
 8006dce:	b948      	cbnz	r0, 8006de4 <__smakebuf_r+0x46>
 8006dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd4:	059a      	lsls	r2, r3, #22
 8006dd6:	d4ee      	bmi.n	8006db6 <__smakebuf_r+0x18>
 8006dd8:	f023 0303 	bic.w	r3, r3, #3
 8006ddc:	f043 0302 	orr.w	r3, r3, #2
 8006de0:	81a3      	strh	r3, [r4, #12]
 8006de2:	e7e2      	b.n	8006daa <__smakebuf_r+0xc>
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dee:	81a3      	strh	r3, [r4, #12]
 8006df0:	9b01      	ldr	r3, [sp, #4]
 8006df2:	6020      	str	r0, [r4, #0]
 8006df4:	b15b      	cbz	r3, 8006e0e <__smakebuf_r+0x70>
 8006df6:	4630      	mov	r0, r6
 8006df8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dfc:	f000 f81e 	bl	8006e3c <_isatty_r>
 8006e00:	b128      	cbz	r0, 8006e0e <__smakebuf_r+0x70>
 8006e02:	89a3      	ldrh	r3, [r4, #12]
 8006e04:	f023 0303 	bic.w	r3, r3, #3
 8006e08:	f043 0301 	orr.w	r3, r3, #1
 8006e0c:	81a3      	strh	r3, [r4, #12]
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	431d      	orrs	r5, r3
 8006e12:	81a5      	strh	r5, [r4, #12]
 8006e14:	e7cf      	b.n	8006db6 <__smakebuf_r+0x18>
	...

08006e18 <_fstat_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	4d06      	ldr	r5, [pc, #24]	@ (8006e38 <_fstat_r+0x20>)
 8006e1e:	4604      	mov	r4, r0
 8006e20:	4608      	mov	r0, r1
 8006e22:	4611      	mov	r1, r2
 8006e24:	602b      	str	r3, [r5, #0]
 8006e26:	f7fa fdc7 	bl	80019b8 <_fstat>
 8006e2a:	1c43      	adds	r3, r0, #1
 8006e2c:	d102      	bne.n	8006e34 <_fstat_r+0x1c>
 8006e2e:	682b      	ldr	r3, [r5, #0]
 8006e30:	b103      	cbz	r3, 8006e34 <_fstat_r+0x1c>
 8006e32:	6023      	str	r3, [r4, #0]
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	bf00      	nop
 8006e38:	2000041c 	.word	0x2000041c

08006e3c <_isatty_r>:
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	2300      	movs	r3, #0
 8006e40:	4d05      	ldr	r5, [pc, #20]	@ (8006e58 <_isatty_r+0x1c>)
 8006e42:	4604      	mov	r4, r0
 8006e44:	4608      	mov	r0, r1
 8006e46:	602b      	str	r3, [r5, #0]
 8006e48:	f7fa fdc5 	bl	80019d6 <_isatty>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d102      	bne.n	8006e56 <_isatty_r+0x1a>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	b103      	cbz	r3, 8006e56 <_isatty_r+0x1a>
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	2000041c 	.word	0x2000041c

08006e5c <_sbrk_r>:
 8006e5c:	b538      	push	{r3, r4, r5, lr}
 8006e5e:	2300      	movs	r3, #0
 8006e60:	4d05      	ldr	r5, [pc, #20]	@ (8006e78 <_sbrk_r+0x1c>)
 8006e62:	4604      	mov	r4, r0
 8006e64:	4608      	mov	r0, r1
 8006e66:	602b      	str	r3, [r5, #0]
 8006e68:	f7fa fdcc 	bl	8001a04 <_sbrk>
 8006e6c:	1c43      	adds	r3, r0, #1
 8006e6e:	d102      	bne.n	8006e76 <_sbrk_r+0x1a>
 8006e70:	682b      	ldr	r3, [r5, #0]
 8006e72:	b103      	cbz	r3, 8006e76 <_sbrk_r+0x1a>
 8006e74:	6023      	str	r3, [r4, #0]
 8006e76:	bd38      	pop	{r3, r4, r5, pc}
 8006e78:	2000041c 	.word	0x2000041c

08006e7c <memcpy>:
 8006e7c:	440a      	add	r2, r1
 8006e7e:	4291      	cmp	r1, r2
 8006e80:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e84:	d100      	bne.n	8006e88 <memcpy+0xc>
 8006e86:	4770      	bx	lr
 8006e88:	b510      	push	{r4, lr}
 8006e8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e8e:	4291      	cmp	r1, r2
 8006e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e94:	d1f9      	bne.n	8006e8a <memcpy+0xe>
 8006e96:	bd10      	pop	{r4, pc}

08006e98 <__assert_func>:
 8006e98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e9a:	4614      	mov	r4, r2
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	4b09      	ldr	r3, [pc, #36]	@ (8006ec4 <__assert_func+0x2c>)
 8006ea0:	4605      	mov	r5, r0
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68d8      	ldr	r0, [r3, #12]
 8006ea6:	b954      	cbnz	r4, 8006ebe <__assert_func+0x26>
 8006ea8:	4b07      	ldr	r3, [pc, #28]	@ (8006ec8 <__assert_func+0x30>)
 8006eaa:	461c      	mov	r4, r3
 8006eac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006eb0:	9100      	str	r1, [sp, #0]
 8006eb2:	462b      	mov	r3, r5
 8006eb4:	4905      	ldr	r1, [pc, #20]	@ (8006ecc <__assert_func+0x34>)
 8006eb6:	f000 f841 	bl	8006f3c <fiprintf>
 8006eba:	f000 f851 	bl	8006f60 <abort>
 8006ebe:	4b04      	ldr	r3, [pc, #16]	@ (8006ed0 <__assert_func+0x38>)
 8006ec0:	e7f4      	b.n	8006eac <__assert_func+0x14>
 8006ec2:	bf00      	nop
 8006ec4:	20000018 	.word	0x20000018
 8006ec8:	08007546 	.word	0x08007546
 8006ecc:	08007518 	.word	0x08007518
 8006ed0:	0800750b 	.word	0x0800750b

08006ed4 <_calloc_r>:
 8006ed4:	b570      	push	{r4, r5, r6, lr}
 8006ed6:	fba1 5402 	umull	r5, r4, r1, r2
 8006eda:	b93c      	cbnz	r4, 8006eec <_calloc_r+0x18>
 8006edc:	4629      	mov	r1, r5
 8006ede:	f7ff f945 	bl	800616c <_malloc_r>
 8006ee2:	4606      	mov	r6, r0
 8006ee4:	b928      	cbnz	r0, 8006ef2 <_calloc_r+0x1e>
 8006ee6:	2600      	movs	r6, #0
 8006ee8:	4630      	mov	r0, r6
 8006eea:	bd70      	pop	{r4, r5, r6, pc}
 8006eec:	220c      	movs	r2, #12
 8006eee:	6002      	str	r2, [r0, #0]
 8006ef0:	e7f9      	b.n	8006ee6 <_calloc_r+0x12>
 8006ef2:	462a      	mov	r2, r5
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	f7fe f9e7 	bl	80052c8 <memset>
 8006efa:	e7f5      	b.n	8006ee8 <_calloc_r+0x14>

08006efc <__ascii_mbtowc>:
 8006efc:	b082      	sub	sp, #8
 8006efe:	b901      	cbnz	r1, 8006f02 <__ascii_mbtowc+0x6>
 8006f00:	a901      	add	r1, sp, #4
 8006f02:	b142      	cbz	r2, 8006f16 <__ascii_mbtowc+0x1a>
 8006f04:	b14b      	cbz	r3, 8006f1a <__ascii_mbtowc+0x1e>
 8006f06:	7813      	ldrb	r3, [r2, #0]
 8006f08:	600b      	str	r3, [r1, #0]
 8006f0a:	7812      	ldrb	r2, [r2, #0]
 8006f0c:	1e10      	subs	r0, r2, #0
 8006f0e:	bf18      	it	ne
 8006f10:	2001      	movne	r0, #1
 8006f12:	b002      	add	sp, #8
 8006f14:	4770      	bx	lr
 8006f16:	4610      	mov	r0, r2
 8006f18:	e7fb      	b.n	8006f12 <__ascii_mbtowc+0x16>
 8006f1a:	f06f 0001 	mvn.w	r0, #1
 8006f1e:	e7f8      	b.n	8006f12 <__ascii_mbtowc+0x16>

08006f20 <__ascii_wctomb>:
 8006f20:	4603      	mov	r3, r0
 8006f22:	4608      	mov	r0, r1
 8006f24:	b141      	cbz	r1, 8006f38 <__ascii_wctomb+0x18>
 8006f26:	2aff      	cmp	r2, #255	@ 0xff
 8006f28:	d904      	bls.n	8006f34 <__ascii_wctomb+0x14>
 8006f2a:	228a      	movs	r2, #138	@ 0x8a
 8006f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	4770      	bx	lr
 8006f34:	2001      	movs	r0, #1
 8006f36:	700a      	strb	r2, [r1, #0]
 8006f38:	4770      	bx	lr
	...

08006f3c <fiprintf>:
 8006f3c:	b40e      	push	{r1, r2, r3}
 8006f3e:	b503      	push	{r0, r1, lr}
 8006f40:	4601      	mov	r1, r0
 8006f42:	ab03      	add	r3, sp, #12
 8006f44:	4805      	ldr	r0, [pc, #20]	@ (8006f5c <fiprintf+0x20>)
 8006f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f4a:	6800      	ldr	r0, [r0, #0]
 8006f4c:	9301      	str	r3, [sp, #4]
 8006f4e:	f7ff fd41 	bl	80069d4 <_vfiprintf_r>
 8006f52:	b002      	add	sp, #8
 8006f54:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f58:	b003      	add	sp, #12
 8006f5a:	4770      	bx	lr
 8006f5c:	20000018 	.word	0x20000018

08006f60 <abort>:
 8006f60:	2006      	movs	r0, #6
 8006f62:	b508      	push	{r3, lr}
 8006f64:	f000 f82c 	bl	8006fc0 <raise>
 8006f68:	2001      	movs	r0, #1
 8006f6a:	f7fa fcf2 	bl	8001952 <_exit>

08006f6e <_raise_r>:
 8006f6e:	291f      	cmp	r1, #31
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	4605      	mov	r5, r0
 8006f74:	460c      	mov	r4, r1
 8006f76:	d904      	bls.n	8006f82 <_raise_r+0x14>
 8006f78:	2316      	movs	r3, #22
 8006f7a:	6003      	str	r3, [r0, #0]
 8006f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f80:	bd38      	pop	{r3, r4, r5, pc}
 8006f82:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006f84:	b112      	cbz	r2, 8006f8c <_raise_r+0x1e>
 8006f86:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006f8a:	b94b      	cbnz	r3, 8006fa0 <_raise_r+0x32>
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	f000 f831 	bl	8006ff4 <_getpid_r>
 8006f92:	4622      	mov	r2, r4
 8006f94:	4601      	mov	r1, r0
 8006f96:	4628      	mov	r0, r5
 8006f98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f9c:	f000 b818 	b.w	8006fd0 <_kill_r>
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d00a      	beq.n	8006fba <_raise_r+0x4c>
 8006fa4:	1c59      	adds	r1, r3, #1
 8006fa6:	d103      	bne.n	8006fb0 <_raise_r+0x42>
 8006fa8:	2316      	movs	r3, #22
 8006faa:	6003      	str	r3, [r0, #0]
 8006fac:	2001      	movs	r0, #1
 8006fae:	e7e7      	b.n	8006f80 <_raise_r+0x12>
 8006fb0:	2100      	movs	r1, #0
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006fb8:	4798      	blx	r3
 8006fba:	2000      	movs	r0, #0
 8006fbc:	e7e0      	b.n	8006f80 <_raise_r+0x12>
	...

08006fc0 <raise>:
 8006fc0:	4b02      	ldr	r3, [pc, #8]	@ (8006fcc <raise+0xc>)
 8006fc2:	4601      	mov	r1, r0
 8006fc4:	6818      	ldr	r0, [r3, #0]
 8006fc6:	f7ff bfd2 	b.w	8006f6e <_raise_r>
 8006fca:	bf00      	nop
 8006fcc:	20000018 	.word	0x20000018

08006fd0 <_kill_r>:
 8006fd0:	b538      	push	{r3, r4, r5, lr}
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4d06      	ldr	r5, [pc, #24]	@ (8006ff0 <_kill_r+0x20>)
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	4608      	mov	r0, r1
 8006fda:	4611      	mov	r1, r2
 8006fdc:	602b      	str	r3, [r5, #0]
 8006fde:	f7fa fca8 	bl	8001932 <_kill>
 8006fe2:	1c43      	adds	r3, r0, #1
 8006fe4:	d102      	bne.n	8006fec <_kill_r+0x1c>
 8006fe6:	682b      	ldr	r3, [r5, #0]
 8006fe8:	b103      	cbz	r3, 8006fec <_kill_r+0x1c>
 8006fea:	6023      	str	r3, [r4, #0]
 8006fec:	bd38      	pop	{r3, r4, r5, pc}
 8006fee:	bf00      	nop
 8006ff0:	2000041c 	.word	0x2000041c

08006ff4 <_getpid_r>:
 8006ff4:	f7fa bc96 	b.w	8001924 <_getpid>

08006ff8 <sqrt>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	460f      	mov	r7, r1
 8006ffe:	f000 f81f 	bl	8007040 <__ieee754_sqrt>
 8007002:	4632      	mov	r2, r6
 8007004:	4604      	mov	r4, r0
 8007006:	460d      	mov	r5, r1
 8007008:	463b      	mov	r3, r7
 800700a:	4630      	mov	r0, r6
 800700c:	4639      	mov	r1, r7
 800700e:	f7f9 fcfd 	bl	8000a0c <__aeabi_dcmpun>
 8007012:	b990      	cbnz	r0, 800703a <sqrt+0x42>
 8007014:	2200      	movs	r2, #0
 8007016:	2300      	movs	r3, #0
 8007018:	4630      	mov	r0, r6
 800701a:	4639      	mov	r1, r7
 800701c:	f7f9 fcce 	bl	80009bc <__aeabi_dcmplt>
 8007020:	b158      	cbz	r0, 800703a <sqrt+0x42>
 8007022:	f7fe f9a3 	bl	800536c <__errno>
 8007026:	2321      	movs	r3, #33	@ 0x21
 8007028:	2200      	movs	r2, #0
 800702a:	6003      	str	r3, [r0, #0]
 800702c:	2300      	movs	r3, #0
 800702e:	4610      	mov	r0, r2
 8007030:	4619      	mov	r1, r3
 8007032:	f7f9 fb7b 	bl	800072c <__aeabi_ddiv>
 8007036:	4604      	mov	r4, r0
 8007038:	460d      	mov	r5, r1
 800703a:	4620      	mov	r0, r4
 800703c:	4629      	mov	r1, r5
 800703e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007040 <__ieee754_sqrt>:
 8007040:	4a67      	ldr	r2, [pc, #412]	@ (80071e0 <__ieee754_sqrt+0x1a0>)
 8007042:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007046:	438a      	bics	r2, r1
 8007048:	4606      	mov	r6, r0
 800704a:	460f      	mov	r7, r1
 800704c:	460b      	mov	r3, r1
 800704e:	4604      	mov	r4, r0
 8007050:	d10e      	bne.n	8007070 <__ieee754_sqrt+0x30>
 8007052:	4602      	mov	r2, r0
 8007054:	f7f9 fa40 	bl	80004d8 <__aeabi_dmul>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	4630      	mov	r0, r6
 800705e:	4639      	mov	r1, r7
 8007060:	f7f9 f884 	bl	800016c <__adddf3>
 8007064:	4606      	mov	r6, r0
 8007066:	460f      	mov	r7, r1
 8007068:	4630      	mov	r0, r6
 800706a:	4639      	mov	r1, r7
 800706c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007070:	2900      	cmp	r1, #0
 8007072:	dc0c      	bgt.n	800708e <__ieee754_sqrt+0x4e>
 8007074:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8007078:	4302      	orrs	r2, r0
 800707a:	d0f5      	beq.n	8007068 <__ieee754_sqrt+0x28>
 800707c:	b189      	cbz	r1, 80070a2 <__ieee754_sqrt+0x62>
 800707e:	4602      	mov	r2, r0
 8007080:	f7f9 f872 	bl	8000168 <__aeabi_dsub>
 8007084:	4602      	mov	r2, r0
 8007086:	460b      	mov	r3, r1
 8007088:	f7f9 fb50 	bl	800072c <__aeabi_ddiv>
 800708c:	e7ea      	b.n	8007064 <__ieee754_sqrt+0x24>
 800708e:	150a      	asrs	r2, r1, #20
 8007090:	d115      	bne.n	80070be <__ieee754_sqrt+0x7e>
 8007092:	2100      	movs	r1, #0
 8007094:	e009      	b.n	80070aa <__ieee754_sqrt+0x6a>
 8007096:	0ae3      	lsrs	r3, r4, #11
 8007098:	3a15      	subs	r2, #21
 800709a:	0564      	lsls	r4, r4, #21
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0fa      	beq.n	8007096 <__ieee754_sqrt+0x56>
 80070a0:	e7f7      	b.n	8007092 <__ieee754_sqrt+0x52>
 80070a2:	460a      	mov	r2, r1
 80070a4:	e7fa      	b.n	800709c <__ieee754_sqrt+0x5c>
 80070a6:	005b      	lsls	r3, r3, #1
 80070a8:	3101      	adds	r1, #1
 80070aa:	02d8      	lsls	r0, r3, #11
 80070ac:	d5fb      	bpl.n	80070a6 <__ieee754_sqrt+0x66>
 80070ae:	1e48      	subs	r0, r1, #1
 80070b0:	1a12      	subs	r2, r2, r0
 80070b2:	f1c1 0020 	rsb	r0, r1, #32
 80070b6:	fa24 f000 	lsr.w	r0, r4, r0
 80070ba:	4303      	orrs	r3, r0
 80070bc:	408c      	lsls	r4, r1
 80070be:	2600      	movs	r6, #0
 80070c0:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80070c4:	2116      	movs	r1, #22
 80070c6:	07d2      	lsls	r2, r2, #31
 80070c8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80070cc:	4632      	mov	r2, r6
 80070ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070d6:	bf5c      	itt	pl
 80070d8:	005b      	lslpl	r3, r3, #1
 80070da:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80070de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80070e2:	bf58      	it	pl
 80070e4:	0064      	lslpl	r4, r4, #1
 80070e6:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80070ea:	107f      	asrs	r7, r7, #1
 80070ec:	0064      	lsls	r4, r4, #1
 80070ee:	1815      	adds	r5, r2, r0
 80070f0:	429d      	cmp	r5, r3
 80070f2:	bfde      	ittt	le
 80070f4:	182a      	addle	r2, r5, r0
 80070f6:	1b5b      	suble	r3, r3, r5
 80070f8:	1836      	addle	r6, r6, r0
 80070fa:	0fe5      	lsrs	r5, r4, #31
 80070fc:	3901      	subs	r1, #1
 80070fe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8007102:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007106:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800710a:	d1f0      	bne.n	80070ee <__ieee754_sqrt+0xae>
 800710c:	460d      	mov	r5, r1
 800710e:	f04f 0a20 	mov.w	sl, #32
 8007112:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8007116:	429a      	cmp	r2, r3
 8007118:	eb01 0c00 	add.w	ip, r1, r0
 800711c:	db02      	blt.n	8007124 <__ieee754_sqrt+0xe4>
 800711e:	d113      	bne.n	8007148 <__ieee754_sqrt+0x108>
 8007120:	45a4      	cmp	ip, r4
 8007122:	d811      	bhi.n	8007148 <__ieee754_sqrt+0x108>
 8007124:	f1bc 0f00 	cmp.w	ip, #0
 8007128:	eb0c 0100 	add.w	r1, ip, r0
 800712c:	da42      	bge.n	80071b4 <__ieee754_sqrt+0x174>
 800712e:	2900      	cmp	r1, #0
 8007130:	db40      	blt.n	80071b4 <__ieee754_sqrt+0x174>
 8007132:	f102 0e01 	add.w	lr, r2, #1
 8007136:	1a9b      	subs	r3, r3, r2
 8007138:	4672      	mov	r2, lr
 800713a:	45a4      	cmp	ip, r4
 800713c:	bf88      	it	hi
 800713e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007142:	eba4 040c 	sub.w	r4, r4, ip
 8007146:	4405      	add	r5, r0
 8007148:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800714c:	f1ba 0a01 	subs.w	sl, sl, #1
 8007150:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8007154:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007158:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800715c:	d1db      	bne.n	8007116 <__ieee754_sqrt+0xd6>
 800715e:	431c      	orrs	r4, r3
 8007160:	d01a      	beq.n	8007198 <__ieee754_sqrt+0x158>
 8007162:	4c20      	ldr	r4, [pc, #128]	@ (80071e4 <__ieee754_sqrt+0x1a4>)
 8007164:	f8df b080 	ldr.w	fp, [pc, #128]	@ 80071e8 <__ieee754_sqrt+0x1a8>
 8007168:	e9d4 0100 	ldrd	r0, r1, [r4]
 800716c:	e9db 2300 	ldrd	r2, r3, [fp]
 8007170:	f7f8 fffa 	bl	8000168 <__aeabi_dsub>
 8007174:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007178:	4602      	mov	r2, r0
 800717a:	460b      	mov	r3, r1
 800717c:	4640      	mov	r0, r8
 800717e:	4649      	mov	r1, r9
 8007180:	f7f9 fc26 	bl	80009d0 <__aeabi_dcmple>
 8007184:	b140      	cbz	r0, 8007198 <__ieee754_sqrt+0x158>
 8007186:	e9d4 0100 	ldrd	r0, r1, [r4]
 800718a:	e9db 2300 	ldrd	r2, r3, [fp]
 800718e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007192:	d111      	bne.n	80071b8 <__ieee754_sqrt+0x178>
 8007194:	4655      	mov	r5, sl
 8007196:	3601      	adds	r6, #1
 8007198:	1072      	asrs	r2, r6, #1
 800719a:	086b      	lsrs	r3, r5, #1
 800719c:	07f1      	lsls	r1, r6, #31
 800719e:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80071a2:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80071a6:	bf48      	it	mi
 80071a8:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80071ac:	4618      	mov	r0, r3
 80071ae:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 80071b2:	e757      	b.n	8007064 <__ieee754_sqrt+0x24>
 80071b4:	4696      	mov	lr, r2
 80071b6:	e7be      	b.n	8007136 <__ieee754_sqrt+0xf6>
 80071b8:	f7f8 ffd8 	bl	800016c <__adddf3>
 80071bc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	4640      	mov	r0, r8
 80071c6:	4649      	mov	r1, r9
 80071c8:	f7f9 fbf8 	bl	80009bc <__aeabi_dcmplt>
 80071cc:	b120      	cbz	r0, 80071d8 <__ieee754_sqrt+0x198>
 80071ce:	1ca8      	adds	r0, r5, #2
 80071d0:	bf08      	it	eq
 80071d2:	3601      	addeq	r6, #1
 80071d4:	3502      	adds	r5, #2
 80071d6:	e7df      	b.n	8007198 <__ieee754_sqrt+0x158>
 80071d8:	1c6b      	adds	r3, r5, #1
 80071da:	f023 0501 	bic.w	r5, r3, #1
 80071de:	e7db      	b.n	8007198 <__ieee754_sqrt+0x158>
 80071e0:	7ff00000 	.word	0x7ff00000
 80071e4:	200001e0 	.word	0x200001e0
 80071e8:	200001d8 	.word	0x200001d8

080071ec <_init>:
 80071ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ee:	bf00      	nop
 80071f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071f2:	bc08      	pop	{r3}
 80071f4:	469e      	mov	lr, r3
 80071f6:	4770      	bx	lr

080071f8 <_fini>:
 80071f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fa:	bf00      	nop
 80071fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fe:	bc08      	pop	{r3}
 8007200:	469e      	mov	lr, r3
 8007202:	4770      	bx	lr
