# Q1-Decade-Counter
## Module
To make a Verilog Decade Counter module, I mainly utilized the if else function. When rst = 1, the counter resets to 0. When rst = 0, the counter counts the clock (posedge) until it reaches "9," after which it repeats. 
![photo1710205894](https://github.com/stephlovesfries/Q1-Decade-Counter/assets/115708694/89a8fe68-8f10-4e5f-bd5a-1a4a4754628b)
![photo1710205894 (1)](https://github.com/stephlovesfries/Q1-Decade-Counter/assets/115708694/abfe544c-8327-4df0-a710-7066daa29caf)
## Testbench & Simulation
![photo1710205894 (4)](https://github.com/stephlovesfries/Q1-Decade-Counter/assets/115708694/af086cd3-336e-4aa0-b679-fbdae5a29f9e)
![photo1710205894 (2)](https://github.com/stephlovesfries/Q1-Decade-Counter/assets/115708694/48ac432d-7875-412d-a56d-b153acd22169)
![photo1710205894 (3)](https://github.com/stephlovesfries/Q1-Decade-Counter/assets/115708694/e2df13ff-e5bd-4a59-b084-bacb855c2bf4)

