<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-301</identifier><datestamp>2011-12-15T09:57:16Z</datestamp><dc:title>A comprehensive trapped charge profiling technique for SONOS flash EEPROMs</dc:title><dc:creator>NAIR, PR</dc:creator><dc:creator>BHARATH KUMAR, P</dc:creator><dc:creator>SHARMA, RAVINDER</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>KAMOHARA, S</dc:creator><dc:subject>monte carlo methods</dc:subject><dc:subject>computer simulation</dc:subject><dc:subject>flash memory</dc:subject><dc:subject>threshold voltage</dc:subject><dc:description>Trapped charge profiles under CHE program of SONOS flash cells are uniquely determined and verified using I-V, GIDL and CP measurements and Monte Carlo simulations. The prospect of profiling using I-V measurement alone is discussed. The inaccuracy associated with conventional CP technique is discussed. The correct method of CP simulation for programmed SONOS devices is shown and programming induced interface-trap generation is estimated.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-12T04:44:26Z</dc:date><dc:date>2011-11-28T07:52:36Z</dc:date><dc:date>2011-12-15T09:57:16Z</dc:date><dc:date>2008-12-12T04:44:26Z</dc:date><dc:date>2011-11-28T07:52:36Z</dc:date><dc:date>2011-12-15T09:57:16Z</dc:date><dc:date>2004</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the IEEE International Electron Devices Meeting Technical Digest, Tokyo, Japan, 13-15 December 2004, 403-406</dc:identifier><dc:identifier>0-7803-8684-1</dc:identifier><dc:identifier>10.1109/IEDM.2004.1419170</dc:identifier><dc:identifier>http://hdl.handle.net/10054/301</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/301</dc:identifier><dc:language>en</dc:language></oai_dc:dc>