#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21bc850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21bdb70 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x21b7db0 .functor NOT 1, L_0x21f2540, C4<0>, C4<0>, C4<0>;
L_0x21b6dd0 .functor XOR 1, L_0x21f2200, L_0x21f22c0, C4<0>, C4<0>;
L_0x21c9af0 .functor XOR 1, L_0x21b6dd0, L_0x21f2390, C4<0>, C4<0>;
v0x21f12b0_0 .net "L", 0 0, v0x21b6ea0_0;  1 drivers
v0x21f1400_0 .net "Q_dut", 0 0, v0x21f08c0_0;  1 drivers
v0x21f14c0_0 .net "Q_ref", 0 0, v0x21bbff0_0;  1 drivers
v0x21f1560_0 .net *"_ivl_10", 0 0, L_0x21f2390;  1 drivers
v0x21f1600_0 .net *"_ivl_12", 0 0, L_0x21c9af0;  1 drivers
v0x21f1710_0 .net *"_ivl_2", 0 0, L_0x21f2160;  1 drivers
v0x21f17f0_0 .net *"_ivl_4", 0 0, L_0x21f2200;  1 drivers
v0x21f18d0_0 .net *"_ivl_6", 0 0, L_0x21f22c0;  1 drivers
v0x21f19b0_0 .net *"_ivl_8", 0 0, L_0x21b6dd0;  1 drivers
v0x21f1b20_0 .var "clk", 0 0;
v0x21f1bc0_0 .net "q_in", 0 0, v0x21ef020_0;  1 drivers
v0x21f1cf0_0 .net "r_in", 0 0, v0x21ef0f0_0;  1 drivers
v0x21f1e20_0 .var/2u "stats1", 159 0;
v0x21f1f00_0 .var/2u "strobe", 0 0;
v0x21f1fc0_0 .net "tb_match", 0 0, L_0x21f2540;  1 drivers
v0x21f2080_0 .net "tb_mismatch", 0 0, L_0x21b7db0;  1 drivers
L_0x21f2160 .concat [ 1 0 0 0], v0x21bbff0_0;
L_0x21f2200 .concat [ 1 0 0 0], v0x21bbff0_0;
L_0x21f22c0 .concat [ 1 0 0 0], v0x21f08c0_0;
L_0x21f2390 .concat [ 1 0 0 0], v0x21bbff0_0;
L_0x21f2540 .cmp/eeq 1, L_0x21f2160, L_0x21c9af0;
S_0x21bdd00 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x21bdb70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x21bbf50_0 .net "L", 0 0, v0x21b6ea0_0;  alias, 1 drivers
v0x21bbff0_0 .var "Q", 0 0;
v0x21b88a0_0 .net "clk", 0 0, v0x21f1b20_0;  1 drivers
v0x21b8420_0 .net "q_in", 0 0, v0x21ef020_0;  alias, 1 drivers
v0x21b7ec0_0 .net "r_in", 0 0, v0x21ef0f0_0;  alias, 1 drivers
E_0x219a250 .event posedge, v0x21b88a0_0;
S_0x21eed40 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x21bdb70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x21b6ea0_0 .var "L", 0 0;
v0x21eef80_0 .net "clk", 0 0, v0x21f1b20_0;  alias, 1 drivers
v0x21ef020_0 .var "q_in", 0 0;
v0x21ef0f0_0 .var "r_in", 0 0;
E_0x219c6b0/0 .event negedge, v0x21b88a0_0;
E_0x219c6b0/1 .event posedge, v0x21b88a0_0;
E_0x219c6b0 .event/or E_0x219c6b0/0, E_0x219c6b0/1;
S_0x21ef1f0 .scope module, "top_module1" "top_module" 3 88, 4 27 0, S_0x21bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x21f09a0_0 .net "L", 0 0, v0x21b6ea0_0;  alias, 1 drivers
v0x21f0a60_0 .net "Q", 0 0, v0x21f08c0_0;  alias, 1 drivers
v0x21f0b20_0 .net "clk", 0 0, v0x21f1b20_0;  alias, 1 drivers
v0x21f0bf0_0 .net "f1_q", 0 0, v0x21ef7a0_0;  1 drivers
v0x21f0ce0_0 .net "f2_q", 0 0, v0x21efc50_0;  1 drivers
v0x21f0e20_0 .net "f3_q", 0 0, v0x21f0100_0;  1 drivers
v0x21f0f10_0 .net "q_in", 0 0, v0x21ef020_0;  alias, 1 drivers
v0x21f0fb0_0 .net "r_in", 0 0, v0x21ef0f0_0;  alias, 1 drivers
S_0x21ef4b0 .scope module, "f1" "flipflop" 4 37, 4 1 0, S_0x21ef1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x21ef690_0 .net "D", 0 0, v0x21ef020_0;  alias, 1 drivers
v0x21ef7a0_0 .var "Q", 0 0;
v0x21ef860_0 .net "clk", 0 0, v0x21f1b20_0;  alias, 1 drivers
S_0x21ef9b0 .scope module, "f2" "flipflop" 4 43, 4 1 0, S_0x21ef1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x21efb90_0 .net "D", 0 0, v0x21ef7a0_0;  alias, 1 drivers
v0x21efc50_0 .var "Q", 0 0;
v0x21efcf0_0 .net "clk", 0 0, v0x21f1b20_0;  alias, 1 drivers
S_0x21efe20 .scope module, "f3" "flipflop" 4 49, 4 1 0, S_0x21ef1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x21f0030_0 .net "D", 0 0, v0x21efc50_0;  alias, 1 drivers
v0x21f0100_0 .var "Q", 0 0;
v0x21f01a0_0 .net "clk", 0 0, v0x21f1b20_0;  alias, 1 drivers
S_0x21f0360 .scope module, "mux" "mux2to1" 4 55, 4 12 0, S_0x21ef1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x21f05d0_0 .net "D0", 0 0, v0x21ef0f0_0;  alias, 1 drivers
v0x21f06e0_0 .net "D1", 0 0, v0x21f0100_0;  alias, 1 drivers
v0x21f07a0_0 .net "S", 0 0, v0x21b6ea0_0;  alias, 1 drivers
v0x21f08c0_0 .var "Y", 0 0;
E_0x219a0d0 .event anyedge, v0x21f0100_0, v0x21b7ec0_0, v0x21bbf50_0;
S_0x21f1090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x21bdb70;
 .timescale -12 -12;
E_0x21ad9f0 .event anyedge, v0x21f1f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21f1f00_0;
    %nor/r;
    %assign/vec4 v0x21f1f00_0, 0;
    %wait E_0x21ad9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21eed40;
T_1 ;
    %wait E_0x219c6b0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x21ef020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ef0f0_0, 0;
    %assign/vec4 v0x21b6ea0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x21eed40;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x219a250;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x21bdd00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21bbff0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x21bdd00;
T_4 ;
    %wait E_0x219a250;
    %load/vec4 v0x21bbf50_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x21b7ec0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x21b8420_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x21bbff0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21ef4b0;
T_5 ;
    %wait E_0x219a250;
    %load/vec4 v0x21ef690_0;
    %assign/vec4 v0x21ef7a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x21ef9b0;
T_6 ;
    %wait E_0x219a250;
    %load/vec4 v0x21efb90_0;
    %assign/vec4 v0x21efc50_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x21efe20;
T_7 ;
    %wait E_0x219a250;
    %load/vec4 v0x21f0030_0;
    %assign/vec4 v0x21f0100_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x21f0360;
T_8 ;
    %wait E_0x219a0d0;
    %load/vec4 v0x21f07a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x21f05d0_0;
    %assign/vec4 v0x21f08c0_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x21f06e0_0;
    %assign/vec4 v0x21f08c0_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x21bdb70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21f1f00_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x21bdb70;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x21f1b20_0;
    %inv;
    %store/vec4 v0x21f1b20_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x21bdb70;
T_11 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21eef80_0, v0x21f2080_0, v0x21f1b20_0, v0x21f12b0_0, v0x21f1bc0_0, v0x21f1cf0_0, v0x21f14c0_0, v0x21f1400_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x21bdb70;
T_12 ;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_12.1 ;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x21bdb70;
T_13 ;
    %wait E_0x219c6b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21f1e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f1e20_0, 4, 32;
    %load/vec4 v0x21f1fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f1e20_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21f1e20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f1e20_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x21f14c0_0;
    %load/vec4 v0x21f14c0_0;
    %load/vec4 v0x21f1400_0;
    %xor;
    %load/vec4 v0x21f14c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f1e20_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x21f1e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21f1e20_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/mt2015_muxdff/iter0/response0/top_module.sv";
