// Seed: 2366556316
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri1 module_0,
    input wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    output uwire id_8,
    output tri1 id_9,
    output tri id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri id_13,
    input tri id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wire id_17,
    output tri id_18,
    input wire id_19,
    output wand id_20,
    input tri0 id_21,
    input wor id_22,
    output supply1 id_23,
    output supply0 id_24,
    output supply0 id_25,
    input uwire id_26,
    input tri id_27,
    input wand id_28,
    output wire id_29,
    output uwire id_30,
    output tri1 id_31,
    output tri id_32,
    input wand id_33,
    output tri0 id_34,
    input supply1 id_35,
    output supply0 id_36,
    input tri id_37,
    input uwire id_38,
    output supply0 id_39,
    output wor id_40,
    output tri id_41,
    input supply1 id_42
);
  wire id_44;
  final $unsigned(90);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd98,
    parameter id_11 = 32'd86,
    parameter id_12 = 32'd40
) (
    output wire id_0,
    input supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    output tri1 id_4,
    output logic id_5,
    input uwire id_6,
    output wand id_7,
    output supply0 id_8
);
  wire _id_10;
  wire _id_11;
  task _id_12;
    id_5 = id_10;
  endtask
  localparam id_13 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_1,
      id_4,
      id_1,
      id_6,
      id_4,
      id_7,
      id_8,
      id_7,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_7,
      id_6,
      id_0,
      id_1,
      id_1,
      id_0,
      id_8,
      id_8,
      id_3,
      id_1,
      id_3,
      id_7,
      id_8,
      id_0,
      id_8,
      id_1,
      id_8,
      id_3,
      id_0,
      id_6,
      id_6,
      id_0,
      id_0,
      id_4,
      id_3
  );
  logic [id_12 : 1] id_14;
  assign id_2 = id_14[id_10];
  logic id_15[~  id_11 : id_12];
  ;
endmodule
