// Seed: 1588844360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  tri  id_7 = 1 == id_2;
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    input wand id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  assign id_1 = 1;
  bufif0 (id_1, id_6, id_4);
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    input uwire id_5,
    output tri id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
  wire id_9;
endmodule
