--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 3 -s 5 -n 3 -fastpaths
detector_top.ncd detector_top.pcf -o detector_top_postpar.twr

Design file:              detector_top.ncd
Physical constraint file: detector_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    3.953(R)|   -0.799(R)|mclK_BUFGP        |   0.000|
sw<1>       |    3.945(R)|   -0.790(R)|mclK_BUFGP        |   0.000|
sw<2>       |    3.942(R)|   -0.786(R)|mclK_BUFGP        |   0.000|
sw<3>       |    3.946(R)|   -0.792(R)|mclK_BUFGP        |   0.000|
sw<4>       |    3.938(R)|   -0.781(R)|mclK_BUFGP        |   0.000|
sw<5>       |    3.954(R)|   -0.801(R)|mclK_BUFGP        |   0.000|
sw<6>       |    3.939(R)|   -0.783(R)|mclK_BUFGP        |   0.000|
sw<7>       |    3.933(R)|   -0.775(R)|mclK_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.656(R)|mclK_BUFGP        |   0.000|
a_to_g<1>   |   10.964(R)|mclK_BUFGP        |   0.000|
a_to_g<2>   |   11.600(R)|mclK_BUFGP        |   0.000|
a_to_g<3>   |   11.840(R)|mclK_BUFGP        |   0.000|
a_to_g<4>   |   11.449(R)|mclK_BUFGP        |   0.000|
a_to_g<5>   |   11.167(R)|mclK_BUFGP        |   0.000|
a_to_g<6>   |   11.241(R)|mclK_BUFGP        |   0.000|
an<0>       |    8.091(R)|mclK_BUFGP        |   0.000|
an<1>       |   11.117(R)|mclK_BUFGP        |   0.000|
an<2>       |    8.684(R)|mclK_BUFGP        |   0.000|
an<3>       |    8.619(R)|mclK_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclK           |    3.541|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 10 21:55:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 136 MB



