
*** Running vivado
    with args -log SevenSegmentTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SevenSegmentTop.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source SevenSegmentTop.tcl -notrace
Command: synth_design -top SevenSegmentTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81998
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2458.469 ; gain = 0.000 ; free physical = 398 ; free virtual = 4319
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentTop' [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/sources_1/new/SevenSegmentTop.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentTruthTable' [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/sources_1/new/SevenSegmentTruthTable.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentTruthTable' (1#1) [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/sources_1/new/SevenSegmentTruthTable.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentTop' (2#1) [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/sources_1/new/SevenSegmentTop.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2458.469 ; gain = 0.000 ; free physical = 108 ; free virtual = 3476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2458.469 ; gain = 0.000 ; free physical = 140 ; free virtual = 3440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2458.469 ; gain = 0.000 ; free physical = 140 ; free virtual = 3440
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.469 ; gain = 0.000 ; free physical = 129 ; free virtual = 3432
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[0]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:2]
WARNING: [Vivado 12-584] No ports matched '[0]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:3]
WARNING: [Vivado 12-584] No ports matched '[1]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:4]
WARNING: [Vivado 12-584] No ports matched '[1]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:5]
WARNING: [Vivado 12-584] No ports matched '[2]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:6]
WARNING: [Vivado 12-584] No ports matched '[2]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched '[3]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched '[3]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched '[4]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched '[4]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched '[5]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched '[5]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched '[6]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched '[6]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched '[7]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched '[7]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched '[0]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched '[0]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched '[1]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched '[1]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched '[2]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched '[2]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched '[3]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched '[3]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched '[4]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched '[4]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched '[5]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched '[5]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched '[6]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched '[6]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched '[0]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched '[0]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched '[1]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched '[1]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched '[2]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched '[2]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched '[3]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched '[3]'. [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:43]
Finished Parsing XDC File [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SevenSegmentTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SevenSegmentTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.426 ; gain = 0.000 ; free physical = 883 ; free virtual = 4192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.426 ; gain = 0.000 ; free physical = 883 ; free virtual = 4192
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 962 ; free virtual = 4263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 962 ; free virtual = 4263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 963 ; free virtual = 4263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 959 ; free virtual = 4260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 988 ; free virtual = 4256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 856 ; free virtual = 4131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 856 ; free virtual = 4131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 854 ; free virtual = 4129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT4 |     7|
|3     |IBUF |     8|
|4     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 848 ; free virtual = 4123
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2522.426 ; gain = 0.000 ; free physical = 904 ; free virtual = 4178
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.426 ; gain = 63.957 ; free physical = 904 ; free virtual = 4178
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.426 ; gain = 0.000 ; free physical = 897 ; free virtual = 4173
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.426 ; gain = 0.000 ; free physical = 905 ; free virtual = 4206
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: de301ba
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2522.426 ; gain = 64.031 ; free physical = 1056 ; free virtual = 4357
INFO: [Common 17-1381] The checkpoint '/home/jaredmoulton/Programming/Vivado/SevenSegmentImage/SevenSegmentImage.runs/synth_1/SevenSegmentTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SevenSegmentTop_utilization_synth.rpt -pb SevenSegmentTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  4 18:05:38 2021...
