Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 22 13:48:56 2023
| Host         : andrey running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab1_design_getFilterOut_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of lab1_design_getFilterOut_0_2 (a_negrash:hls:getFilterOut:0.0) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'lab1_design_getFilterOut_0_2'.


-Upgrade has removed interface 'ap_ctrl'

-Upgrade has removed interface 'ap_rst'

-Upgrade has removed interface 'depth'

-Upgrade has removed interface 'inputs_address0'

-Upgrade has removed interface 'inputs_q0'

-Upgrade has removed interface 'out_correct'

-Upgrade has removed interface 'out_r_address0'

-Upgrade has removed interface 'out_r_d0'

-Upgrade has added interface 'ap_rst_n' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'lab1_design_getFilterOut_0_2'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_rst'

-Upgrade has removed port 'ap_start'

-Upgrade has removed port 'depth'

-Upgrade has removed port 'inputs_address0'

-Upgrade has removed port 'inputs_ce0'

-Upgrade has removed port 'inputs_q0'

-Upgrade has removed port 'out_correct'

-Upgrade has removed port 'out_correct_ap_vld'

-Upgrade has removed port 'out_r_address0'

-Upgrade has removed port 'out_r_ce0'

-Upgrade has removed port 'out_r_d0'

-Upgrade has removed port 'out_r_we0'

-Upgrade has added port 'ap_rst_n'

-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 22 10:58:22 2023
| Host         : andrey running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab1_design_getFilterOut_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of lab1_design_getFilterOut_0_2 (a_negrash:hls:getFilterOut:0.0) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'lab1_design_getFilterOut_0_2'.


-Upgrade has removed interface 'ap_rst_n'

-Upgrade has removed interface 'interrupt'

-Upgrade has removed interface 's_axi_AXILiteS'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'ap_rst' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'depth' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inputs_address0' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inputs_q0' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_correct' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_r_address0' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'out_r_d0' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'lab1_design_getFilterOut_0_2'. These changes may impact your design.


-Upgrade has removed port 'ap_rst_n'

-Upgrade has removed port 'interrupt'

-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_rst'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'depth'

-Upgrade has added port 'inputs_address0'

-Upgrade has added port 'inputs_ce0'

-Upgrade has added port 'inputs_q0'

-Upgrade has added port 'out_correct'

-Upgrade has added port 'out_correct_ap_vld'

-Upgrade has added port 'out_r_address0'

-Upgrade has added port 'out_r_ce0'

-Upgrade has added port 'out_r_d0'

-Upgrade has added port 'out_r_we0'


