{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 05:04:59 2013 " "Info: Processing started: Thu Dec 19 05:04:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[7\] " "Warning: Node \"alu:inst32\|d\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[6\] " "Warning: Node \"alu:inst32\|d\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[5\] " "Warning: Node \"alu:inst32\|d\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[4\] " "Warning: Node \"alu:inst32\|d\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[3\] " "Warning: Node \"alu:inst32\|d\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[2\] " "Warning: Node \"alu:inst32\|d\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[1\] " "Warning: Node \"alu:inst32\|d\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[0\] " "Warning: Node \"alu:inst32\|d\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[1\] " "Warning: Node \"alu:inst32\|dCopy\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[2\] " "Warning: Node \"alu:inst32\|dCopy\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[3\] " "Warning: Node \"alu:inst32\|dCopy\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[4\] " "Warning: Node \"alu:inst32\|dCopy\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[5\] " "Warning: Node \"alu:inst32\|dCopy\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[6\] " "Warning: Node \"alu:inst32\|dCopy\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[7\] " "Warning: Node \"alu:inst32\|dCopy\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[0\] " "Warning: Node \"alu:inst32\|dCopy\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|zero " "Warning: Node \"alu:inst32\|zero\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[1\] " "Warning: Node \"alu:inst32\|signedT\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[7\] " "Warning: Node \"alu:inst32\|signedT\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[2\] " "Warning: Node \"alu:inst32\|signedT\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[3\] " "Warning: Node \"alu:inst32\|signedS\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[4\] " "Warning: Node \"alu:inst32\|signedS\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[0\] " "Warning: Node \"alu:inst32\|signedT\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[5\] " "Warning: Node \"alu:inst32\|signedS\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[6\] " "Warning: Node \"alu:inst32\|signedS\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[0\] " "Warning: Node \"alu:inst32\|signedS\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[2\] " "Warning: Node \"alu:inst32\|signedS\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[1\] " "Warning: Node \"alu:inst32\|signedS\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[7\] " "Warning: Node \"alu:inst32\|signedS\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[6\] " "Warning: Node \"alu:inst32\|signedT\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[5\] " "Warning: Node \"alu:inst32\|signedT\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[4\] " "Warning: Node \"alu:inst32\|signedT\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[3\] " "Warning: Node \"alu:inst32\|signedT\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[1\] " "Warning: Node \"alu:inst32\|signedD\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[0\] " "Warning: Node \"alu:inst32\|signedD\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[2\] " "Warning: Node \"alu:inst32\|signedD\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[3\] " "Warning: Node \"alu:inst32\|signedD\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[4\] " "Warning: Node \"alu:inst32\|signedD\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[5\] " "Warning: Node \"alu:inst32\|signedD\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[6\] " "Warning: Node \"alu:inst32\|signedD\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[7\] " "Warning: Node \"alu:inst32\|signedD\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_fast " "Info: Assuming node \"clk_fast\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_fast" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "152 " "Warning: Found 152 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~20 " "Info: Detected gated clock \"alu:inst32\|Mux39~20\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~17 " "Info: Detected gated clock \"alu:inst32\|Mux39~17\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|LessThan0~5 " "Info: Detected gated clock \"alu:inst32\|LessThan0~5\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|LessThan0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~43 " "Info: Detected gated clock \"alu:inst32\|Mux39~43\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~31 " "Info: Detected gated clock \"alu:inst32\|Mux39~31\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|d~25 " "Info: Detected gated clock \"alu:inst32\|d~25\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|d~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|LessThan0~2 " "Info: Detected gated clock \"alu:inst32\|LessThan0~2\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|LessThan0~0 " "Info: Detected gated clock \"alu:inst32\|LessThan0~0\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~29 " "Info: Detected gated clock \"alu:inst32\|Mux39~29\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk2\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[7\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[7\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[6\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[6\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[5\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[5\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[4\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[4\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[3\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[3\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[2\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[2\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[1\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[1\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[0\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[0\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_fast register alu:inst32\|d\[7\] register display_buddy:inst33\|left_digit\[5\] 5.39 MHz 185.4 ns Internal " "Info: Clock \"clk_fast\" has Internal fmax of 5.39 MHz between source register \"alu:inst32\|d\[7\]\" and destination register \"display_buddy:inst33\|left_digit\[5\]\" (period= 185.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest register register " "Info: + Longest register to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst32\|d\[7\] 1 REG LC2_A26 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A26; Fanout = 18; REG Node = 'alu:inst32\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst32|d[7] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 5.500 ns display_buddy:inst33\|Mux1~0 2 COMB LC4_A24 1 " "Info: 2: + IC(3.100 ns) + CELL(2.400 ns) = 5.500 ns; Loc. = LC4_A24; Fanout = 1; COMB Node = 'display_buddy:inst33\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { alu:inst32|d[7] display_buddy:inst33|Mux1~0 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 10.000 ns display_buddy:inst33\|left_digit\[5\] 3 REG LC1_A23 1 " "Info: 3: + IC(2.800 ns) + CELL(1.700 ns) = 10.000 ns; Loc. = LC1_A23; Fanout = 1; REG Node = 'display_buddy:inst33\|left_digit\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { display_buddy:inst33|Mux1~0 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 41.00 % ) " "Info: Total cell delay = 4.100 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 59.00 % ) " "Info: Total interconnect delay = 5.900 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { alu:inst32|d[7] display_buddy:inst33|Mux1~0 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { alu:inst32|d[7] {} display_buddy:inst33|Mux1~0 {} display_buddy:inst33|left_digit[5] {} } { 0.000ns 3.100ns 2.800ns } { 0.000ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-80.100 ns - Smallest " "Info: - Smallest clock skew is -80.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 15.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_fast\" to destination register is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_F5 247 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_F5; Fanout = 247; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 15.400 ns display_buddy:inst33\|left_digit\[5\] 3 REG LC1_A23 1 " "Info: 3: + IC(7.000 ns) + CELL(0.000 ns) = 15.400 ns; Loc. = LC1_A23; Fanout = 1; REG Node = 'display_buddy:inst33\|left_digit\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.92 % ) " "Info: Total cell delay = 4.300 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 72.08 % ) " "Info: Total interconnect delay = 11.100 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|left_digit[5] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 95.500 ns - Longest register " "Info: - Longest clock path from clock \"clk_fast\" to source register is 95.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC4_F5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_F5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 16.000 ns PC:inst3\|pre_count\[1\] 3 REG LC1_D24 18 " "Info: 3: + IC(6.200 ns) + CELL(1.400 ns) = 16.000 ns; Loc. = LC1_D24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(12.600 ns) 31.600 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0 4 MEM EC5_D 1 " "Info: 4: + IC(3.000 ns) + CELL(12.600 ns) = 31.600 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 34.100 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 5 MEM EC5_D 39 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 34.100 ns; Loc. = EC5_D; Fanout = 39; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.700 ns) + CELL(2.400 ns) 48.200 ns reg_file:inst31\|mux_8:inst2\|Mux7~2 6 COMB LC6_A43 1 " "Info: 6: + IC(11.700 ns) + CELL(2.400 ns) = 48.200 ns; Loc. = LC6_A43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 51.400 ns reg_file:inst31\|mux_8:inst2\|Mux7~3 7 COMB LC1_A43 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 51.400 ns; Loc. = LC1_A43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 56.900 ns reg_file:inst31\|mux_8:inst2\|Mux7~4 8 COMB LC2_A41 37 " "Info: 8: + IC(2.800 ns) + CELL(2.700 ns) = 56.900 ns; Loc. = LC2_A41; Fanout = 37; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 64.500 ns alu:inst32\|Mux39~52 9 COMB LC1_E41 1 " "Info: 9: + IC(5.600 ns) + CELL(2.000 ns) = 64.500 ns; Loc. = LC1_E41; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 66.500 ns alu:inst32\|Mux39~32 10 COMB LC2_E41 1 " "Info: 10: + IC(0.000 ns) + CELL(2.000 ns) = 66.500 ns; Loc. = LC2_E41; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~52 alu:inst32|Mux39~32 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 71.900 ns alu:inst32\|Mux39~19 11 COMB LC8_E39 1 " "Info: 11: + IC(2.700 ns) + CELL(2.700 ns) = 71.900 ns; Loc. = LC8_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { alu:inst32|Mux39~32 alu:inst32|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 74.400 ns alu:inst32\|Mux39~49 12 COMB LC1_E39 1 " "Info: 12: + IC(0.500 ns) + CELL(2.000 ns) = 74.400 ns; Loc. = LC1_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst32|Mux39~19 alu:inst32|Mux39~49 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 76.400 ns alu:inst32\|Mux39~31 13 COMB LC2_E39 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 76.400 ns; Loc. = LC2_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~49 alu:inst32|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 81.600 ns alu:inst32\|Mux39~29 14 COMB LC3_E32 1 " "Info: 14: + IC(2.800 ns) + CELL(2.400 ns) = 81.600 ns; Loc. = LC3_E32; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst32|Mux39~31 alu:inst32|Mux39~29 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 86.700 ns alu:inst32\|d\[7\]~51 15 COMB LC7_E37 8 " "Info: 15: + IC(2.700 ns) + CELL(2.400 ns) = 86.700 ns; Loc. = LC7_E37; Fanout = 8; COMB Node = 'alu:inst32\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst32|Mux39~29 alu:inst32|d[7]~51 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(2.400 ns) 95.500 ns alu:inst32\|d\[7\] 16 REG LC2_A26 18 " "Info: 16: + IC(6.400 ns) + CELL(2.400 ns) = 95.500 ns; Loc. = LC2_A26; Fanout = 18; REG Node = 'alu:inst32\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { alu:inst32|d[7]~51 alu:inst32|d[7] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.500 ns ( 48.69 % ) " "Info: Total cell delay = 46.500 ns ( 48.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "49.000 ns ( 51.31 % ) " "Info: Total interconnect delay = 49.000 ns ( 51.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.500 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.500 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[7] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|left_digit[5] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.500 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.500 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[7] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 25 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { alu:inst32|d[7] display_buddy:inst33|Mux1~0 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { alu:inst32|d[7] {} display_buddy:inst33|Mux1~0 {} display_buddy:inst33|left_digit[5] {} } { 0.000ns 3.100ns 2.800ns } { 0.000ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|left_digit[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|left_digit[5] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.500 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.500 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[7] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_fast 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_fast\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_file:inst31\|8dffe:inst13\|35 alu:inst32\|d\[6\] clk_fast 58.6 ns " "Info: Found hold time violation between source  pin or register \"reg_file:inst31\|8dffe:inst13\|35\" and destination pin or register \"alu:inst32\|d\[6\]\" for clock \"clk_fast\" (Hold time is 58.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "80.200 ns + Largest " "Info: + Largest clock skew is 80.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 95.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 95.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC4_F5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_F5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 16.000 ns PC:inst3\|pre_count\[1\] 3 REG LC1_D24 18 " "Info: 3: + IC(6.200 ns) + CELL(1.400 ns) = 16.000 ns; Loc. = LC1_D24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(12.600 ns) 31.600 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0 4 MEM EC5_D 1 " "Info: 4: + IC(3.000 ns) + CELL(12.600 ns) = 31.600 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 34.100 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 5 MEM EC5_D 39 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 34.100 ns; Loc. = EC5_D; Fanout = 39; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.700 ns) + CELL(2.400 ns) 48.200 ns reg_file:inst31\|mux_8:inst2\|Mux7~2 6 COMB LC6_A43 1 " "Info: 6: + IC(11.700 ns) + CELL(2.400 ns) = 48.200 ns; Loc. = LC6_A43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 51.400 ns reg_file:inst31\|mux_8:inst2\|Mux7~3 7 COMB LC1_A43 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 51.400 ns; Loc. = LC1_A43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 56.900 ns reg_file:inst31\|mux_8:inst2\|Mux7~4 8 COMB LC2_A41 37 " "Info: 8: + IC(2.800 ns) + CELL(2.700 ns) = 56.900 ns; Loc. = LC2_A41; Fanout = 37; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 64.500 ns alu:inst32\|Mux39~52 9 COMB LC1_E41 1 " "Info: 9: + IC(5.600 ns) + CELL(2.000 ns) = 64.500 ns; Loc. = LC1_E41; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 66.500 ns alu:inst32\|Mux39~32 10 COMB LC2_E41 1 " "Info: 10: + IC(0.000 ns) + CELL(2.000 ns) = 66.500 ns; Loc. = LC2_E41; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~52 alu:inst32|Mux39~32 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 71.900 ns alu:inst32\|Mux39~19 11 COMB LC8_E39 1 " "Info: 11: + IC(2.700 ns) + CELL(2.700 ns) = 71.900 ns; Loc. = LC8_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { alu:inst32|Mux39~32 alu:inst32|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 74.400 ns alu:inst32\|Mux39~49 12 COMB LC1_E39 1 " "Info: 12: + IC(0.500 ns) + CELL(2.000 ns) = 74.400 ns; Loc. = LC1_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst32|Mux39~19 alu:inst32|Mux39~49 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 76.400 ns alu:inst32\|Mux39~31 13 COMB LC2_E39 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 76.400 ns; Loc. = LC2_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~49 alu:inst32|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 81.600 ns alu:inst32\|Mux39~29 14 COMB LC3_E32 1 " "Info: 14: + IC(2.800 ns) + CELL(2.400 ns) = 81.600 ns; Loc. = LC3_E32; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst32|Mux39~31 alu:inst32|Mux39~29 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 86.700 ns alu:inst32\|d\[7\]~51 15 COMB LC7_E37 8 " "Info: 15: + IC(2.700 ns) + CELL(2.400 ns) = 86.700 ns; Loc. = LC7_E37; Fanout = 8; COMB Node = 'alu:inst32\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst32|Mux39~29 alu:inst32|d[7]~51 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 95.600 ns alu:inst32\|d\[6\] 16 REG LC1_A24 18 " "Info: 16: + IC(6.500 ns) + CELL(2.400 ns) = 95.600 ns; Loc. = LC1_A24; Fanout = 18; REG Node = 'alu:inst32\|d\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { alu:inst32|d[7]~51 alu:inst32|d[6] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.500 ns ( 48.64 % ) " "Info: Total cell delay = 46.500 ns ( 48.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "49.100 ns ( 51.36 % ) " "Info: Total interconnect delay = 49.100 ns ( 51.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.600 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.600 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[6] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 15.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to source register is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_F5 247 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_F5; Fanout = 247; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 15.400 ns reg_file:inst31\|8dffe:inst13\|35 3 REG LC7_A20 4 " "Info: 3: + IC(7.000 ns) + CELL(0.000 ns) = 15.400 ns; Loc. = LC7_A20; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst13\|35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst13|35 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.92 % ) " "Info: Total cell delay = 4.300 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 72.08 % ) " "Info: Total interconnect delay = 11.100 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst13|35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst13|35 {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.600 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.600 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[6] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst13|35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst13|35 {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.200 ns - Shortest register register " "Info: - Shortest register to register delay is 20.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_file:inst31\|8dffe:inst13\|35 1 REG LC7_A20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A20; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst13\|35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_file:inst31|8dffe:inst13|35 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.400 ns) 5.800 ns reg_file:inst31\|mux_8:inst\|Mux1~1 2 COMB LC8_A35 6 " "Info: 2: + IC(3.400 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC8_A35; Fanout = 6; COMB Node = 'reg_file:inst31\|mux_8:inst\|Mux1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { reg_file:inst31|8dffe:inst13|35 reg_file:inst31|mux_8:inst|Mux1~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 11.200 ns alu:inst32\|Mux34~12 3 COMB LC3_A34 1 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 11.200 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'alu:inst32\|Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { reg_file:inst31|mux_8:inst|Mux1~1 alu:inst32|Mux34~12 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 14.400 ns alu:inst32\|Mux34~13 4 COMB LC1_A34 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 14.400 ns; Loc. = LC1_A34; Fanout = 1; COMB Node = 'alu:inst32\|Mux34~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst32|Mux34~12 alu:inst32|Mux34~13 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 20.200 ns alu:inst32\|d\[6\] 5 REG LC1_A24 18 " "Info: 5: + IC(3.100 ns) + CELL(2.700 ns) = 20.200 ns; Loc. = LC1_A24; Fanout = 18; REG Node = 'alu:inst32\|d\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { alu:inst32|Mux34~13 alu:inst32|d[6] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 51.98 % ) " "Info: Total cell delay = 10.500 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 48.02 % ) " "Info: Total interconnect delay = 9.700 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.200 ns" { reg_file:inst31|8dffe:inst13|35 reg_file:inst31|mux_8:inst|Mux1~1 alu:inst32|Mux34~12 alu:inst32|Mux34~13 alu:inst32|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.200 ns" { reg_file:inst31|8dffe:inst13|35 {} reg_file:inst31|mux_8:inst|Mux1~1 {} alu:inst32|Mux34~12 {} alu:inst32|Mux34~13 {} alu:inst32|d[6] {} } { 0.000ns 3.400ns 2.700ns 0.500ns 3.100ns } { 0.000ns 2.400ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.600 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.600 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[6] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst13|35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst13|35 {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.200 ns" { reg_file:inst31|8dffe:inst13|35 reg_file:inst31|mux_8:inst|Mux1~1 alu:inst32|Mux34~12 alu:inst32|Mux34~13 alu:inst32|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.200 ns" { reg_file:inst31|8dffe:inst13|35 {} reg_file:inst31|mux_8:inst|Mux1~1 {} alu:inst32|Mux34~12 {} alu:inst32|Mux34~13 {} alu:inst32|d[6] {} } { 0.000ns 3.400ns 2.700ns 0.500ns 3.100ns } { 0.000ns 2.400ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "display_buddy:inst33\|data_out\[5\] dip_switch\[5\] clk_fast 12.800 ns register " "Info: tsu for register \"display_buddy:inst33\|data_out\[5\]\" (data pin = \"dip_switch\[5\]\", clock pin = \"clk_fast\") is 12.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.600 ns + Longest pin register " "Info: + Longest pin to register delay is 25.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[5\] 1 PIN PIN_39 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_39; Fanout = 2; PIN Node = 'dip_switch\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[5] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 21.100 ns display_buddy:inst33\|data_out~52 2 COMB LC2_A44 1 " "Info: 2: + IC(8.100 ns) + CELL(2.700 ns) = 21.100 ns; Loc. = LC2_A44; Fanout = 1; COMB Node = 'display_buddy:inst33\|data_out~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { dip_switch[5] display_buddy:inst33|data_out~52 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 25.600 ns display_buddy:inst33\|data_out\[5\] 3 REG LC3_A38 2 " "Info: 3: + IC(2.800 ns) + CELL(1.700 ns) = 25.600 ns; Loc. = LC3_A38; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { display_buddy:inst33|data_out~52 display_buddy:inst33|data_out[5] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 57.42 % ) " "Info: Total cell delay = 14.700 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 42.58 % ) " "Info: Total interconnect delay = 10.900 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { dip_switch[5] display_buddy:inst33|data_out~52 display_buddy:inst33|data_out[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { dip_switch[5] {} dip_switch[5]~out {} display_buddy:inst33|data_out~52 {} display_buddy:inst33|data_out[5] {} } { 0.000ns 0.000ns 8.100ns 2.800ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 15.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to destination register is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_F5 247 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_F5; Fanout = 247; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 15.400 ns display_buddy:inst33\|data_out\[5\] 3 REG LC3_A38 2 " "Info: 3: + IC(7.000 ns) + CELL(0.000 ns) = 15.400 ns; Loc. = LC3_A38; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst33|data_out[5] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.92 % ) " "Info: Total cell delay = 4.300 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 72.08 % ) " "Info: Total interconnect delay = 11.100 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|data_out[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|data_out[5] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { dip_switch[5] display_buddy:inst33|data_out~52 display_buddy:inst33|data_out[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { dip_switch[5] {} dip_switch[5]~out {} display_buddy:inst33|data_out~52 {} display_buddy:inst33|data_out[5] {} } { 0.000ns 0.000ns 8.100ns 2.800ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|data_out[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|data_out[5] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_fast write_data\[4\] alu:inst32\|d\[4\] 110.200 ns register " "Info: tco from clock \"clk_fast\" to destination pin \"write_data\[4\]\" through register \"alu:inst32\|d\[4\]\" is 110.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 95.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to source register is 95.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC4_F5 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_F5; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 16.000 ns PC:inst3\|pre_count\[1\] 3 REG LC1_D24 18 " "Info: 3: + IC(6.200 ns) + CELL(1.400 ns) = 16.000 ns; Loc. = LC1_D24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(12.600 ns) 31.600 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0 4 MEM EC5_D 1 " "Info: 4: + IC(3.000 ns) + CELL(12.600 ns) = 31.600 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 34.100 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] 5 MEM EC5_D 39 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 34.100 ns; Loc. = EC5_D; Fanout = 39; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.700 ns) + CELL(2.400 ns) 48.200 ns reg_file:inst31\|mux_8:inst2\|Mux7~2 6 COMB LC6_A43 1 " "Info: 6: + IC(11.700 ns) + CELL(2.400 ns) = 48.200 ns; Loc. = LC6_A43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 51.400 ns reg_file:inst31\|mux_8:inst2\|Mux7~3 7 COMB LC1_A43 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 51.400 ns; Loc. = LC1_A43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 56.900 ns reg_file:inst31\|mux_8:inst2\|Mux7~4 8 COMB LC2_A41 37 " "Info: 8: + IC(2.800 ns) + CELL(2.700 ns) = 56.900 ns; Loc. = LC2_A41; Fanout = 37; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 64.500 ns alu:inst32\|Mux39~52 9 COMB LC1_E41 1 " "Info: 9: + IC(5.600 ns) + CELL(2.000 ns) = 64.500 ns; Loc. = LC1_E41; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 66.500 ns alu:inst32\|Mux39~32 10 COMB LC2_E41 1 " "Info: 10: + IC(0.000 ns) + CELL(2.000 ns) = 66.500 ns; Loc. = LC2_E41; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~52 alu:inst32|Mux39~32 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 71.900 ns alu:inst32\|Mux39~19 11 COMB LC8_E39 1 " "Info: 11: + IC(2.700 ns) + CELL(2.700 ns) = 71.900 ns; Loc. = LC8_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { alu:inst32|Mux39~32 alu:inst32|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 74.400 ns alu:inst32\|Mux39~49 12 COMB LC1_E39 1 " "Info: 12: + IC(0.500 ns) + CELL(2.000 ns) = 74.400 ns; Loc. = LC1_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst32|Mux39~19 alu:inst32|Mux39~49 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 76.400 ns alu:inst32\|Mux39~31 13 COMB LC2_E39 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 76.400 ns; Loc. = LC2_E39; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~49 alu:inst32|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 81.600 ns alu:inst32\|Mux39~29 14 COMB LC3_E32 1 " "Info: 14: + IC(2.800 ns) + CELL(2.400 ns) = 81.600 ns; Loc. = LC3_E32; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst32|Mux39~31 alu:inst32|Mux39~29 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 86.700 ns alu:inst32\|d\[7\]~51 15 COMB LC7_E37 8 " "Info: 15: + IC(2.700 ns) + CELL(2.400 ns) = 86.700 ns; Loc. = LC7_E37; Fanout = 8; COMB Node = 'alu:inst32\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst32|Mux39~29 alu:inst32|d[7]~51 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 95.600 ns alu:inst32\|d\[4\] 16 REG LC8_A24 18 " "Info: 16: + IC(6.500 ns) + CELL(2.400 ns) = 95.600 ns; Loc. = LC8_A24; Fanout = 18; REG Node = 'alu:inst32\|d\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.500 ns ( 48.64 % ) " "Info: Total cell delay = 46.500 ns ( 48.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "49.100 ns ( 51.36 % ) " "Info: Total interconnect delay = 49.100 ns ( 51.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.600 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.600 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.600 ns + Longest register pin " "Info: + Longest register to pin delay is 14.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst32\|d\[4\] 1 REG LC8_A24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A24; Fanout = 18; REG Node = 'alu:inst32\|d\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst32|d[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.700 ns) 6.200 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3 2 COMB LC7_A14 1 " "Info: 2: + IC(3.500 ns) + CELL(2.700 ns) = 6.200 ns; Loc. = LC7_A14; Fanout = 1; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { alu:inst32|d[4] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(5.000 ns) 14.600 ns write_data\[4\] 3 PIN PIN_107 0 " "Info: 3: + IC(3.400 ns) + CELL(5.000 ns) = 14.600 ns; Loc. = PIN_107; Fanout = 0; PIN Node = 'write_data\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 552 2864 3040 568 "write_data\[7..0\]" "" } { 160 1560 1635 176 "write_data\[7..0\]" "" } { 120 3632 3752 136 "write_data\[7..0\]" "" } { 544 2792 2875 560 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 52.74 % ) " "Info: Total cell delay = 7.700 ns ( 52.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 47.26 % ) " "Info: Total interconnect delay = 6.900 ns ( 47.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { alu:inst32|d[4] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { alu:inst32|d[4] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 3.500ns 3.400ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.600 ns" { clk_fast clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] reg_file:inst31|mux_8:inst2|Mux7~2 reg_file:inst31|mux_8:inst2|Mux7~3 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux39~52 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.600 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[4] {} reg_file:inst31|mux_8:inst2|Mux7~2 {} reg_file:inst31|mux_8:inst2|Mux7~3 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux39~52 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 6.200ns 3.000ns 0.000ns 11.700ns 0.500ns 2.800ns 5.600ns 0.000ns 2.700ns 0.500ns 0.000ns 2.800ns 2.700ns 6.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { alu:inst32|d[4] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { alu:inst32|d[4] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 3.500ns 3.400ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LED_reg\[1\] display\[7\] 33.700 ns Longest " "Info: Longest tpd from source pin \"LED_reg\[1\]\" to destination pin \"display\[7\]\" is 33.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns LED_reg\[1\] 1 PIN PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; PIN Node = 'LED_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_reg[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -32 -8 160 -16 "LED_reg\[2..0\]" "" } { 176 1568 1644 192 "LED_reg\[2..0\]" "" } { -40 160 236 -24 "LED_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(2.400 ns) 12.200 ns reg_file:inst31\|mux_8:inst3\|Mux0~2 2 COMB LC7_A46 1 " "Info: 2: + IC(6.900 ns) + CELL(2.400 ns) = 12.200 ns; Loc. = LC7_A46; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux0~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.400 ns reg_file:inst31\|mux_8:inst3\|Mux0~3 3 COMB LC2_A46 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.400 ns; Loc. = LC2_A46; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst3|Mux0~2 reg_file:inst31|mux_8:inst3|Mux0~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 22.900 ns reg_file:inst31\|mux_8:inst3\|Mux0~4 4 COMB LC1_A4 1 " "Info: 4: + IC(4.800 ns) + CELL(2.700 ns) = 22.900 ns; Loc. = LC1_A4; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { reg_file:inst31|mux_8:inst3|Mux0~3 reg_file:inst31|mux_8:inst3|Mux0~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(5.000 ns) 33.700 ns display\[7\] 5 PIN PIN_137 0 " "Info: 5: + IC(5.800 ns) + CELL(5.000 ns) = 33.700 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'display\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { reg_file:inst31|mux_8:inst3|Mux0~4 display[7] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 680 2864 3040 696 "display\[7..0\]" "" } { 160 1888 1960 176 "display\[7..0\]" "" } { 672 2792 2885 688 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 46.59 % ) " "Info: Total cell delay = 15.700 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.000 ns ( 53.41 % ) " "Info: Total interconnect delay = 18.000 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux0~2 reg_file:inst31|mux_8:inst3|Mux0~3 reg_file:inst31|mux_8:inst3|Mux0~4 display[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { LED_reg[1] {} LED_reg[1]~out {} reg_file:inst31|mux_8:inst3|Mux0~2 {} reg_file:inst31|mux_8:inst3|Mux0~3 {} reg_file:inst31|mux_8:inst3|Mux0~4 {} display[7] {} } { 0.000ns 0.000ns 6.900ns 0.500ns 4.800ns 5.800ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "display_buddy:inst33\|data_out\[1\] dip_switch\[1\] clk_fast -4.800 ns register " "Info: th for register \"display_buddy:inst33\|data_out\[1\]\" (data pin = \"dip_switch\[1\]\", clock pin = \"clk_fast\") is -4.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 15.400 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_F5 247 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_F5; Fanout = 247; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 15.400 ns display_buddy:inst33\|data_out\[1\] 3 REG LC4_A38 2 " "Info: 3: + IC(7.000 ns) + CELL(0.000 ns) = 15.400 ns; Loc. = LC4_A38; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.92 % ) " "Info: Total cell delay = 4.300 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 72.08 % ) " "Info: Total interconnect delay = 11.100 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 23.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[1\] 1 PIN PIN_34 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_34; Fanout = 2; PIN Node = 'dip_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 21.100 ns display_buddy:inst33\|data_out~56 2 COMB LC8_A38 1 " "Info: 2: + IC(8.100 ns) + CELL(2.700 ns) = 21.100 ns; Loc. = LC8_A38; Fanout = 1; COMB Node = 'display_buddy:inst33\|data_out~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { dip_switch[1] display_buddy:inst33|data_out~56 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 23.300 ns display_buddy:inst33\|data_out\[1\] 3 REG LC4_A38 2 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 23.300 ns; Loc. = LC4_A38; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { display_buddy:inst33|data_out~56 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 63.09 % ) " "Info: Total cell delay = 14.700 ns ( 63.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.600 ns ( 36.91 % ) " "Info: Total interconnect delay = 8.600 ns ( 36.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.300 ns" { dip_switch[1] display_buddy:inst33|data_out~56 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.300 ns" { dip_switch[1] {} dip_switch[1]~out {} display_buddy:inst33|data_out~56 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 8.100ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { clk_fast clock_splitter:inst2|out_clk2 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { clk_fast {} clk_fast~out {} clock_splitter:inst2|out_clk2 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 4.100ns 7.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.300 ns" { dip_switch[1] display_buddy:inst33|data_out~56 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.300 ns" { dip_switch[1] {} dip_switch[1]~out {} display_buddy:inst33|data_out~56 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 8.100ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 45 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 05:05:00 2013 " "Info: Processing ended: Thu Dec 19 05:05:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
