module module_0 (
    input id_1,
    input logic signed [id_2 : 1] id_3,
    input id_4,
    input logic id_5,
    input [id_3 : 1] id_6,
    input logic id_7
);
  id_8 id_9 (
      .id_5(id_7),
      .id_1(id_6)
  );
endmodule
