ARM GAS  /tmp/cck2fMKv.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_it.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.NMI_Handler,"ax",%progbits
  17              		.align	1
  18              		.global	NMI_Handler
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	NMI_Handler:
  26              	.LFB141:
  27              		.file 1 "Src/stm32f7xx_it.c"
   1:Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f7xx_it.c **** /**
   3:Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Src/stm32f7xx_it.c ****   * @attention
   8:Src/stm32f7xx_it.c ****   *
   9:Src/stm32f7xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/stm32f7xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f7xx_it.c ****   *
  12:Src/stm32f7xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/stm32f7xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/stm32f7xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Src/stm32f7xx_it.c ****   *                             www.st.com/SLA0044
  16:Src/stm32f7xx_it.c ****   *
  17:Src/stm32f7xx_it.c ****   ******************************************************************************
  18:Src/stm32f7xx_it.c ****   */
  19:Src/stm32f7xx_it.c **** /* USER CODE END Header */
  20:Src/stm32f7xx_it.c **** 
  21:Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f7xx_it.c **** #include "main.h"
  23:Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  24:Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  26:Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  27:Src/stm32f7xx_it.c ****   
  28:Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f7xx_it.c **** 
  31:Src/stm32f7xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/cck2fMKv.s 			page 2


  32:Src/stm32f7xx_it.c **** 
  33:Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  35:Src/stm32f7xx_it.c ****  
  36:Src/stm32f7xx_it.c **** /* USER CODE END PD */
  37:Src/stm32f7xx_it.c **** 
  38:Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  40:Src/stm32f7xx_it.c **** 
  41:Src/stm32f7xx_it.c **** /* USER CODE END PM */
  42:Src/stm32f7xx_it.c **** 
  43:Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f7xx_it.c **** 
  46:Src/stm32f7xx_it.c **** /* USER CODE END PV */
  47:Src/stm32f7xx_it.c **** 
  48:Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f7xx_it.c **** 
  51:Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  52:Src/stm32f7xx_it.c **** 
  53:Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  55:Src/stm32f7xx_it.c **** 
  56:Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  57:Src/stm32f7xx_it.c **** 
  58:Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  60:Src/stm32f7xx_it.c **** extern TIM_HandleTypeDef htim5;
  61:Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  62:Src/stm32f7xx_it.c **** 
  63:Src/stm32f7xx_it.c **** /* USER CODE END EV */
  64:Src/stm32f7xx_it.c **** 
  65:Src/stm32f7xx_it.c **** /******************************************************************************/
  66:Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */ 
  67:Src/stm32f7xx_it.c **** /******************************************************************************/
  68:Src/stm32f7xx_it.c **** /**
  69:Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Src/stm32f7xx_it.c ****   */
  71:Src/stm32f7xx_it.c **** void NMI_Handler(void)
  72:Src/stm32f7xx_it.c **** {
  28              		.loc 1 72 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  73:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Src/stm32f7xx_it.c **** 
  75:Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Src/stm32f7xx_it.c **** 
  78:Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  79:Src/stm32f7xx_it.c **** }
  33              		.loc 1 79 1 view .LVU1
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE141:
ARM GAS  /tmp/cck2fMKv.s 			page 3


  38              		.section	.text.HardFault_Handler,"ax",%progbits
  39              		.align	1
  40              		.global	HardFault_Handler
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  44              		.fpu fpv5-d16
  46              	HardFault_Handler:
  47              	.LFB142:
  80:Src/stm32f7xx_it.c **** 
  81:Src/stm32f7xx_it.c **** /**
  82:Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  83:Src/stm32f7xx_it.c ****   */
  84:Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  85:Src/stm32f7xx_it.c **** {
  48              		.loc 1 85 1 view -0
  49              		.cfi_startproc
  50              		@ Volatile: function does not return.
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54              	.L3:
  86:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  87:Src/stm32f7xx_it.c **** 
  88:Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  89:Src/stm32f7xx_it.c ****   while (1)
  55              		.loc 1 89 3 discriminator 1 view .LVU3
  90:Src/stm32f7xx_it.c ****   {
  91:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  92:Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  93:Src/stm32f7xx_it.c ****   }
  56              		.loc 1 93 3 discriminator 1 view .LVU4
  89:Src/stm32f7xx_it.c ****   {
  57              		.loc 1 89 9 discriminator 1 view .LVU5
  58 0000 FEE7     		b	.L3
  59              		.cfi_endproc
  60              	.LFE142:
  62              		.section	.text.MemManage_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	MemManage_Handler
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  68              		.fpu fpv5-d16
  70              	MemManage_Handler:
  71              	.LFB143:
  94:Src/stm32f7xx_it.c **** }
  95:Src/stm32f7xx_it.c **** 
  96:Src/stm32f7xx_it.c **** /**
  97:Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
  98:Src/stm32f7xx_it.c ****   */
  99:Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 100:Src/stm32f7xx_it.c **** {
  72              		.loc 1 100 1 view -0
  73              		.cfi_startproc
  74              		@ Volatile: function does not return.
  75              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cck2fMKv.s 			page 4


  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78              	.L5:
 101:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 102:Src/stm32f7xx_it.c **** 
 103:Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 104:Src/stm32f7xx_it.c ****   while (1)
  79              		.loc 1 104 3 discriminator 1 view .LVU7
 105:Src/stm32f7xx_it.c ****   {
 106:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 107:Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 108:Src/stm32f7xx_it.c ****   }
  80              		.loc 1 108 3 discriminator 1 view .LVU8
 104:Src/stm32f7xx_it.c ****   {
  81              		.loc 1 104 9 discriminator 1 view .LVU9
  82 0000 FEE7     		b	.L5
  83              		.cfi_endproc
  84              	.LFE143:
  86              		.section	.text.BusFault_Handler,"ax",%progbits
  87              		.align	1
  88              		.global	BusFault_Handler
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv5-d16
  94              	BusFault_Handler:
  95              	.LFB144:
 109:Src/stm32f7xx_it.c **** }
 110:Src/stm32f7xx_it.c **** 
 111:Src/stm32f7xx_it.c **** /**
 112:Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 113:Src/stm32f7xx_it.c ****   */
 114:Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 115:Src/stm32f7xx_it.c **** {
  96              		.loc 1 115 1 view -0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.L7:
 116:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 117:Src/stm32f7xx_it.c **** 
 118:Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 119:Src/stm32f7xx_it.c ****   while (1)
 103              		.loc 1 119 3 discriminator 1 view .LVU11
 120:Src/stm32f7xx_it.c ****   {
 121:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 122:Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 123:Src/stm32f7xx_it.c ****   }
 104              		.loc 1 123 3 discriminator 1 view .LVU12
 119:Src/stm32f7xx_it.c ****   {
 105              		.loc 1 119 9 discriminator 1 view .LVU13
 106 0000 FEE7     		b	.L7
 107              		.cfi_endproc
 108              	.LFE144:
 110              		.section	.text.UsageFault_Handler,"ax",%progbits
ARM GAS  /tmp/cck2fMKv.s 			page 5


 111              		.align	1
 112              		.global	UsageFault_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv5-d16
 118              	UsageFault_Handler:
 119              	.LFB145:
 124:Src/stm32f7xx_it.c **** }
 125:Src/stm32f7xx_it.c **** 
 126:Src/stm32f7xx_it.c **** /**
 127:Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 128:Src/stm32f7xx_it.c ****   */
 129:Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 130:Src/stm32f7xx_it.c **** {
 120              		.loc 1 130 1 view -0
 121              		.cfi_startproc
 122              		@ Volatile: function does not return.
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126              	.L9:
 131:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 132:Src/stm32f7xx_it.c **** 
 133:Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 134:Src/stm32f7xx_it.c ****   while (1)
 127              		.loc 1 134 3 discriminator 1 view .LVU15
 135:Src/stm32f7xx_it.c ****   {
 136:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 137:Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 138:Src/stm32f7xx_it.c ****   }
 128              		.loc 1 138 3 discriminator 1 view .LVU16
 134:Src/stm32f7xx_it.c ****   {
 129              		.loc 1 134 9 discriminator 1 view .LVU17
 130 0000 FEE7     		b	.L9
 131              		.cfi_endproc
 132              	.LFE145:
 134              		.section	.text.SVC_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	SVC_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv5-d16
 142              	SVC_Handler:
 143              	.LFB146:
 139:Src/stm32f7xx_it.c **** }
 140:Src/stm32f7xx_it.c **** 
 141:Src/stm32f7xx_it.c **** /**
 142:Src/stm32f7xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 143:Src/stm32f7xx_it.c ****   */
 144:Src/stm32f7xx_it.c **** void SVC_Handler(void)
 145:Src/stm32f7xx_it.c **** {
 144              		.loc 1 145 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cck2fMKv.s 			page 6


 148              		@ link register save eliminated.
 146:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 147:Src/stm32f7xx_it.c **** 
 148:Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 149:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 150:Src/stm32f7xx_it.c **** 
 151:Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 152:Src/stm32f7xx_it.c **** }
 149              		.loc 1 152 1 view .LVU19
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE146:
 154              		.section	.text.DebugMon_Handler,"ax",%progbits
 155              		.align	1
 156              		.global	DebugMon_Handler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv5-d16
 162              	DebugMon_Handler:
 163              	.LFB147:
 153:Src/stm32f7xx_it.c **** 
 154:Src/stm32f7xx_it.c **** /**
 155:Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 156:Src/stm32f7xx_it.c ****   */
 157:Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 158:Src/stm32f7xx_it.c **** {
 164              		.loc 1 158 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 159:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 160:Src/stm32f7xx_it.c **** 
 161:Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 162:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 163:Src/stm32f7xx_it.c **** 
 164:Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 165:Src/stm32f7xx_it.c **** }
 169              		.loc 1 165 1 view .LVU21
 170 0000 7047     		bx	lr
 171              		.cfi_endproc
 172              	.LFE147:
 174              		.section	.text.PendSV_Handler,"ax",%progbits
 175              		.align	1
 176              		.global	PendSV_Handler
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu fpv5-d16
 182              	PendSV_Handler:
 183              	.LFB148:
 166:Src/stm32f7xx_it.c **** 
 167:Src/stm32f7xx_it.c **** /**
 168:Src/stm32f7xx_it.c ****   * @brief This function handles Pendable request for system service.
 169:Src/stm32f7xx_it.c ****   */
 170:Src/stm32f7xx_it.c **** void PendSV_Handler(void)
ARM GAS  /tmp/cck2fMKv.s 			page 7


 171:Src/stm32f7xx_it.c **** {
 184              		.loc 1 171 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              		@ link register save eliminated.
 172:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 173:Src/stm32f7xx_it.c **** 
 174:Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 175:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 176:Src/stm32f7xx_it.c **** 
 177:Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 178:Src/stm32f7xx_it.c **** }
 189              		.loc 1 178 1 view .LVU23
 190 0000 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE148:
 194              		.section	.text.SysTick_Handler,"ax",%progbits
 195              		.align	1
 196              		.global	SysTick_Handler
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv5-d16
 202              	SysTick_Handler:
 203              	.LFB149:
 179:Src/stm32f7xx_it.c **** 
 180:Src/stm32f7xx_it.c **** /**
 181:Src/stm32f7xx_it.c ****   * @brief This function handles System tick timer.
 182:Src/stm32f7xx_it.c ****   */
 183:Src/stm32f7xx_it.c **** void SysTick_Handler(void)
 184:Src/stm32f7xx_it.c **** {
 204              		.loc 1 184 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208 0000 08B5     		push	{r3, lr}
 209              	.LCFI0:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 3, -8
 212              		.cfi_offset 14, -4
 185:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 186:Src/stm32f7xx_it.c **** 
 187:Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 188:Src/stm32f7xx_it.c ****   HAL_IncTick();
 213              		.loc 1 188 3 view .LVU25
 214 0002 FFF7FEFF 		bl	HAL_IncTick
 215              	.LVL0:
 189:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 190:Src/stm32f7xx_it.c **** 
 191:Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 192:Src/stm32f7xx_it.c **** }
 216              		.loc 1 192 1 is_stmt 0 view .LVU26
 217 0006 08BD     		pop	{r3, pc}
 218              		.cfi_endproc
 219              	.LFE149:
 221              		.section	.text.TIM5_IRQHandler,"ax",%progbits
ARM GAS  /tmp/cck2fMKv.s 			page 8


 222              		.align	1
 223              		.global	TIM5_IRQHandler
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv5-d16
 229              	TIM5_IRQHandler:
 230              	.LFB150:
 193:Src/stm32f7xx_it.c **** 
 194:Src/stm32f7xx_it.c **** /******************************************************************************/
 195:Src/stm32f7xx_it.c **** /* STM32F7xx Peripheral Interrupt Handlers                                    */
 196:Src/stm32f7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 197:Src/stm32f7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 198:Src/stm32f7xx_it.c **** /* please refer to the startup file (startup_stm32f7xx.s).                    */
 199:Src/stm32f7xx_it.c **** /******************************************************************************/
 200:Src/stm32f7xx_it.c **** 
 201:Src/stm32f7xx_it.c **** /**
 202:Src/stm32f7xx_it.c ****   * @brief This function handles TIM5 global interrupt.
 203:Src/stm32f7xx_it.c ****   */
 204:Src/stm32f7xx_it.c **** void TIM5_IRQHandler(void)
 205:Src/stm32f7xx_it.c **** {
 231              		.loc 1 205 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 08B5     		push	{r3, lr}
 236              	.LCFI1:
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 3, -8
 239              		.cfi_offset 14, -4
 206:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM5_IRQn 0 */
 207:Src/stm32f7xx_it.c **** 
 208:Src/stm32f7xx_it.c ****   /* USER CODE END TIM5_IRQn 0 */
 209:Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim5);
 240              		.loc 1 209 3 view .LVU28
 241 0002 0248     		ldr	r0, .L17
 242 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 243              	.LVL1:
 210:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM5_IRQn 1 */
 211:Src/stm32f7xx_it.c **** 
 212:Src/stm32f7xx_it.c ****   /* USER CODE END TIM5_IRQn 1 */
 213:Src/stm32f7xx_it.c **** }
 244              		.loc 1 213 1 is_stmt 0 view .LVU29
 245 0008 08BD     		pop	{r3, pc}
 246              	.L18:
 247 000a 00BF     		.align	2
 248              	.L17:
 249 000c 00000000 		.word	htim5
 250              		.cfi_endproc
 251              	.LFE150:
 253              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 254              		.align	1
 255              		.global	DMA2_Stream0_IRQHandler
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv5-d16
ARM GAS  /tmp/cck2fMKv.s 			page 9


 261              	DMA2_Stream0_IRQHandler:
 262              	.LFB151:
 214:Src/stm32f7xx_it.c **** 
 215:Src/stm32f7xx_it.c **** /**
 216:Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 217:Src/stm32f7xx_it.c ****   */
 218:Src/stm32f7xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 219:Src/stm32f7xx_it.c **** {
 263              		.loc 1 219 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 08B5     		push	{r3, lr}
 268              	.LCFI2:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 3, -8
 271              		.cfi_offset 14, -4
 220:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 221:Src/stm32f7xx_it.c **** 
 222:Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
 223:Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 272              		.loc 1 223 3 view .LVU31
 273 0002 0248     		ldr	r0, .L21
 274 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 275              	.LVL2:
 224:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 225:Src/stm32f7xx_it.c **** 
 226:Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 227:Src/stm32f7xx_it.c **** }
 276              		.loc 1 227 1 is_stmt 0 view .LVU32
 277 0008 08BD     		pop	{r3, pc}
 278              	.L22:
 279 000a 00BF     		.align	2
 280              	.L21:
 281 000c 00000000 		.word	hdma_adc1
 282              		.cfi_endproc
 283              	.LFE151:
 285              		.text
 286              	.Letext0:
 287              		.file 2 "/home/alex/Mass Storage/ARM-GCC/arm-none-eabi/include/machine/_default_types.h"
 288              		.file 3 "/home/alex/Mass Storage/ARM-GCC/arm-none-eabi/include/sys/_stdint.h"
 289              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 290              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 291              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f765xx.h"
 292              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 293              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 294              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 295              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/cck2fMKv.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
     /tmp/cck2fMKv.s:17     .text.NMI_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cck2fMKv.s:39     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:46     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cck2fMKv.s:63     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:70     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cck2fMKv.s:87     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:94     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cck2fMKv.s:111    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:118    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cck2fMKv.s:135    .text.SVC_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:142    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cck2fMKv.s:155    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:162    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cck2fMKv.s:175    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:182    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cck2fMKv.s:195    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cck2fMKv.s:202    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cck2fMKv.s:222    .text.TIM5_IRQHandler:0000000000000000 $t
     /tmp/cck2fMKv.s:229    .text.TIM5_IRQHandler:0000000000000000 TIM5_IRQHandler
     /tmp/cck2fMKv.s:249    .text.TIM5_IRQHandler:000000000000000c $d
     /tmp/cck2fMKv.s:254    .text.DMA2_Stream0_IRQHandler:0000000000000000 $t
     /tmp/cck2fMKv.s:261    .text.DMA2_Stream0_IRQHandler:0000000000000000 DMA2_Stream0_IRQHandler
     /tmp/cck2fMKv.s:281    .text.DMA2_Stream0_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_TIM_IRQHandler
htim5
HAL_DMA_IRQHandler
hdma_adc1
