Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,7289
design__instance__area,65482.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_ff_005C_1v90,6
design__max_fanout_violation__count__corner:nom_ff_005C_1v90,39
design__max_cap_violation__count__corner:nom_ff_005C_1v90,0
power__internal__total,0.0011129960184916854
power__switching__total,0.0008353989105671644
power__leakage__total,0.0
power__total,0.0019483949290588498
clock__skew__worst_hold__corner:nom_ff_005C_1v90,-0.3051599337374471
clock__skew__worst_setup__corner:nom_ff_005C_1v90,0.3120146174188002
timing__hold__ws__corner:nom_ff_005C_1v90,0.10796047694738398
timing__setup__ws__corner:nom_ff_005C_1v90,14.131793912846824
timing__hold__tns__corner:nom_ff_005C_1v90,0.0
timing__setup__tns__corner:nom_ff_005C_1v90,0.0
timing__hold__wns__corner:nom_ff_005C_1v90,0
timing__setup__wns__corner:nom_ff_005C_1v90,0.0
timing__hold_vio__count__corner:nom_ff_005C_1v90,0
timing__hold_r2r__ws__corner:nom_ff_005C_1v90,0.107960
timing__hold_r2r_vio__count__corner:nom_ff_005C_1v90,0
timing__setup_vio__count__corner:nom_ff_005C_1v90,0
timing__setup_r2r__ws__corner:nom_ff_005C_1v90,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_005C_1v90,0
design__max_slew_violation__count__corner:nom_ss_055C_1v70,20
design__max_fanout_violation__count__corner:nom_ss_055C_1v70,39
design__max_cap_violation__count__corner:nom_ss_055C_1v70,0
clock__skew__worst_hold__corner:nom_ss_055C_1v70,-0.32311990109244837
clock__skew__worst_setup__corner:nom_ss_055C_1v70,0.3312224754887729
timing__hold__ws__corner:nom_ss_055C_1v70,0.34061576745445504
timing__setup__ws__corner:nom_ss_055C_1v70,13.076658348505456
timing__hold__tns__corner:nom_ss_055C_1v70,0.0
timing__setup__tns__corner:nom_ss_055C_1v70,0.0
timing__hold__wns__corner:nom_ss_055C_1v70,0
timing__setup__wns__corner:nom_ss_055C_1v70,0.0
timing__hold_vio__count__corner:nom_ss_055C_1v70,0
timing__hold_r2r__ws__corner:nom_ss_055C_1v70,0.340616
timing__hold_r2r_vio__count__corner:nom_ss_055C_1v70,0
timing__setup_vio__count__corner:nom_ss_055C_1v70,0
timing__setup_r2r__ws__corner:nom_ss_055C_1v70,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_055C_1v70,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,6
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,39
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3113257240125371
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3186408171952235
timing__hold__ws__corner:nom_tt_025C_1v80,0.19689767040785933
timing__setup__ws__corner:nom_tt_025C_1v80,13.724335834036753
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.196898
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,20
design__max_fanout_violation__count,39
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3051599337374471
clock__skew__worst_setup,0.3120146174188002
timing__hold__ws,0.10796047694738398
timing__setup__ws,13.076658348505456
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107960
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,7289
design__instance__area__stdcell,65482.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.902407
design__instance__utilization__stdcell,0.902407
design__instance__count__class:buffer,641
design__instance__count__class:inverter,74
design__instance__count__class:sequential_cell,526
design__instance__count__class:multi_input_combinational_cell,1809
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:other,3570
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,89615.6
design__violations,0
design__instance__count__class:timing_repair_buffer,591
design__instance__count__class:clock_buffer,48
design__instance__count__class:clock_inverter,30
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,429
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3699
route__net__special,2
route__drc_errors__iter:1,2768
route__wirelength__iter:1,104631
route__drc_errors__iter:2,1212
route__wirelength__iter:2,103379
route__drc_errors__iter:3,1211
route__wirelength__iter:3,103182
route__drc_errors__iter:4,70
route__wirelength__iter:4,102843
route__drc_errors__iter:5,3
route__wirelength__iter:5,102847
route__drc_errors__iter:6,0
route__wirelength__iter:6,102851
route__drc_errors,0
route__wirelength,102851
route__vias,25487
route__vias__singlecut,25487
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,490.36
design__instance__count__class:fill_cell,1663
timing__unannotated_net__count__corner:nom_ff_005C_1v90,38
timing__unannotated_net_filtered__count__corner:nom_ff_005C_1v90,0
timing__unannotated_net__count__corner:nom_ss_055C_1v70,38
timing__unannotated_net_filtered__count__corner:nom_ss_055C_1v70,0
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000672465
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000820221
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000105467
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000820221
design_powergrid__voltage__worst,0.0000820221
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000820221
design_powergrid__drop__worst__net:VPWR,0.0000672465
design_powergrid__voltage__worst__net:VGND,0.0000820221
design_powergrid__drop__worst__net:VGND,0.0000820221
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000086500000000000001909063185312476207400322891771793365478515625
ir__drop__worst,0.000067199999999999993570941325682355227399966679513454437255859375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
