         Version 1.0 2009
Features
  PEX 8612 Vitals
                                                              PEX 8612
  o 12-lane, 3-port PCIe Gen2 switch
    - Integrated 5.0 GT/s SerDes
  o 19 x 19mm2, 324-pin FCBGA package            PCIe Gen2, 5.0GT/s 12-lane, 3-port Switch
  o Typical Power: 1.6 Watts
                                               The ExpressLaneTM PEX 8612 device offers PCI Express switching
                                               capability enabling users to add scalable high bandwidth, non-blocking
  PEX 8612 Key Features
                                               interconnection to a wide variety of applications including
  o Standards Compliant
    - PCI Express Base Specification, r2.0     workstations, storage systems, communications platforms,
      (backwards compatible w/ PCIe r1.0a/1.1) embedded systems, and intelligent I/O modules. The PEX 8612 is
    - PCI Power Management Spec, r1.2
    - Microsoft Vista Compliant
                                               well suited for fan-out, aggregation, and peer-to-peer applications.
    - Supports Access Control Services
    - Dynamic link-width control               High Performance & Low Packet Latency
    - Dynamic SerDes speed control             The PEX 8612 architecture supports packet cut-thru with a maximum
  o High Performance                           latency of 170ns (x4 to x4). This, combined with large packet memory and
    - Non-blocking switch fabric
    - Full line rate on all ports              non-blocking internal switch architecture, provides full line rate on all ports
    - Packet Cut-Thru with 170ns max packet    for performance-hungry applications such as servers and switch fabrics.
      latency (x4 to x4)                       The low latency enables applications to achieve high throughput and
    - 2KB Max Payload Size                     performance. In addition to low latency, the device supports a max payload
    - Read Pacing (bandwidth throttling)
    - Dual-Cast
                                               size of 2048 bytes, enabling the user to achieve even higher throughput.
  o Flexible Configuration
    - Ports configurable as x1, x2, x4         Data Integrity
    - Registers configurable with strapping    The PEX 8612 provides end-to-end CRC (ECRC) protection and Poison bit
      pins, EEPROM, I2C, or host software      support to enable designs that require end-to-end data integrity. PLX also
    - Lane and polarity reversal
    - Compatible with PCIe 1.0a PM             supports data path parity and memory (RAM) error correction as packets
  o Dual-Host & Fail-Over Support              pass through the switch.
    - Configurable Non-Transparent port
    - Moveable upstream port                   Flexible Register & Port Configuration
    - Crosslink port capability
  o Quality of Service (QoS)
                                                The PEX 8612’s 3 ports can be configured to lane widths of x1, x2, or x4.
    - Eight traffic classes per port           Flexible buffer allocation, along with the device's flexible packet flow
    - Weighted round-robin source              control, maximizes throughput for applications where more traffic flows in
      port arbitration                         the downstream, rather than upstream, direction. Any port can be designated
  o Reliability, Availability, Serviceability  as the upstream port, which
    - 2 Hot Plug Ports with native HP Signals
    - All ports hot plug capable thru I2C      can be changed dynamically.                  x4                        x4
      (Hot Plug Controller on every port)      The PEX 8612 also provides
    - ECRC and Poison bit support              several ways to configure its
    - Data Path parity                         registers. The device can be
    - Memory (RAM) Error Correction
                                                                                     PEX 8612                  PEX 8612
    - INTA# and FATAL_ERR# signals
                                               configured through
    - Advanced Error Reporting                 strapping pins, I2C
    - Port Status bits and GPIO available      interface, host software, or          x4      x4                x2       x2
    - Per port error diagnostics               an optional serial EEPROM.
    - Performance Monitoring                   This allows for easy debug
      • Per port payload & header counters                                                                x4
                                               during the development
                                               phase, performance                                      NT
                                               monitoring during the
                                                                                                   PEX 8612
                                               operation phase, and driver
                                               or software upgrade. Figure
                                               1 shows some of the
                                               PEX 8612’s common port                                  x4
                                               configurations.                  Figure   1. Common      Port Configurations


Dual-Host & Failover Support                                 Controller can be used to manage the hot-plug event of
The PEX 8612 product supports a Non-Transparent              its associated slot. Every port on the PEX 8612 is
(NT) Port, which enables the implementation of multi-        equipped with a hot-plug control/status register to
host systems and intelligent I/O modules in storage,         support hot-plug capability through external logic via the
communications, and blade server applications. The NT        I2C interface.
port allows systems to isolate host memory domains by
presenting the              Primary
                                                             SerDes Power and Signal Management
                            Primary Host
                                    Host    Secondary
                                            Secondary Host
                                                      Host
processor subsystem            CPU              CPU
                                                             The PEX 8612 supports software control of the SerDes
as an endpoint rather                                        outputs to allow optimization of power and signal
than another memory                                          strength in a system. The PLX SerDes implementation
system. Base address           Root                          supports four levels of power – off, low, typical, and
registers are used to       Complex                          high. The SerDes block also supports loop-back modes
translate addresses;                                         and advanced reporting of error conditions, which
doorbell registers are                                       enables efficient management of the entire system.
used to send                          NT
interrupts between         PEX 8612          Non-Transparent Interoperability
the address domains;                                 Port    The PEX 8612 is designed to be fully compliant with the
and scratchpad registers                                     PCI Express Base Specification r2.0, and is backwards
                               End
(accessible by both                                          compatible to PCI Express Base Specification r1.1 and
                               Point
CPUs) allow inter-                                           r1.0a. Additionally, it supports auto-negotiation, lane
processor              Figure 2. Non-Transparent Port        reversal, and polarity reversal. Furthermore, the
communication (see Figure 2). In a two-port                  PEX 8612 is designed for Microsoft Vista compliance.
configuration (as in Figure 1), the PEX 8612 can serve       All PLX switches undergo thorough interoperability
as an NT buffer, isolating two host domains via two x4       testing in PLX’s Interoperability Lab and compliance
links.                                                       testing at the PCI-SIG plug-fest.
Dual Cast
The PEX 8612 supports Dual Cast, a feature which
allows for the copying of data (e.g. packets) from one       Applications
ingress port to two egress ports allowing for higher
performance in dual-graphics, storage, security, and         Suitable for host-centric as well as peer-to-peer traffic
redundant applications.                                      patterns, the PEX 8612 can be configured for a broad
                                                             range of form factors and applications.
Read Pacing
The Read Pacing feature allows users to throttle the         Host Centric Fan-out
amount of read requests being made by downstream             The PEX 8612, with its symmetric or asymmetric lane
devices. When a downstream device requests several           configuration capability, allows user-specific tuning to a
long reads back-to-back, the Root Complex gets tied up       variety of host-centric applications. Figure 3 shows a
in serving this downstream port. If this port has a narrow   typical workstation design where the root complex
link and is therefore slow in receiving these read packets   provides a PCI Express link that needs to be expanded to
from the Root Complex, then other downstream ports           a larger number of smaller ports for a variety of I/O
may become starved – thus, impacting performance. The        functions. In this example, the PEX 8612 has a 4-lane
Read Pacing feature enhances performances by allowing        upstream port and two downstream ports using x4 links.
for the adequate servicing of all downstream devices.
                                                             The PEX 8612 can also be used to create PCIe Gen1 (2.5
Hot Plug for High Availability                               Gbps) ports. The PEX 8612 is backwards compatible
Hot plug capability allows users to replace hardware         with PCIe Gen1 devices. Therefore, the PEX 8612
modules and perform maintenance without powering             enables a Gen 2 native Chip Set to fan-out to Gen 1
down the system. The PEX 8612 hot plug capability            endpoints. In Figure 3, the PCIe slots connected to the
feature makes it suitable for High Availability (HA)         PEX 8612’s downstream ports can be populated with
applications. Two downstream ports include a Standard        either PCIe Gen1 or PCIe Gen 2 devices. Conversely,
Hot Plug Controller. If the PEX 8612 is used in an           the PEX 8612 can also be used to create Gen 2 ports on
application where one or more of its downstream ports        a Gen 1 native Chip Set in the same fashion.
connect to PCI Express slots, each port’s Hot Plug


                      CPU    CPU
                                                                   CPU      CPU
                      CPU    CPU
                                                                   CPU      CPU
                                                                                                                                              ASIC/
                                                                                                                      x4
                                                                                                                                              FPGA
                      Chipset                Memory                                     x4
                                                                  Chipset                          PEX 8612           x4
                                                                                                                                              ASIC/
              x16                  x4                                                                                                         FPGA
 Endpoint
                x16
                                                                   Memory
                            PEX 8612
                        x4              x4                                 Figure 5. Embedded Systems
                 PCIe Gen1 or PCIe Gen2 slots
                                                             Failover Storage Systems
            Figure 3. Fan-in/out Usage
                                                             The PEX 8612’s Dual Cast feature proves to be very
                                                             useful in storage systems. In the example shown in
Network Interface Cards
                                                             Figure 6, the Dual Cast feature enables the PEX 8612 to
The PEX 8612 can also be utilized in communications
                                                             copy data coming from the host to two downstream ports
applications such as Network Interface Cards (NICs).
                                                             (see yellow traffic patterns) in one transaction as
NICs, like the one shown in Figure 4, can utilize the
                                                             opposed to having to execute two separate transactions
PEX 8612 for its fan-out capabilities. In the example
                                                             to send data to the backup chassis. By offloading the
below, the PEX 8612 is being used on a Dual-port 10-
                                                             task of backing up data onto the secondary system,
Gigabit Ethernet (GE) NIC card. The PEX 8612 utilizes
                                                             processor and system performance is enhanced.
a x4 link to connect to the host and two x4 downstream
links to fan-out to the 10GE ports. The peer-to-peer
communication feature of the PEX 8612 allows the                                             CPU   CPU
endpoints to communicate with each other without any                                         CPU   CPU
intervention or management by the host.
                                                                                                                   Memory
                                             Dual-Port NIC                               Chipset
                        x4
 10 GE      MAC/PHY                                                                           x4
                                             PEX 8612                                   PEX 8612
                        x4                                                         x4                         x4
 10 GE      MAC/PHY
                                                   x4
                                                                                                                             Backup Chassis
                                                                           PEX 8612                      PEX 8612
           Figure 4. 10GE NIC Fan-Out                                     x4            x4               x4           x4
                                                                           FC        FC                FC            FC
Embedded Systems                                                         Control   Control           Control       Control
The PEX 8612 is well suited for embedded applications
as well. Embedded applications, like the example shown
                                                                         8 Disk Chassis              8 Disk Chassis
in Figure 5, commonly use a number of independent
modules for functions such as control plane processing,
                                                                  Figure 6. Dual Cast in Storage Systems
data acquisition, or image processing to name a few
possibilities. Figure 5 represents an embedded system
utilizing a PEX 8612 to fan-out to two ASICs/FPGAs.


    Software Usage Model                                                                      Development Tools
    From a system model viewpoint, each PCI Express port                                      PLX offers hardware and software tools to enable rapid
    is a virtual PCI to PCI bridge device and has its own set                                 customer design activity. These tools consist of a
    of PCI Express configuration registers. It is through the                                 hardware module (PEX 8612RDK), hardware
    upstream port that the BIOS or host can configure the                                     documentation (available at www.plxtech.com), and a
    other ports using standard PCI enumeration. The virtual                                   Software Development Kit (also available at
    PCI to PCI bridges within the PEX 8612 are compliant                                      www.plxtech.com).
    to the PCI and PCI Express system models. The
    Configuration Space Registers (CSRs) in a virtual                                         ExpressLane PEX 8612RDK
    primary/secondary PCI to PCI bridge are accessible by                                     The PEX 8612RDK is a hardware module containing the
    type 0 configuration cycles through the virtual primary                                   PEX 8612 which plugs right into your system. The
    bus interface (matching bus number, device number, and                                    PEX 8612RDK can be used to test and validate customer
    function number).                                                                         software, or used as an evaluation vehicle for PEX 8612
                                                                                              features and benefits. The PEX 8612RDK provides
    Interrupt Sources/Events                                                                  everything that a user needs to get their hardware and
    The PEX 8612 switch supports the INTx interrupt                                           software development started.
    message type (compatible with PCI 2.3 Interrupt signals)
    or Message Signaled Interrupts (MSI) when enabled.                                        Software Development Kit (SDK)
    Interrupts/messages are generated by PEX 8612 for hot                                     PLX’s Software Development Kit is available for
    plug events, doorbell interrupts, baseline error reporting,                               download at www.plxtech.com/sdk. The software
    and advanced error reporting.                                                             development kit includes drivers, source code, and GUI
                                                                                              interfaces to aid in configuring and debugging the
                                                                                              PEX 8612.
                                                 Product Ordering Information
                                                  Part Number                      Description
    PLX Technology, Inc.                          PEX8612-BB50BC                   12-Lane, 3-Port PCI Express Switch (19x19mm2)
    870 Maude Ave.                                PEX8612-BB50BC F                 12-Lane, 3-Port PCI Express Switch, Pb-Free (19x19mm2)
    Sunnyvale, CA 94085 USA                       PEX8612-BB RDK                   PEX 8612 Rapid Development Kit
    info@plxtech.com
                                                 Please visit the PLX Web site at http://www.plxtech.com or contact PLX sales at 408-774-9060 for sampling.
    www.plxtech.com
© 2009 PLX Technology, Inc. All rights reserved. PLX and the PLX logo are registered trademarks of PLX Technology, Inc. ExpressLane is a trademark of PLX Technology,
Inc., which may be registered in some jurisdiction. All other product names that appear in this material are for identification purposes only and are acknowledged to be
trademarks or registered trademarks of their respective companies. Information supplied by PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no
responsibility for any errors that may appear in this material. PLX Technology, Inc. reserves the right, without notice, to make changes in product design or specification.
PEX8612-SIL-PB-1.0                                                                                                                                                         04/09


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Broadcom Limited:
 PEX8612-BB50RBC G
