$date
	Sun Oct 23 00:03:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#280830
b10 &
b10 %
1$
b10 !
1"
#280831
0"
#280834
b1 &
b1 %
1#
#280838
b0 &
0#
b0 %
0$
#1231349
b1100 !
1"
#1231350
b1100 &
b1100 %
1$
#1231351
0"
#1231354
b110 &
b110 %
#1231358
b11 &
b11 %
#1231362
b1010 &
b1010 %
#1231366
b101 &
b101 %
#1231370
b10000 &
b10000 %
#1231374
b1000 &
b1000 %
#1231378
b100 &
b100 %
#1231382
b10 &
b10 %
#1231386
b1 &
b1 %
1#
#1231390
b0 &
0#
b0 %
0$
#2239353
b1001 !
1"
#2239354
b1001 &
b1001 %
1$
#2239355
0"
#2239358
b11100 &
b11100 %
#2239362
b1110 &
b1110 %
#2239366
b111 &
b111 %
#2239370
b10110 &
b10110 %
#2239374
b1011 &
b1011 %
#2239378
b100010 &
b100010 %
#2239382
b10001 &
b10001 %
#2239386
b110100 &
b110100 %
#2239390
b11010 &
b11010 %
#2239394
b1101 &
b1101 %
#2239398
b101000 &
b101000 %
#2239402
b10100 &
b10100 %
#2239406
b1010 &
b1010 %
#2239410
b101 &
b101 %
#2239414
b10000 &
b10000 %
#2239418
b1000 &
b1000 %
#2239422
b100 &
b100 %
#2239426
b10 &
b10 %
#2239430
b1 &
1#
b1 %
#2239434
b0 &
b0 %
0#
0$
#4500012
