$date
	Fri Sep 21 16:58:38 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#12
1!
#24
0!
#36
1!
0"
#48
0!
#60
1!
#72
0!
1"
#84
1!
#96
0!
#108
1!
1"
#120
0!
#132
1!
#144
0!
0"
#156
1!
#168
0!
#180
1!
1"
#192
0!
#204
1!
#216
0!
1"
#228
1!
#240
0!
#252
1!
0"
#264
0!
#276
1!
#288
0!
1"
#300
1!
#312
0!
#324
1!
1"
#336
0!
#348
1!
#360
0!
0"
#372
1!
#384
0!
#396
1!
1"
#408
0!
#420
1!
#432
0!
1"
#444
1!
#456
0!
#468
1!
0"
#480
0!
#492
1!
#504
0!
1"
#516
1!
#528
0!
#540
1!
1"
#552
0!
#564
1!
#576
0!
0"
#588
1!
#600
0!
#612
1!
1"
#624
0!
#636
1!
#648
0!
1"
#660
1!
#672
0!
#684
1!
0"
#696
0!
#708
1!
#720
0!
1"
#732
1!
#744
0!
#756
1!
1"
#768
0!
#780
1!
#792
0!
0"
#804
1!
#816
0!
#828
1!
1"
#840
0!
#852
1!
#864
0!
1"
#876
1!
#888
0!
#900
1!
0"
#912
0!
#924
1!
#936
0!
1"
#948
1!
#960
0!
#972
1!
1"
#984
0!
#996
1!
#1008
0!
0"
#1020
1!
#1032
0!
#1044
1!
1"
#1056
0!
#1068
1!
#1080
0!
1"
#1092
1!
#1104
0!
#1116
1!
0"
#1128
0!
#1140
1!
#1152
0!
1"
#1164
1!
#1176
0!
#1188
1!
1"
#1200
0!
#1212
1!
#1224
0!
0"
#1236
1!
#1248
0!
#1260
1!
1"
#1272
0!
#1284
1!
#1296
0!
1"
#1308
1!
#1320
0!
#1332
1!
0"
#1344
0!
#1356
1!
#1368
0!
1"
#1380
1!
#1392
0!
#1404
1!
1"
#1416
0!
#1428
1!
#1440
0!
0"
#1452
1!
#1464
0!
#1476
1!
1"
#1488
0!
#1500
1!
#1512
0!
1"
#1524
1!
#1536
0!
#1548
1!
0"
#1560
0!
#1572
1!
#1584
0!
1"
#1596
1!
#1608
0!
#1620
1!
1"
#1632
0!
#1636
