-------------------------------------------------------------
Wed Aug 10 01:58:25 UTC 2022
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 50M
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500400589
500901712
500978655
501503659
501543098
502032830
502107975
502605328
502712772
503186047
503259625
503747186
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507678009
507884286
508091071
508315744
508510919
508871373
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500139542
500529630
500472636
500868475
500802833
501181092
501177622
501522739
501476710
502010656
502191709
502547870
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506837087
507006300
507159251
507299947
507464484
507615274
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500150586
500534770
500502474
500901215
500899391
501302710
501259270
501637647
501596282
502003686
502024128
502370670
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
505368406
505573417
505789672
505990101
506182990
506400347
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500234649
500651790
500620754
501056626
501091520
501571996
501726520
502133066
501965013
502369380
502704643
503017868
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
508426554
508591424
508752150
509090571
509074345
509425398
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500607724
501035592
501025438
501438234
501666233
502065450
502300041
502689985
502573629
503031813
503520184
503760420
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507124703
507254766
507690849
508025371
508192909
508733859
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500645678
500868026
501041683
501309837
501551059
501822326
502056211
502346110
502576365
502781964
502976256
503357318
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506896812
507101140
507439272
507693768
507952919
508215644
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
502088348
502316926
502514247
502827797
503006134
503332805
503586699
503822781
504011396
504283381
504472130
504707520
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
508567453
508789322
508955368
509204698
509428747
509619886
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500705761
500935405
501259859
501541114
501736890
501948978
502124552
502363470
502577229
502822985
503082966
503282496
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506516225
506685627
506811908
506930411
507057521
507456335
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
501147397
501457486
501661880
501933823
502109717
502246203
502470617
502751562
502987258
503401265
503677623
503937304
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507527713
507747889
508000234
508238964
508429461
508661351
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500804855
501020099
501190962
501406716
501590832
501825422
502049852
502281116
502446088
502690799
502894996
503211361
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506291173
506524287
506688169
506937870
507135865
507728548
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450523707
450770397
451068187
451320933
451543209
451919926
452328728
452677700
452986816
453203547
453491104
453698176
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456796250
457039837
457235245
457421407
457623344
457863854
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450716029
450969503
451213946
451432153
451655236
451874465
452088119
452225364
452345181
452530697
452855130
453086665
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456333689
456577564
456752881
457097618
457310202
457453850
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450668944
450863511
451104025
451309361
451498982
451705653
451948035
452246541
452462182
452603952
452753330
452910484
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455751723
455971997
456199199
456432959
456631409
456888541
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450673848
450913660
451215456
451457335
451752569
451954253
452111417
452352344
452549852
452773682
452987595
453214021
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456485097
456870495
457119478
457289473
457522086
457693515
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450536595
450687772
450827424
451079643
451305022
451437037
451560553
451857070
452016844
452257014
452443222
452633584
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455393288
455616895
455807995
455991215
456134653
456390657
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450715678
450947209
451112471
451333862
451493673
451737990
451911666
452121720
452320678
452490508
452723627
453051446
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456324029
456613278
456776904
456933044
457246343
457606822
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450704814
450880845
451062471
451298822
451553386
451751462
452023615
452274470
452525247
452780094
453007857
453242480
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456659641
456966120
457391144
457723757
458015730
458242278
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450533905
450759139
450961843
451144347
451324862
451507055
451703394
451915196
452104995
452315360
452501275
452673415
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455627517
455811344
456040895
456196847
456407349
456815677
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450481696
450702758
451063035
451320852
451532310
451798881
452102434
452275119
452427230
452558530
452730993
452872921
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456725755
457039292
457287231
457812336
458147094
458373783
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450600134
450903608
451041413
451196700
451396332
451652294
451964040
452180595
452427558
452691428
452888056
453136915
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456229482
456406718
456605907
456825159
457054572
457243308
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400694419
400848842
401053966
401211143
401389862
401583047
401799725
401975861
402159472
402340736
402570775
402744927
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405368420
405582027
405776791
405965201
406127508
406308030
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400535781
400723281
400960273
401156557
401347448
401532339
401701925
401849148
402022735
402166103
402358501
402492918
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405306724
405432630
405745511
406009228
406261274
406497671
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400582309
400733758
400936200
401469466
401632975
401774973
401946175
402097675
402280849
402450754
402658643
402819800
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405438919
405689677
405959268
406130059
406252186
406458347
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400548893
400721897
400887905
400989828
401091400
401166761
401281648
401437026
401620509
401776474
401970230
402105553
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404852809
404975686
405129381
405239089
405395403
405693452
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400472540
400696819
400838555
400965056
401136704
401263747
401423410
401558250
401699031
401872394
402079901
402226602
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404433437
404577490
404713920
404860228
405023321
405175686
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400518696
400687099
400878977
401059619
401276645
401432530
401639701
401807309
401992442
402176196
402368250
402532564
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405208632
405370827
405536513
405749263
405938518
406117284
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400694370
400883908
401090671
401251207
401458194
401661505
401802559
402041784
402320352
402500773
402733479
402882832
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405785431
405989489
406188511
406393425
406505539
406596189
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400571708
400630131
400769537
400896949
401041332
401154699
401283831
401417789
401579481
401798006
401934775
402090725
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404692210
404819351
404958496
405144307
405331195
405549132
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400586133
400788246
401007885
401135806
401337508
401489872
401712823
401904405
402185144
402357592
402524856
402648788
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405208738
405436811
405605950
405848989
406093929
406415218
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400464017
400632578
400830201
401032534
401288881
401526556
401748256
401928917
402283476
402534643
402762764
402902511
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405471849
405635044
405806804
405961621
406203394
406430699
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300400239
300472144
300571789
300665121
300764685
300834563
300946099
300999636
301133636
301224599
301326915
301397779
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302830560
302925286
303021042
303113723
303203212
303301233
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300381161
300452698
300561899
300652534
300765220
300878218
301006751
301079405
301196794
301293867
301422728
301502756
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303048127
303160119
303267352
303369059
303486336
303612018
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300396437
300457447
300567918
300681776
300799839
300889977
301034322
301098717
301201963
301307702
301425381
301514040
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303276474
303389400
303510691
303620161
303745073
303855763
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300383745
300456692
300543703
300593453
300730311
300825393
300936698
301000800
301123615
301175524
301286600
301358121
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302643642
302757792
302837614
302900584
302977146
303100052
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300393702
300477490
300599925
300697993
300783455
300951103
301065481
301148153
301259217
301364398
301469054
301564427
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303631954
303798546
303916868
304005082
304091309
304161417
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300450824
300531491
300665878
300801047
300940953
301068696
301179522
301304940
301439206
301568796
301719423
301816779
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303781606
303888851
304028840
304188170
304291980
304395395
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300473992
300610798
300751208
300854296
300982909
301131183
301228480
301375793
301518571
301619731
301744334
301885416
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303703339
303856476
303976615
304067892
304188548
304329362
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300375317
300490740
300604563
300697357
300801325
300892242
301019260
301112778
301240989
301337671
301458355
301590554
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303275149
303443278
303681325
303909114
303998819
304119203
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300422970
300523118
300633598
300747205
300858801
300962548
301092258
301212787
301308723
301426955
301560215
301757924
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303526189
303628386
303738925
303831571
303961562
304060504
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300396062
300503569
300602797
300689345
300796541
300931045
301046094
301154113
301277059
301393082
301527949
301669185
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303311333
303401434
303532460
303618796
303743150
303870606
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200279155
200290680
200337182
200382741
200470934
200505710
200570917
200590542
200646226
200698732
200753266
200801561
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
203088815
203449639
203896039
204328810
204774629
204874472
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200484293
200557953
200592546
200659888
200757668
200791015
200864936
200909421
200960414
201015801
201057779
201118743
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202107263
202165702
202223987
202284700
202342272
202397645
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200241758
200300552
200365625
200432270
200537404
200583118
200684704
200749068
200838440
200917604
200971689
201023971
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202075785
202148103
202201876
202263531
202322435
202385630
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200609744
200648974
200698509
200752291
200842527
200846868
200911683
200951455
201000593
201045266
201094377
201142607
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202460833
202886749
203298527
203794809
204001006
204067364
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200216165
200269501
200354209
200402816
200503901
200557362
200620104
200693175
200802869
200860022
200955144
201008436
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202032819
202100179
202394918
202475860
202538759
202590550
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200224299
200250858
200334815
200368738
200438407
200480545
200533930
200585606
200681146
200715490
200774093
200824117
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202633381
202677724
202956886
203002149
203051364
203313076
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200227608
200281925
200353505
200403537
200462744
200551724
200627627
200713811
200798602
200861787
200937921
201329564
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202812783
202878392
202956388
203035514
203104434
203178562
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200439357
200538031
200611130
200653508
200708241
200950432
201012532
201068891
201134191
201378251
201460059
201497771
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202593918
202877143
203190170
203350916
203632716
203954835
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200223196
200281278
200351610
200410646
200468450
200537140
200604746
200665048
200714467
200762589
201305497
201672836
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
203080441
203584973
203745881
204253564
204668384
205256855
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200208936
200264093
200321713
200382342
200430078
200491904
200551768
200606153
200658114
200709757
200793747
200831353
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
201985820
202030877
202084682
202144110
202206580
202272237
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100140927
100156915
100207239
100238413
100293955
100328219
100405318
100415846
100487411
100500765
100583230
100620275
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101144637
101169034
101193750
101220373
101247000
101273141
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100212666
100228090
100273942
100285884
100325202
100346074
100392199
100406680
100470536
100465103
100513289
100528707
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101042819
101073796
101103715
101130838
101164179
101193926
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100199678
100213708
100244525
100272167
100303923
100330203
100363329
100388802
100431852
100450982
100483150
100510421
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101003665
101030611
101056752
101083029
101109498
101138452
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100217288
100263544
100286479
100345302
100384558
100438674
100478742
100520283
100618966
100663239
100710285
100789644
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101329217
101358799
101381967
101407060
101430065
101458870
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100103328
100140644
100170153
100222518
100280296
100338751
100391906
100446874
100471263
100519214
100544278
100597382
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100949778
100969261
100987139
101004447
101021619
101044214
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100152776
100203162
100249006
100296366
100348878
100395839
100441940
100491835
100537326
100586487
100632390
100683216
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101373818
101412540
101455314
101479901
101507523
101533185
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100150306
100198026
100245303
100290791
100340415
100387736
100434059
100483920
100533826
100584174
100629484
100679755
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101342397
101389439
101441683
101490233
101534796
101561343
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100123138
100148306
100170629
100192915
100215266
100238932
100260004
100284949
100308533
100335291
100357749
100382692
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100819037
100841579
100865739
100889133
100911974
100934453
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100126248
100151185
100173228
100195457
100218766
100242914
100265749
100289815
100311738
100336851
100359375
100383603
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100749446
100776407
100799967
100822882
100846626
100872082
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100114768
100156170
100203003
100246013
100290046
100334284
100378717
100424888
100466784
100510466
100555352
100602560
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101233293
101305412
101368051
101433639
101469717
101498268
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50067407
50060711
50093840
50088794
50130352
50110814
50139772
50132864
50162142
50155649
50199260
50182981
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50377445
50388589
50399266
50413802
50425846
50437203
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50065140
50061877
50087234
50083578
50094887
50105251
50130239
50127001
50151437
50148759
50170671
50170607
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50341237
50351912
50362364
50374133
50384501
50395131
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50049456
50059719
50071198
50081366
50091998
50106851
50120325
50134161
50146380
50157788
50169993
50184126
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50380862
50392012
50402203
50422826
50442057
50461547
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50052875
50064954
50076570
50087632
50098486
50110800
50121961
50132899
50143831
50155562
50167852
50182727
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50383138
50398220
50410100
50424964
50437497
50448812
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50052787
50064264
50075409
50086299
50097612
50108710
50119687
50130962
50144394
50158927
50170886
50185870
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50387256
50398128
50412544
50426904
50438157
50449102
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50052663
50064545
50075807
50087060
50101726
50117145
50129745
50144545
50159745
50175672
50191559
50203809
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50409755
50424097
50435910
50449993
50461241
50471937
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50052087
50063529
50075432
50086776
50097252
50107920
50118416
50130024
50140799
50151313
50161867
50172610
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50361718
50376722
50388374
50400137
50411143
50422050
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50061965
50067391
50078229
50088671
50099641
50110799
50122900
50139791
50157398
50174000
50193010
50210628
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50420863
50434370
50450272
50465906
50483573
50497283
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50051953
50063465
50074609
50085964
50097414
50108551
50119892
50131387
50142973
50154242
50165427
50177198
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50369608
50382605
50394725
50409557
50421900
50437866
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50047859
50061341
50072097
50103868
50117249
50129364
50141997
50154162
50168870
50184329
50199835
50215991
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50430992
50446124
50461015
50472735
50487429
50502303
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10049168
10031432
10053518
10035640
10057759
10039989
10062088
10044349
10066349
10048493
10070536
10052612
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10085051
10087057
10089103
10091088
10093071
10095010
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10049219
10031352
10053289
10035504
10054090
10039663
10061583
10043661
10065785
10047975
10064651
10052354
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10084624
10086562
10088522
10090448
10092384
10094357
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10046850
10031174
10050858
10035691
10039143
10040041
10053991
10045146
10058683
10049627
10053072
10054405
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10092205
10094275
10096501
10098676
10100703
10102880
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10031477
10029815
10035483
10033665
10039508
10035850
10045817
10042525
10049556
10040903
10053334
10044740
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10085059
10086892
10085236
10088426
10084637
10086478
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10019578
10012971
10024222
10017788
10024191
10021977
10030860
10026902
10030824
10031203
10035255
10035893
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10067559
10069491
10071100
10073039
10074733
10076810
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010479
10012376
10014878
10016862
10019548
10021935
10024671
10026847
10029216
10031184
10033490
10035550
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10068945
10071011
10073138
10075351
10077399
10079457
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010541
10012516
10014655
10016559
10018746
10020965
10023187
10025408
10027394
10029646
10031757
10033759
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10066321
10068309
10070129
10072109
10073966
10075893
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10009829
10011789
10013995
10015933
10018004
10020036
10022173
10024162
10026304
10028280
10030413
10032448
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10063833
10065921
10067814
10069771
10071648
10073628
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10009935
10012483
10015181
10017640
10020001
10022350
10024745
10027008
10029254
10031882
10034342
10036910
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10071961
10074434
10076660
10078703
10080770
10082865
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010564
10013022
10015546
10018167
10020995
10023752
10026050
10028492
10031144
10033428
10035635
10037812
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10071148
10073170
10075288
10077377
10079290
10081404
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5005123
5006052
5007404
5008208
5009543
5010411
5011621
5012469
5013721
5014704
5016017
5016888
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032552
5033575
5034567
5035496
5036446
5037524
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004980
5005861
5007057
5007960
5009105
5010139
5011205
5012129
5013273
5014142
5015361
5016214
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031728
5032774
5033720
5034645
5035603
5036563
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004871
5006024
5007218
5008478
5009686
5010936
5012404
5013402
5014679
5015681
5016818
5017811
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5033130
5034099
5035050
5035957
5036882
5037939
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004865
5005874
5007001
5008037
5009206
5010071
5011159
5012016
5013158
5014032
5015116
5015975
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032420
5033531
5034512
5035515
5036533
5037478
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004681
5005908
5007200
5008261
5009547
5010823
5012147
5013112
5014344
5015317
5016396
5017319
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5033194
5034151
5035297
5036334
5037351
5038292
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004674
5005666
5006759
5007774
5008985
5010026
5011030
5012120
5013296
5014348
5015416
5016458
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032282
5033252
5034352
5035333
5036320
5037413
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004702
5005722
5006749
5007768
5008768
5009816
5010859
5011829
5012837
5013809
5014862
5015808
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031272
5032260
5033182
5034122
5035071
5036044
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004538
5005563
5006574
5007528
5008563
5009545
5010518
5011534
5012548
5013543
5014565
5015537
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5030893
5031811
5032768
5033696
5034709
5035653
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004628
5005629
5006791
5007924
5008965
5010020
5011129
5012260
5013319
5014392
5015485
5016559
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032997
5033952
5034895
5035842
5036789
5037775
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004611
5005625
5006650
5007723
5008795
5009882
5010920
5014641
5015729
5016839
5017937
5019155
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5035416
5036638
5037685
5038648
5039597
5040600
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502246
2502924
2514771
2503753
2504179
2504726
2505241
2505699
2506225
2506759
2507265
2507631
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515723
2516092
2516596
2517189
2517620
2517989
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502287
2502680
2514803
2503715
2504395
2504931
2505368
2505757
2506553
2507019
2507268
2507747
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515459
2515960
2516677
2516984
2517652
2517913
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502290
2502645
2514785
2503630
2504436
2504972
2505223
2505765
2506460
2506927
2507287
2507792
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515358
2515864
2516713
2516976
2517626
2517988
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502288
2502827
2514816
2503818
2504551
2505140
2505338
2505829
2506387
2506886
2507681
2507929
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515556
2516024
2516846
2517065
2517606
2518053
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502158
2502850
2514931
2504225
2504586
2505233
2505741
2506492
2506895
2507433
2507841
2508563
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516833
2517533
2517857
2518531
2518901
2519471
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502222
2503027
2514806
2504062
2504403
2504894
2505305
2506093
2506276
2506703
2507263
2507897
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515622
2516135
2516454
2517128
2517317
2517914
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502277
2503035
2514762
2503816
2504149
2504726
2505290
2505906
2506148
2506704
2507378
2507918
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515921
2516221
2516553
2517230
2517562
2518239
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502299
2502896
2514791
2503862
2504368
2504750
2505278
2505847
2506393
2506898
2507518
2507809
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515811
2516262
2516673
2517197
2517717
2518189
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502311
2502941
2514841
2503777
2504415
2504968
2505370
2505720
2506617
2506876
2507286
2507739
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515782
2515973
2516869
2517114
2517754
2518093
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502309
2502764
2514810
2503661
2504462
2504974
2505318
2505809
2506490
2507036
2507442
2507891
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515775
2516274
2517191
2517619
2518333
2518683
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000652
1001173
961256
1001569
1001549
1002334
1001621
1002294
1002097
1002803
1000815
1002993
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006126
1006384
1006871
1006694
1007000
1006986
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000730
1001269
961244
1001011
1001616
1001967
1002111
1001864
1002395
1002914
1000973
1003798
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
281
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1007215
1006814
1007614
1007358
1008170
1008687
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000886
1001141
987119
1001525
1001614
1001874
1002025
1002335
1002519
1002721
1000849
1003070
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006223
1006407
1006539
1006782
1006952
1007085
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000894
1000769
1000818
1001579
1001709
1001401
1002107
1002322
1002504
1002897
1000839
1003071
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
267
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1005856
1006438
1006052
1006777
1007066
1007109
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000958
1001732
1001390
1001626
1001812
1002054
1002201
1002411
1002632
1002780
1000960
1002902
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006830
1006491
1006708
1006872
1006985
1006900
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000962
1001426
1001500
1001672
1001903
1002150
1002313
1003031
1002717
1002983
1001058
1003706
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
278
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006565
1006590
1006843
1007471
1007244
1007753
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000896
1001099
1001303
1001549
1001709
1002012
1002106
1002477
1002516
1002479
1000851
1003183
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006207
1006435
1006722
1006965
1006760
1007244
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000878
1000937
1001267
1001451
1001658
1002075
1002065
1002236
1002466
1003104
1002639
1003097
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
276
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006048
1006372
1006686
1006724
1007375
1007150
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000904
1001048
1001313
1001198
1001712
1001966
1002098
1001803
1002497
1002752
1002962
1003216
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006137
1006170
1006643
1006282
1007024
1007223
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000891
1001038
1001374
1001745
1001855
1002013
1002265
1002514
1002702
1002937
1003431
1003356
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
256
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006376
1006791
1006814
1007105
1007274
1007476
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 50M
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494469240
495001902
495098755
495595804
495726449
496227105
496378349
496851208
496953709
497480134
497557167
498123374
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494387092
494888598
494934425
495424234
495496458
495913709
495999527
496433541
496471771
496968009
496944873
497286363
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494728771
495137126
495210991
495790203
495914686
496377123
496394937
496804797
496832384
497278689
497309763
497715397
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494480012
495000600
495085814
495473207
495475375
495906659
495857270
496237357
496200058
496618917
496603733
496999125
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
495414977
495651917
495779318
496256370
496307517
496782710
496914825
497318086
497679920
498158520
498204851
498587115
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494734595
495061507
495098928
495535012
495873572
496163570
496407384
496758714
497093540
497427371
497594965
497946274
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
495251045
495560420
495817248
496079043
496207669
496618791
496903411
497181445
497445244
497818198
498057914
498317065
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494889542
495231180
495466834
495777715
496014697
496300776
496541451
496914229
497172749
497496922
497743057
498085799
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494895466
495167926
495352951
495659327
495867798
496192859
496472077
496756308
497017158
497315698
497623739
497931582
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494930556
495265522
495467620
495796999
496052278
496391037
496711360
497019871
497311816
497585028
497821539
498089166
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445343764
445485888
445706776
445983579
446207080
446463582
446540975
446764195
446878187
447019367
447125394
447254152
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445355677
445548223
445700958
445859586
446022420
446207738
446366516
446575665
446807847
447003572
447268155
447548312
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445396255
445527220
445669375
445839536
446016496
446227171
446424112
446592287
446752714
446928575
447121497
447301894
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445263420
445457350
445642949
445816061
445973426
446160483
446349894
446516345
446695760
446879188
447040706
447217639
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445423004
445616991
445803061
446060929
446351414
446651899
446836801
447065239
447296111
447564727
447746389
447934782
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445340405
445536322
445702290
445868549
446071230
446249925
446508274
446743403
446884567
447171147
447360268
447620214
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445448872
445655255
445852592
446060852
446262790
446450301
446647756
446973133
447173612
447475711
447789521
447974974
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445539520
445767424
446039526
446309527
446555615
446742454
446976468
447254937
447475064
447707846
447935188
448161122
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445429746
445656699
445906473
446125213
446344576
446574845
446772191
447007015
447277366
447525575
447763147
447988758
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445306345
445509758
445675225
445869762
446038815
446247364
446531083
446732551
447069102
447259997
447415891
447584337
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
396180493
396386543
396572039
396738211
396908585
397103899
397295046
397461081
397624099
397782070
397938029
398077867
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395886747
396031642
396244269
396404680
396568204
396761249
396995325
397179228
397355485
397526438
397681786
397821711
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395923665
396053190
396215939
396373663
396542406
396762893
396966836
397161410
397323754
397520298
397722944
397883130
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
396045348
396144962
396289886
396392487
396491954
396593778
396709326
396795299
396892817
397074971
397195823
397277784
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395891144
396049122
396236709
396411647
396603354
396776639
396930748
397080295
397232842
397381832
397561510
397749083
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395858799
396081523
396240365
396403795
396578904
396756053
396937075
397112927
397329165
397512876
397735850
397957986
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395902556
396053354
396211076
396348707
396492779
396680470
396843565
396987732
397147999
397311608
397458014
397597872
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395923829
396127219
396315416
396516689
396702374
396920693
397082433
397330747
397510898
397710792
397875346
398068875
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
396022564
396155407
396286435
396434828
396624369
396804353
396956662
397104092
397296763
397484779
397651926
397842368
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395962605
396115111
396246132
396407824
396551698
396644574
396733794
396818512
396951245
397103693
397245379
397680278
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
297047232
297145129
297284634
297357422
297479555
297563041
297693822
297794784
298150032
298224609
298320926
298424872
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296903101
297060459
297170093
297250298
297361481
297441995
297543314
297652879
297784017
297862260
297990102
298133290
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
297021150
297090881
297197734
297266632
297365790
297433100
297546511
297619377
297723886
297801699
297902093
297994371
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296936206
297033800
297194968
297316961
297448792
297547018
297698655
297826556
297982355
298080537
298225744
298341152
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296864583
296951060
297052063
297128385
297258374
297341367
297451848
297550189
297666479
297758517
297858206
297970714
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296869288
296963356
297081006
297215466
297333712
297463947
297566256
297669011
297782548
297874277
297985697
298077425
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296872820
296982452
297088736
297202241
297312890
297422904
297534222
297632232
297792993
297885479
297999277
298106406
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296854848
296933214
297061550
297162066
297242982
297339797
297470025
297621591
297716805
297795698
297883390
297964801
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
297036513
297142763
297271869
297408303
297517167
297634672
297807498
297916886
298016547
298162123
298268692
298382087
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
297071702
297161466
297261493
297347353
297430295
297529417
297608017
297692694
297801169
297858787
297951569
298041025
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198307029
198388959
199149427
199284881
199355278
199413533
199495263
199533612
199602326
199637511
199710082
199741803
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197937429
198154831
198234337
198282966
198362634
198451472
198539324
198600324
198688481
198740666
198818080
198857470
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198312351
198399767
198480438
198503501
198570219
198598807
198669577
198705087
198777421
198820031
198878396
198933990
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197908781
197948121
197992378
198054233
198126479
198159572
198204536
198266886
198333907
198370463
198427068
198675490
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197915424
198002799
198084319
198134353
198193063
198247398
198325003
198380218
198447462
198512736
198586428
198645349
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197905739
197959945
198026402
198061066
198113628
198175649
198233138
198284590
198704221
199181614
199662351
199817279
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198242227
198366136
198437010
198476911
198532331
198588257
198657642
198699416
198762152
198812280
198878487
198916695
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198238495
198357856
198414274
198475488
198533051
198589498
198651583
198722989
198774846
198826940
198895119
198937576
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197891695
197951929
198004348
198073877
198131035
198184398
198539467
198673592
198724609
199233651
199319808
199380934
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198013709
198368450
198810836
198966530
199043056
199108612
199178250
199252567
199335357
199414604
199485254
199547528
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
99024094
99054914
99120452
99150791
99198164
99210733
99256354
99260010
99301928
99306301
99349828
99352455
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98988098
99051864
99099950
99109065
99150674
99158407
99197474
99204494
99245745
99251856
99290647
99302396
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98964576
98966472
99003318
99015691
99054000
99065306
99105067
99116911
99153721
99166311
99207929
99221067
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98965527
99003930
99049445
99076429
99095061
99120412
99142468
99164998
99186302
99208875
99224650
99254881
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98935507
98959119
98980144
99003125
99024744
99046988
99068772
99091648
99105681
99135656
99141728
99180813
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98964468
99000160
99076952
99143310
99178806
99204555
99244640
99263330
99283889
99317986
99347964
99380225
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98939951
98988628
99041543
99098296
99155920
99207659
99288242
99316755
99370422
99412218
99464375
99470418
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98943933
98993069
99016401
99043128
99070508
99100029
99129409
99159422
99185101
99217069
99222531
99275128
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98942527
99003759
99050585
99100032
99147194
99195186
99241987
99292829
99336925
99389848
99423042
99488561
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98964851
98987753
99039858
99097667
99129352
99167894
99192764
99216758
99240948
99266939
99291216
99319668
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49491049
49482325
49512302
49506513
49538821
49530055
49562232
49552738
49584286
49574518
49606274
49597568
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49480499
49481091
49505749
49502825
49523332
49524306
49544704
49546470
49584552
49584818
49610727
49614905
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49469880
49478958
49490318
49500293
49513205
49522154
49534615
49548046
49561409
49570941
49583907
49592571
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49469897
49485909
49497024
49511847
49528552
49541450
49555520
49565289
49578342
49588428
49604758
49617863
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49468900
49481951
49493823
49505466
49522551
49536431
49550188
49563024
49583825
49598560
49620151
49629134
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49470934
49483467
49494471
49505098
49517504
49526396
49539237
49548224
49560623
49569882
49586860
49599973
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49471021
49487703
49502899
49517780
49534822
49548172
49565262
49575193
49587792
49601246
49614899
49627679
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49468144
49479990
49491642
49503157
49516010
49526086
49538939
49549025
49566421
49577826
49590874
49604252
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49471296
49486560
49498871
49513877
49528591
49540779
49554682
49571155
49591037
49607945
49621354
49638149
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49470677
49484032
49497821
49512387
49527711
49542747
49558082
49573960
49587963
49602726
49619369
49632413
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9933432
9916124
9937995
9920498
9942394
9924759
9947558
9930247
9952346
9935045
9957046
9939516
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9933725
9916341
9938653
9921322
9942792
9925743
9942336
9930085
9949658
9935013
9956787
9940147
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9932492
9915399
9930623
9919392
9923165
9923526
9926884
9927862
9931159
9932017
9936019
9936286
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9915058
9913794
9918516
9919224
9921576
9911888
9926497
9924967
9930782
9927413
9933143
9922415
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9904661
9897093
9910163
9901585
9904293
9905033
9914763
9909724
9917143
9913805
9916804
9917961
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9894429
9896731
9899289
9901227
9903595
9905978
9908534
9910500
9912847
9915063
9917391
9919591
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9894236
9896149
9898454
9900457
9902464
9904335
9906803
9908735
9911069
9913116
9915326
9917474
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9894163
9896492
9898657
9900559
9902521
9904449
9906539
9908531
9910583
9912463
9914367
9916429
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9893760
9895703
9897701
9899697
9901761
9903677
9905815
9907757
9909751
9911762
9913865
9915822
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9893510
9895572
9897925
9900023
9902767
9904922
9907136
9909395
9911411
9913371
9915349
9917304
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947244
4947901
4949163
4949902
4951171
4951899
4953172
4953899
4955265
4955975
4957215
4957952
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947184
4948061
4949128
4949987
4951141
4951961
4953062
4954043
4955137
4956091
4957261
4958209
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946896
4947789
4948826
4949814
4950824
4951829
4952808
4953760
4954793
4955748
4956752
4957726
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4943243
4947771
4948919
4949806
4950930
4951785
4952921
4953780
4955009
4955844
4956925
4957776
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946560
4947757
4948870
4949863
4950892
4951820
4952877
4953819
4954853
4955787
4956851
4957808
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946882
4947900
4948977
4950104
4951425
4952821
4954485
4955730
4957158
4958364
4959669
4961214
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947073
4948114
4949210
4950214
4951140
4952180
4953217
4954230
4955259
4956328
4957346
4958337
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946816
4947829
4948828
4949726
4950821
4951755
4952768
4953786
4954729
4955813
4953046
4957748
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947331
4948387
4949398
4950403
4951451
4952444
4953528
4954498
4955491
4956464
4957318
4958501
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946686
4947769
4948680
4949685
4950731
4951814
4952886
4953903
4954897
4955998
4957061
4958091
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486913
2473819
2474239
2474784
2475209
2475792
2476255
2476771
2477142
2477783
2478228
2478669
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486917
2473936
2474363
2474705
2475422
2476104
2476597
2477014
2477693
2478097
2478842
2479209
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2487063
2473874
2474457
2474972
2475481
2475806
2476502
2476896
2477521
2477834
2478497
2478987
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486977
2473717
2474415
2474975
2475438
2475995
2476375
2476957
2477597
2477943
2478376
2479015
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486947
2473880
2474293
2475029
2475299
2475839
2476392
2477083
2477436
2478122
2478498
2479151
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486898
2473872
2474234
2474733
2475270
2475925
2476308
2476947
2477274
2478051
2478415
2478956
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486914
2474001
2474279
2474851
2475309
2475976
2476378
2477059
2477404
2478110
2478635
2479159
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2487081
2473969
2474363
2474840
2475361
2475964
2476437
2477003
2477482
2477985
2478472
2478737
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2486837
2473837
2474247
2474570
2475277
2475662
2476226
2476740
2477360
2477643
2478233
2478779
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2487017
2473752
2474344
2474928
2475339
2475827
2476389
2476729
2477401
2477814
2474964
2478846
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
949769
989793
989232
989954
989896
990320
990539
990720
991808
992990
990897
991522
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
949761
989507
989718
989884
989994
989853
990399
990173
991739
992974
991047
991578
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
276
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
949714
989421
989595
989417
990072
990341
990473
990828
991777
993002
991156
991768
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
984679
989246
989682
990003
990085
990362
990502
990706
991773
992999
991312
991723
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
272
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989103
989886
989913
990144
990365
990539
990763
990657
992558
993213
991524
991722
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989185
989509
989709
989972
990273
990587
990663
991321
992791
993139
991465
991717
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
263
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989306
989527
989735
990365
990129
990446
990531
990810
992906
993042
991352
991593
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989334
989903
989741
989959
990086
990273
990516
990729
992699
992987
991362
991545
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
271
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989274
989568
989726
989917
990080
989869
990472
990569
992804
992970
991281
991498
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989263
989409
989657
989514
990051
990290
990445
990658
992734
992933
991246
991526
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
262
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
----------------------PN6------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 50M
-------------------------------------------------------------
reading pcm_bert_pattern_sel
pn6

-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500804728
501067660
501120940
501576209
501633877
502169316
502261500
502816309
502926853
503326289
503341878
503737647
------------------errs----------------------------
0
0
0
0
0
0
0
0
11322
11322
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506853181
507049560
507237068
507420203
507611951
507870215
------------------errs----------------------------
0
0
0
0
11322
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500580297
500862730
500929834
501356287
501498331
501964055
502020050
502463853
502517052
502953223
502936587
503386269
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506879694
507389731
507702419
507906472
508094942
508247449
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500479044
500719643
500765332
501211096
501268435
501732366
501725843
502142592
502153631
502772063
502889901
503471252
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506645064
506877285
507264747
507512108
507706718
508129162
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500980042
501316451
501401709
501824384
501842783
502425338
502594940
503153738
503241744
503651599
504052159
504619491
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
508367291
508479814
508635185
508891277
509057668
509196109
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500669032
500981285
501062077
501487497
501490014
501965777
502031427
502541881
502642357
503057736
503192731
503634583
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507598372
507867891
508127608
508369349
508588117
508902605
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500752330
500941389
501074317
501520593
501815588
502058923
502252579
502485683
502597739
502838028
503195952
503419994
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507639935
507804612
508165017
508311319
508663238
508992243
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
501101910
501259755
501471963
501678834
501955353
502415708
502762654
502992114
503156725
503452245
503627472
503838144
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506919860
507099880
507355253
507542925
507727163
507884033
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
501330851
501565071
502058888
502714883
502845118
503021193
503221697
503455484
503641765
503873417
504114745
504374363
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507686402
507848694
507991365
508373908
508616081
508818785
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500665337
500966903
501150087
501410956
501644821
501922709
502169548
502363882
502554057
502838466
503027683
503253718
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506198469
506341816
506544873
506852766
507131219
507414778
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500648127
500911061
501131816
501307295
501560272
501768491
501978511
502209652
502403993
502605046
502884707
503191632
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506729944
506967400
507206253
507418095
507615424
507837506
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450654596
450831187
451009278
451180362
451404911
451605621
451792629
451972266
452180233
452361364
452565126
452718517
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
454990691
455183389
455382339
455574160
455786665
456011665
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450529852
450710844
450918424
451210969
451428685
451631594
451814598
452120887
452326229
452656514
452902597
453104600
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456512134
456661502
457140318
457248805
457335526
457440251
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450579060
450867853
451094784
451290657
451465405
451682345
451894293
452120681
452405560
452640107
452870889
453117329
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456349031
456594151
456806321
457004495
457336532
457551672
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450904072
451086376
451290592
451478400
451666152
451853129
452008042
452187878
452359354
452541111
452833221
453011182
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456286193
456511609
456736824
456937500
457185461
457420888
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450714443
450951963
451141209
451407227
451612703
451772263
452009566
452203114
452384524
452619517
452834388
453101505
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456181025
456380738
456600100
456829706
457030055
457283714
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450565322
450755259
450903663
451201205
451475617
451694345
451877600
452171934
452377487
452652828
452834212
452995195
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456180600
456395382
456620553
456835495
457064576
457259675
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450730430
451111460
451386538
451716277
451916243
452165547
452572982
452778976
453084675
453358406
453634522
453908086
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
457920050
458443962
458761413
459504245
459706266
459917930
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450753274
451064149
451352072
451548427
451782309
452010568
452247171
452445609
452634221
452883390
453084874
453306691
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
457182794
457467902
457677976
457818231
457992584
458125758
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450580990
450867512
451151291
451345084
451637255
451786132
451935821
452089094
452230842
452407094
452551716
452769898
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455769658
456102077
456381424
456591711
456852655
457043786
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450663765
450897257
451102213
451347201
451557127
451783286
452051053
452308920
452485943
452692827
452923031
453138638
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456439104
456697457
456893453
457131968
457330189
457573504
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400619068
400740963
400968360
401129766
401280040
401484430
401638237
401845466
402041502
402204303
402382598
402563585
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405097836
405267782
405426562
405561851
405776990
405976913
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400644981
400778571
400971961
401100948
401250980
401393881
401553608
401746757
401964446
402147032
402311953
402531714
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404791124
404931775
405075187
405215315
405358183
405706046
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400575631
400752993
401151322
401452081
401637483
401839950
401972390
402060079
402240030
402607538
402794054
402971854
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405536266
405712619
405955846
406091519
406246709
406406266
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400554751
400720968
400918514
401078815
401274518
401457912
402394314
402562547
402689684
402806265
403023523
403212603
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405286266
405424849
405574761
405743504
405902288
406064329
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400845173
400965171
401130485
401251128
401396161
401512453
401643055
401798025
401878107
401992521
402152846
402239161
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404482039
404639467
404767670
404933231
405108024
405233086
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400551905
400646729
400743529
400864801
401010756
401167017
401275919
401419121
401544057
401659572
401817078
401964191
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404160405
404334776
404501429
404640315
404793326
404943598
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400521928
400678417
400825662
401019820
401185288
401330155
401473210
401694424
401876241
401979613
402150264
402319610
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404520595
404685379
404826011
404969453
405146957
405299355
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400826864
400969472
401123610
401295067
401426354
401609803
401770840
401942249
402146344
402342220
402535886
402734597
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405406935
405583823
405797492
405965602
406186095
406407392
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400425448
400527254
400630669
400737846
400837009
400937227
401040506
401150451
401257493
401448671
401557156
401661128
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404257110
404510323
404701795
404891381
405100699
405338776
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400480074
400650187
400781641
400904571
401024473
401124309
401220373
401314446
401407402
401520936
401636683
401767723
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
403846571
404082410
404302282
404518946
404696318
404934843
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300373339
300434237
300537441
300601775
300728520
300775396
300873022
301004935
301134215
301212965
301325984
301377376
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303297445
303532343
303676756
303812870
303919925
304042440
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300346596
300437304
300581904
300640266
300726193
300842565
300951992
301047053
301142452
301334426
301429328
301500241
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302727178
302809364
302900027
302984341
303075596
303169260
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300355661
300419231
300536361
300613234
300701615
300763692
300858916
300915980
301011938
301069743
301164933
301224997
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302652726
302744964
302864924
302965495
303071778
303203740
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300405280
300481138
300612126
300682339
300803095
300876098
300979568
301050455
301354281
301437019
301569173
301701916
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
304021184
304168575
304275507
304376476
304508914
304637180
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300408457
300534458
300694933
300787777
300910578
301033395
301177408
301281807
301431938
301552547
301665293
301758174
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303367668
303473466
303596211
303712274
303849517
303970325
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300433959
300532316
300693041
300806835
300995396
301140097
301287333
301403205
301531252
301646579
301786604
301897071
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303728226
303822876
303896788
304012473
304169883
304347800
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300346604
300467599
300574269
300699236
300809093
300919719
301044699
301134564
301247969
301337802
301447272
301540772
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303387014
303533528
303669846
303788299
303875389
304026053
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300355098
300465243
300562623
300648471
300752009
300825122
300937609
301034116
301172841
301261547
301349601
301456448
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302993927
303182620
303307810
303411720
303529021
303639831
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300396802
300543913
300651874
300761425
300917675
301026061
301125428
301250425
301417096
301495054
301621774
301729317
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303393002
303503497
303613762
303732672
303839335
303941778
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300406324
300518271
300657870
300762111
300915535
301042422
301174692
301271302
301372268
301498228
301611245
301716690
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303335340
303461327
303582364
303716696
303819318
303925291
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200467423
200837533
201250630
201576753
201716682
201982668
202086964
202340479
202630987
202693870
202787591
203240262
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
204888531
204945483
205508276
205709265
205781422
205847238
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200250878
200317154
200424261
200476440
200545309
200606562
200697754
200743507
200826057
200880434
200964335
201035048
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202045341
202117270
202188307
202253521
202325589
202402096
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200273625
200312425
200389914
200428484
200572745
200637212
200736995
200780500
200854429
200906084
200969007
201028136
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
201896205
201956987
202009474
202059220
202116343
202164670
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200238418
200263743
200298988
200362176
200431347
200456342
200541260
200553568
200612024
200649495
200708389
200741997
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
201501868
201546149
201919229
202240478
202575086
202932160
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200253414
201085684
201298050
201360967
201568320
201644427
201728160
201780289
201849247
201928504
201995394
202074758
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
206670547
207080480
207471185
207673015
207745142
207791672
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200209069
200256966
200331572
200375073
200422312
200494784
200568312
200621606
200689302
200746460
200794428
200844041
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202283808
202559923
202682686
202928721
203199007
203452643
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200319649
200405322
200478302
200542603
200587000
200666821
201018548
201127156
201471543
201600708
201659007
201718415
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
205298124
205354155
205422992
205485484
205540615
205957044
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200582019
200718394
200784181
200854203
200914582
200967637
201430869
201951361
202530754
203079899
203720257
204358238
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
209640124
209709266
209777036
209850668
209926813
209986042
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200489972
200559399
200658665
200723318
201047546
201119079
201168601
201242517
201344961
201361517
201419261
201485802
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202450007
202511896
202566497
202615724
202847175
202920280
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200196704
200251414
200309520
200371356
200463814
200513407
200562685
200655626
200735260
200866726
200975697
201036049
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202002431
202081473
202290447
202790810
202921570
202979888
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100136640
100140773
100207674
100190463
100231824
100236746
100278155
100280297
100321780
100324613
100371237
100368005
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100720530
100742640
100764465
100787293
100809197
100832140
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100146012
100159032
100217513
100231964
100277613
100303907
100373454
100386033
100443473
100461846
100504250
100514096
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101067891
101092752
101116609
101149887
101172548
101203051
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100161616
100190280
100267170
100277501
100340191
100350723
100420578
100462209
100540569
100557362
100608748
100615758
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101019354
101046300
101073570
101099470
101128754
101156813
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100144153
100165069
100213144
100219034
100261452
100267702
100312575
100320494
100368820
100378194
100427431
100431773
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100871750
100923781
100975073
101029034
101082672
101155556
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100170525
100206821
100262168
100317744
100365473
100374150
100445107
100486437
100536466
100570177
100631499
100682471
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101369748
101413542
101463971
101512899
101561685
101608175
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100158521
100206291
100238594
100294919
100354927
100402267
100462834
100516335
100553374
100577553
100631772
100659204
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101346753
101397007
101444051
101488165
101536175
101585424
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100128000
100153367
100183360
100210737
100242107
100269386
100297875
100326531
100355876
100384787
100417919
100443856
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100867853
100894732
100946398
101000777
101070499
101126864
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100142135
100212713
100249805
100274687
100303592
100362657
100408282
100468980
100535307
100566029
100597410
100658586
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101278955
101333146
101386993
101415934
101469281
101526107
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100101550
100128964
100153104
100181347
100204687
100226534
100249337
100269557
100321482
100371016
100424261
100464190
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101115864
101170824
101220994
101268344
101314747
101358098
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100130051
100161770
100194330
100221318
100250101
100278121
100305639
100351026
100407514
100447632
100486919
100508298
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101000626
101064941
101121959
101154888
101185268
101211760
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50078806
50069715
50102887
50100928
50135231
50132787
50167194
50164932
50195697
50192312
50226785
50224520
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50426471
50440404
50452531
50464754
50478788
50494696
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50059718
50065258
50089463
50088077
50117471
50117219
50145783
50150705
50179327
50178760
50207437
50207836
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50414234
50429494
50445233
50456798
50467809
50479397
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50062788
50068820
50083900
50098780
50111095
50126323
50142638
50164451
50178224
50192489
50205976
50218240
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50425953
50438794
50450868
50463408
50477476
50490040
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50051166
50065363
50081618
50097190
50112960
50128683
50144625
50161348
50177603
50193268
50209641
50225621
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50450629
50465615
50483281
50497733
50512111
50528730
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50053108
50064372
50075602
50086718
50098084
50109046
50120450
50131827
50143080
50159561
50171787
50182816
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50380955
50393157
50404171
50415207
50426733
50437980
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50048454
50058956
50070362
50081461
50092753
50103930
50115346
50126606
50137537
50150362
50162023
50172957
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50344586
50355522
50366258
50377056
50388459
50398946
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50047938
50058979
50070214
50080963
50097287
50110432
50121685
50132785
50143688
50154607
50166864
50177904
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50358972
50369865
50381308
50392384
50403405
50414242
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50049391
50061087
50073861
50086840
50100074
50113068
50125593
50140348
50160964
50175221
50190403
50203197
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50401496
50412434
50424877
50437316
50449778
50461936
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50047528
50059428
50070145
50080741
50091259
50102901
50113708
50124473
50135123
50146322
50157040
50167234
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50329133
50338938
50349283
50360028
50370131
50379891
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50049681
50066099
50082993
50098021
50109862
50126381
50142394
50154840
50166860
50178381
50194110
50209767
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50400727
50411709
50422701
50433656
50444724
50455219
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10049178
10031443
10053594
10035842
10057873
10040096
10062171
10044454
10066550
10048781
10070888
10053108
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10085771
10087886
10089913
10091947
10094341
10096323
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10047221
10031315
10053477
10035936
10059457
10041806
10064080
10047320
10069884
10052263
10074626
10057252
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10093460
10095561
10097523
10099695
10101774
10103983
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10031504
10032094
10044829
10036217
10051161
10040452
10045129
10044666
10048977
10049029
10066622
10053064
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10085716
10087825
10089814
10091845
10093753
10095705
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10030408
10027454
10034516
10027919
10039239
10036770
10042888
10037498
10047062
10041488
10051642
10049082
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10079545
10077742
10084391
10082932
10084728
10090227
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10016519
10012892
10017910
10016833
10026561
10021297
10027188
10025373
10031447
10030046
10040019
10034574
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10067896
10069816
10072008
10073853
10076066
10078627
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010369
10012363
10014778
10016733
10018989
10020998
10023270
10025385
10027667
10029789
10032152
10034284
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10066994
10069086
10071214
10074419
10076612
10078990
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010022
10012084
10014178
10016164
10018202
10020170
10022451
10024542
10026621
10028589
10030677
10032839
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10068693
10070796
10073018
10075225
10077258
10079176
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010559
10012514
10014731
10016655
10018896
10020955
10023104
10025167
10027315
10029222
10031439
10033376
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10064686
10066563
10068521
10070434
10072368
10074367
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10009649
10011517
10013576
10015541
10017561
10019524
10021581
10023572
10025624
10027675
10029763
10031703
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10062999
10064929
10067005
10068885
10070799
10072723
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10009726
10011866
10014100
10016429
10018743
10020854
10023072
10025219
10027629
10029760
10032053
10034292
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10068014
10070197
10072269
10074356
10076571
10078790
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5005093
5005956
5007155
5008015
5009312
5010065
5011335
5012056
5013340
5014152
5015489
5016203
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032183
5033177
5034243
5035240
5036374
5037655
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5005017
5006062
5007307
5008155
5009279
5010250
5011383
5012334
5013512
5014473
5015657
5016675
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5033228
5034305
5035311
5036251
5037210
5038133
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004702
5005682
5006733
5007700
5008798
5009747
5010826
5011747
5012826
5013785
5014919
5015937
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031967
5032963
5033927
5034943
5035970
5037003
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004785
5005829
5006957
5007908
5008986
5009899
5011207
5012081
5013205
5014104
5015198
5016217
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031880
5032843
5033779
5034890
5035887
5036944
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004611
5005612
5006687
5007731
5008856
5009828
5010833
5011979
5013089
5014072
5015179
5016177
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032117
5033129
5034124
5035116
5036053
5037111
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004566
5005601
5006655
5007641
5008655
5009640
5010668
5011617
5012679
5013716
5014735
5015694
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031203
5032220
5033123
5034128
5035093
5036112
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004643
5005638
5006697
5007593
5008598
5009613
5010681
5011633
5012700
5013653
5014711
5015684
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031207
5032171
5033161
5034110
5035060
5036022
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004615
5005692
5006644
5007840
5008906
5009929
5010941
5011966
5012990
5013988
5014968
5016010
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031323
5032253
5033251
5034254
5035239
5036216
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004552
5005698
5006877
5008172
5009280
5010321
5011371
5012467
5013493
5014564
5015667
5016849
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5033031
5034141
5035135
5036124
5037109
5038065
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004608
5005616
5006592
5007577
5008601
5009626
5010597
5011588
5012556
5013565
5014581
5015596
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031032
5031970
5032983
5033935
5034902
5035857
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502244
2502776
2503295
2503795
2504293
2504986
2504315
2506056
2506339
2506811
2507331
2507766
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515606
2516084
2516683
2517280
2517500
2517938
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502237
2502629
2503408
2504033
2504285
2504787
2504299
2505986
2506326
2506933
2507401
2507838
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515737
2516598
2516783
2517473
2517887
2518239
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502272
2502783
2503299
2504048
2504317
2504825
2505148
2505891
2506313
2506950
2507301
2508057
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515477
2516193
2516445
2516974
2517534
2518131
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502269
2502794
2503458
2503949
2504297
2505041
2505463
2505943
2506316
2507157
2507327
2508052
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515703
2516297
2516882
2517261
2517948
2518281
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502245
2503104
2503402
2503898
2504324
2504976
2505640
2505851
2506373
2506977
2507407
2507977
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516051
2516282
2516831
2517177
2517724
2518202
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502281
2503022
2503165
2503637
2504296
2504784
2505558
2505690
2506373
2506948
2507416
2508049
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515911
2516018
2516664
2516978
2517697
2518275
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502258
2502820
2503154
2503628
2504279
2505035
2505213
2505824
2506320
2506768
2507314
2507826
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515602
2515929
2516786
2517045
2517390
2517988
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502251
2502913
2503403
2503826
2504339
2504848
2505261
2506030
2506397
2506786
2507379
2507823
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515822
2516194
2516617
2517176
2517506
2518008
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502285
2502758
2503534
2504169
2504430
2504904
2505454
2506071
2506473
2507015
2507495
2507965
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516037
2516922
2517241
2517927
2518387
2518907
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502263
2502558
2503633
2504013
2504308
2504879
2505339
2505965
2506349
2507116
2507375
2508070
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515615
2516538
2516858
2517423
2518048
2518444
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_8, various rates, auto polarity on, data polarity 0, PN6
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000872
1000951
1001348
1001531
1001324
1001930
1001564
1002451
998865
1002814
1002504
1003078
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006034
1006410
1006594
1006910
1006995
1007117
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001345
1000938
1001236
1001931
1001518
1002148
1001994
1002286
1003062
1002732
1002706
1003096
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
261
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006015
1006718
1006822
1006760
1006989
1007170
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001507
1001101
1001352
1001638
1001663
1001906
1002054
1002207
1002430
1002612
1002840
1003044
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006162
1006514
1006598
1006708
1006903
1007130
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
999931
1001062
1001679
1001440
1001672
1001865
1002065
1002253
1002269
1002190
1002869
1002810
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
263
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006099
1006262
1006492
1006671
1006396
1006879
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000672
1000812
1001238
1000981
1001674
1001958
1002069
1002721
1001791
1002701
1002870
1003097
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1005944
1005819
1006592
1007157
1006924
1007109
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000560
1001541
1001338
1001514
1001680
1001906
1002081
1002337
1002538
1002757
1002886
1003151
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
260
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006636
1006416
1006589
1006812
1007029
1007217
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001336
1001325
1000922
1001543
1001690
1001860
1002086
1002337
1002423
1002786
1002882
1003186
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006452
1006462
1006579
1006870
1007138
1007385
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000712
1000981
1001311
1001506
1001689
1001892
1002098
1002351
1002893
1002764
1002894
1003150
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
263
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006084
1006402
1006574
1006820
1007025
1007204
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001268
1000598
1001338
1001555
1001695
1002341
1002095
1002308
1002923
1002729
1002892
1003113
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1005653
1006316
1006974
1006717
1006924
1007095
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001128
1001133
1001369
1001567
1001692
1002046
1002090
1002269
1002373
1002659
1002884
1003210
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
262
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006175
1006407
1006689
1006710
1006901
1007245
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 50M
-------------------------------------------------------------
reading pcm_bert_pattern_sel
pn6

-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494495007
494974433
495020027
495417325
495421954
495896712
495956073
496416537
496378604
496715179
496901155
497232942
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494552800
495080848
495161458
495643731
495697046
496170168
496284016
496767841
496853001
497336948
497430212
497933121
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494428957
494810501
494734912
495065174
495005563
495337119
495265506
495593461
495523327
495851635
495781441
496108449
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494564012
495032178
494991360
495436970
495423920
495858945
495874013
496386062
496393620
496868659
496971925
497441226
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494806967
495276367
495485007
495900874
495916397
496252058
496322533
496713514
496770736
497185624
497183389
497614016
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494746966
495179013
495531845
495819620
496060322
496438536
496697585
497019115
497270195
497613073
497800654
498105723
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494731628
495011980
495344097
495648491
495911987
496215261
496495919
496824812
497116744
497426136
497662812
497836836
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494922016
495291577
495568785
495919735
496214715
496474397
496719357
497017969
497251847
497537297
497765974
498694202
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494957776
495262581
495520856
495808520
496049172
496378404
496628062
496948502
497178680
497468701
497717460
498006366
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
494751790
495038638
495267333
495561385
495791981
496085505
496314029
496601536
496857278
497108734
497352039
497624377
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445443077
445728724
445897997
446228357
446377957
446525218
446682572
446960782
447134608
447335516
447485324
447662144
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445445833
445760415
445959462
446151348
446367328
446625834
446814514
447020942
447244063
447488321
447708164
447915843
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445829039
446080600
446312816
446530923
446762058
446977099
447226484
447374413
447588459
447786275
447974346
448280096
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445294885
445462833
445642071
445865392
446032627
446211917
446455489
446697033
446880186
447105419
447363082
447534175
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445363729
445543965
445714201
445941019
446094438
446286588
446451339
446635286
446823487
446981149
447160725
447356521
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445319575
445534375
445719983
445906490
446229440
446448414
446748521
446956536
447210782
447389748
447574465
447759472
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445508536
445737809
445883214
446131492
446378564
446548583
446697992
446971986
447164736
447448308
447626033
447852803
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445494485
445674592
445829642
445975995
446072786
446167459
446267005
446366970
446438269
446561210
446659441
446760315
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
446034675
446302555
446531305
446784168
446992728
447217981
447486450
447718461
447929701
448177497
448412498
448671246
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
445363758
445540050
445727499
445950966
446126917
446325584
446521520
446693714
446885527
447111365
447309656
447477004
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395886744
395977442
396124118
396281514
396469895
396640840
396778813
396949895
397123205
397297448
397487174
397639716
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395953793
396082191
396192205
396322881
396483100
396615560
396746143
396916248
397101769
397318677
397503846
397671093
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395933973
396050960
396196548
396365156
396537282
396718458
396884219
397060542
397271909
397442831
397608973
397785844
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395946607
396152638
396346370
396556952
396726558
396920777
397137580
397404732
397669459
397940201
398218343
398476061
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395846072
395938532
396127539
396275457
396429493
396633122
396786096
396992775
397191390
397321327
397552517
397690440
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395883495
396049693
396236522
396413007
396590903
396773406
396974283
397149995
397318840
397453650
397619737
397796650
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395991028
396092727
396208153
396476666
396596116
396708756
396939020
397128580
397338505
397519411
397686706
397876974
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
395839684
396018425
396199180
396384112
396505518
396657080
396792260
396913774
397222418
397378201
397628627
397941297
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
396309931
396455879
396606159
396764749
396925842
397112354
397304790
397475239
397632428
397802127
397966105
398190251
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
396255127
396434495
396607195
396762100
396946758
397157655
397439018
397711423
398116560
398309458
398477091
398693835
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296903670
296991593
297181825
297246215
297368956
297433691
297558685
297628527
297731685
297791537
297887414
297951332
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296927077
297040758
297182304
297266331
297385842
297495173
297629767
297748729
297900387
298008552
298155788
298341591
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296991841
297100420
297238863
297333453
297481910
297582280
297708157
297816511
297947601
298044938
298186162
298289348
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296965574
297215203
297307434
297377514
297497860
297595152
297771346
297861556
297995827
298122873
298260609
298349235
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296893196
296984090
297164693
297257520
297358672
297457980
297569056
297658429
297771584
297853168
297974340
298062591
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296910748
297056445
297194872
297278132
297421320
297534720
297646504
297765629
297898363
298018801
298154738
298276637
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
297027146
297110864
297286395
297383126
297471807
297550090
297670160
297761084
297842630
297926410
298006239
298105471
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296948395
297088174
297234003
297346865
297464220
297602400
297728234
297840285
297947851
298069869
298184550
298307340
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296943060
297071084
297183619
297294637
297354910
297516754
297649946
297741247
297865189
298024561
298145251
298253560
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
296892849
297071480
297241961
297388942
297530780
297676117
297808478
297947770
298064705
298158672
298260239
298393014
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197928725
197976104
198077609
198086961
198163040
198208656
198291214
198335820
198404946
198471748
198555442
198585656
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198358631
198705865
199163716
199525007
199660662
199694407
199806410
200405101
200676001
200728845
200834361
200916521
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197931243
197979863
198045995
198108597
198192618
198224812
198281078
198330886
198437325
198488490
198533694
198621064
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197899224
197975723
198038494
198105897
198186204
198257168
198325456
198372050
198430941
198479572
198569361
198619593
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197894199
197940322
198005949
198072898
198127766
198195791
198266843
198324435
198389012
198457488
198534445
198580939
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198192028
198602742
199014908
199408514
199790124
200185062
200564987
200939581
201036884
201092981
201449485
201801134
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
197898873
197958453
198016915
198439337
198561118
198611824
198663758
198768586
199099007
199402338
199452505
199513077
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198341901
198515483
198575848
198643334
198725591
198801429
198872397
198927114
199010569
199077433
199149049
199217787
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200979426
201639749
201945523
202143359
202316404
202419983
202502961
202592859
202678828
202681036
203023274
203314774
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
198219764
198322363
198550969
198941572
199311045
199694154
199784678
200123683
200228585
200277848
200303141
200368243
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98978616
98985999
99031443
99037842
99081938
99088245
99132168
99136575
99180220
99186852
99231501
99236875
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
99003554
99033035
99094606
99122631
99185468
99216138
99260060
99271444
99309870
99314828
99387413
99397260
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98945555
98995820
99023878
99057014
99118994
99137455
99163611
99190708
99217783
99242166
99264996
99292099
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98936903
98960685
98986076
99009649
99032000
99058944
99082425
99105959
99129545
99155470
99184928
99208867
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98949063
98976175
99006735
99036102
99060803
99086853
99133086
99180996
99210303
99247276
99278954
99305692
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98938032
98960498
98982608
99004252
99025978
99048921
99071609
99093924
99117561
99138894
99161090
99184422
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98958665
99003014
99050930
99098809
99144453
99190892
99217278
99248016
99296939
99332582
99380988
99432556
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98997847
99023976
99073215
99100007
99121651
99145434
99167307
99189696
99212081
99255068
99311693
99339124
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98939971
98962764
98986820
99009382
99031408
99055458
99118643
99147985
99172301
99239826
99271449
99294831
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
98939733
98963184
98986141
99009116
99031355
99056743
99079730
99102594
99156985
99195945
99232022
99291463
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49492758
49485647
49516811
49508071
49540176
49530575
49562308
49553112
49585116
49574954
49607098
49597146
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49485872
49483833
49509259
49513131
49534686
49536399
49559356
49559594
49580931
49585116
49607121
49611305
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49475020
49494213
49515315
49534058
49554585
49573676
49587515
49605845
49625096
49643216
49665073
49676053
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49472777
49487360
49504250
49515242
49527865
49537664
49555153
49569433
49586114
49596615
49610297
49623656
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49472702
49484675
49501800
49512863
49528925
49540171
49557340
49572284
49590924
49604830
49619194
49629333
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49468868
49480032
49492270
49502023
49514649
49528908
49543082
49556720
49570148
49582999
49597446
49606674
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49473690
49485820
49502565
49513472
49525763
49534878
49547820
49557353
49574011
49586720
49601191
49610392
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49473390
49488811
49502206
49511610
49523832
49534419
49546962
49556560
49569333
49582973
49583982
49611506
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49473056
49487547
49502834
49515508
49532561
49548319
49564311
49576634
49595637
49609657
49622569
49638806
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
49473699
49484943
49499552
49512800
49529935
49541070
49558204
49572549
49587730
49603593
49617806
49635854
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9932608
9915042
9936754
9919190
9941066
9923600
9945466
9928008
9949754
9932392
9954200
9936542
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9933376
9915841
9937552
9919975
9941744
9924180
9935511
9928316
9946693
9932319
9954039
9936295
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9922419
9915248
9922314
9919626
9924713
9923924
9927196
9928456
9931852
9932760
9943476
9937382
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9912173
9901256
9917480
9908552
9921716
9914869
9925718
9920242
9929825
9924532
9934408
9930907
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9895936
9897194
9901259
9901479
9907644
9907769
9913622
9912856
9918824
9917641
9926030
9922157
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9894419
9896391
9898796
9900711
9903056
9905296
9907603
9909788
9911883
9913875
9912591
9917989
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9893849
9895899
9898021
9899946
9902124
9904179
9906382
9908375
9910524
9912474
9913644
9916499
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9894209
9896551
9898680
9900582
9902634
9904518
9906825
9908812
9910909
9912782
9914467
9917100
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9893942
9896005
9898117
9900472
9902672
9904649
9906745
9908864
9910844
9913932
9916479
9919298
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
9893621
9895831
9897864
9899927
9902051
9903981
9906206
9908318
9910476
9912581
9914535
9916948
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947555
4948404
4949536
4950358
4951561
4952374
4953560
4954402
4955480
4956322
4976984
4958342
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947027
4947947
4949070
4949971
4951110
4952014
4953167
4954042
4955143
4956035
4976801
4958096
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946954
4947998
4949134
4950068
4951257
4952229
4953372
4954235
4955327
4956230
4977052
4958246
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946943
4947852
4948992
4949957
4951026
4951934
4953013
4953911
4954968
4955919
4976722
4957834
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946823
4947865
4948959
4949914
4950979
4951891
4952973
4953928
4954949
4955873
4976690
4957858
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946863
4948018
4949187
4950124
4951232
4952176
4953262
4954186
4955255
4956450
4977348
4958409
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4947163
4948132
4949260
4950259
4951263
4952346
4953361
4954428
4955526
4956639
4977564
4958822
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946686
4947733
4948740
4949723
4950659
4951681
4952724
4953676
4954620
4955731
4976580
4957710
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946828
4947878
4948866
4949871
4950859
4951857
4952887
4953835
4954747
4955844
4976689
4957809
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
4946649
4947709
4948794
4949850
4950858
4951890
4952923
4953994
4955023
4956061
4977013
4958210
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473263
2474021
2474278
2474961
2475261
2476016
2476173
2477033
2477207
2478030
2478285
2478676
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473261
2473856
2474271
2474802
2475282
2475823
2476330
2476995
2477305
2477977
2478372
2478740
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473287
2473817
2474228
2474831
2475232
2475660
2476229
2476748
2477318
2477760
2478215
2478754
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473260
2473868
2474309
2474708
2475339
2475688
2476397
2476857
2477645
2477791
2478376
2479110
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473293
2473793
2474339
2474754
2475341
2475935
2476424
2476725
2477339
2477814
2478326
2478887
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473264
2473584
2474282
2474824
2475240
2475920
2476437
2476754
2477334
2477790
2478241
2478957
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473272
2473877
2474374
2475127
2475482
2476168
2476586
2477304
2477486
2478249
2478624
2479280
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473404
2474110
2474489
2475204
2475596
2476152
2476640
2477378
2477742
2478362
2478768
2479238
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473451
2474213
2474454
2475054
2475386
2476015
2476315
2476974
2477387
2478028
2478460
2478883
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2473290
2473826
2474276
2474905
2475337
2475684
2476312
2476874
2477383
2477658
2478307
2478850
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_7, various rates, auto polarity on, data polarity 0, PN6
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989100
989508
989484
989938
988137
992793
990196
990686
990982
991165
951696
991547
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989198
989170
989694
989886
991911
992809
990416
990744
990822
991097
951645
991538
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
260
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989282
989754
989690
989731
992396
992828
990530
990760
990569
991056
951687
991313
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989322
989547
989832
990500
992650
992877
990531
990803
991350
991144
951721
991635
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
259
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989334
989495
989757
990005
992886
992794
990476
990564
990997
991080
965454
991602
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
990203
989918
989759
989857
992631
992776
990514
990742
990877
991132
991725
991294
------------------errs----------------------------
360
0
0
0
0
0
0
0
0
0
135
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989709
989568
989698
989927
991959
992738
990467
991191
990743
991062
990913
992012
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989372
989474
989691
989889
992789
992786
990465
990746
990985
990679
991197
991520
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
263
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989406
989405
989758
989893
992201
992801
990528
990900
990994
991165
991251
991477
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
989339
989549
989796
989586
992413
992835
990521
990852
990443
991164
991310
991577
------------------errs----------------------------
64
0
0
0
0
0
0
0
0
0
260
0
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
----------------------reverse dir----------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_8r reverse direction, various rates, auto polarity on, data polarity 0
rate = 50M
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500438900
500528145
501013196
501069636
501529788
501581361
502321407
502315999
502711019
502766938
503168448
503304854
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506337831
506513870
506862117
507100395
507282360
507578040
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500538507
500642276
501111158
501170819
501669913
501765929
502211474
502238972
502694362
502850214
503417754
503715868
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507641702
507869351
508138979
508371787
508627150
508894243
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500586009
500654242
501314269
501412369
501947238
502151891
502682167
502757038
503221087
503296525
503740865
503975399
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
509559560
509911661
510182407
510434287
510682855
510872168
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500590563
500686299
501338265
501477872
501958424
502106698
502552596
502704021
503200253
503372051
503776114
504075467
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
508301118
508550950
508777702
508980568
509211671
509432616
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500987242
501372358
501665545
501806041
502042679
502249778
502503708
502687572
502915765
502973809
503479957
503770119
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507130842
507340103
507632012
507900883
508091943
508294353
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500698906
500911743
501224894
501492626
501839585
502129207
502460654
502716202
502925491
503141443
503451306
503654650
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
507311339
507644040
507869686
508103713
508337625
508867166
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500673226
500921485
501205245
501398545
501641552
501885914
502120041
502299567
502855189
503149503
503380659
503600854
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506690586
506826003
506949772
507079295
507290196
507538114
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500869177
501156230
501492415
501895663
502154698
502374266
502593706
502931698
503196024
503420772
503632381
503934398
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506911497
507111659
507319185
507533425
507747270
507948219
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500830936
501084691
501336115
501483951
501799757
501979796
502139045
502247092
502550680
502802926
503021169
503232361
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506886086
507290006
507650628
507926003
508099949
508387513
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
500669828
500883138
501194882
501388817
501623215
501803915
502039189
502236767
502464566
502655334
502922597
503146905
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
506449829
506660656
506880308
507112969
507329473
507596558
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
451045337
451237460
451420794
451582118
451764392
451940520
452184423
452342104
452509417
452720593
452884369
453066508
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455929471
456133517
456286753
456463525
456643910
456851191
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450829637
451136660
451300315
451456936
451641452
451774265
452003276
452166612
452391921
452653531
452852573
453081381
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456351816
456600481
456912498
457169994
457481584
457705792
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450645009
450901409
451187999
451404152
451791557
452244837
452626450
452861883
453198335
453546645
454184309
454444040
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
457817946
458007411
458193882
458414864
458604635
458901986
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
451128126
451338452
451522594
451701711
451885064
452116695
452366045
452491206
452744998
452930268
453128634
453344295
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456276225
456488223
456700885
456857174
457072408
457286784
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450627476
450765460
450898466
451020898
451137939
451273018
451417808
451541188
451715034
451846788
451938971
452085299
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
454773130
455008135
455252858
455527515
455792282
456018680
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450815506
450982776
451257283
451640908
451939987
452179483
452395038
452707040
452967793
453245268
453578109
453774744
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456745594
457281424
457446995
457721869
458183275
458332103
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450432499
450593727
450767714
450949586
451128649
451409351
451621067
451771209
451974950
452157564
452332549
452639931
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455337425
455540724
455760691
456018332
456209442
456393354
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450440449
450579678
450963707
451147868
451326388
451471021
451700592
451853247
452048213
452234957
452491857
452724179
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
455995209
456248410
456483992
456731658
456942986
457160315
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450596787
450850543
451133191
451372515
451640042
451899511
452170430
452406434
452667996
452933653
453135615
453513085
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
457312533
457562208
458172810
458418481
458620142
458898697
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
450658192
450974318
451142954
451337582
451586733
451774881
452004690
452200172
452413395
452630780
452872380
453112752
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
456303821
456545451
456825711
457090042
457311257
457617919
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400858363
401018743
401130118
401135876
401231851
401327920
401409676
401608478
401709817
401818476
401957333
402242948
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404869189
405010531
405314519
405572227
405695100
405867679
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400578114
400881195
401010661
401156424
401291756
401461043
401636445
401804435
401937301
402119382
402315080
402525515
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405150767
405348253
405571022
405746962
405898079
406111614
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400465037
400600958
400703545
400901637
401143753
401374467
401538185
401723069
401882736
402063015
402246840
402479988
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405058870
405230023
405345508
405425595
405497566
405604642
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400481149
400638982
400737849
400841220
400925442
401064601
401251716
401371997
401440496
401527981
401624348
401844462
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
403816028
403937254
404127764
404270884
404397786
404619210
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400458567
400639216
400831676
401005010
401143191
401343991
401480888
401633641
401793276
401982645
402167990
402385980
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404941895
405198917
405368949
405556052
405753710
405937373
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400582372
400774869
400958929
401168144
401325488
401546832
401707535
401917786
402098230
402290009
402511985
402709014
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
406557265
407024829
407502330
407723077
407952680
408386615
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400665009
400944752
401161271
401374796
401547256
401749624
401913169
402246028
402405673
402587289
402820074
403023378
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405581575
405743229
405893212
406030445
406191061
406328711
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
401376899
401574060
401762073
401950035
402124710
402327991
402495530
402687352
402877128
403061367
403263431
403462385
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
406207686
406393658
406587185
406758328
406949457
407073975
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400541519
400721909
400921108
401064030
401222938
401383638
401564393
401744446
401904802
402092312
402267750
402510358
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
405079249
405252740
405429116
405601358
405777142
405949968
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
400614885
400849583
401021014
401153644
401296514
401427275
401597971
401800634
401928614
402053687
402199889
402365982
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
404983285
405188138
405325211
405501688
405636894
405868857
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300380167
300485172
300570235
300690762
300793474
300930901
301020570
301138675
301216626
301358175
301500460
301623596
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303295459
303396162
303508834
303643550
303759144
303873678
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300470349
300640515
300768818
300906576
301006958
301148662
301267555
301387097
301506571
301647855
301790596
301952602
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303703103
303829295
303985197
304121125
304213756
304302659
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300429419
300582483
300681539
300796910
300896207
301013002
301132312
301260483
301336442
301465038
301583139
301702674
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303411226
303516592
303641907
303778846
303922077
304061779
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300329325
300432859
300515172
300626902
300687142
300795685
300881550
300974417
301049557
301181475
301248123
301348444
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302745289
302832634
302914285
303034390
303119584
303187844
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300378565
300515097
300607104
300737319
300834772
300957303
301059790
301201562
301303115
301431678
301538268
301658458
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303238461
303347195
303469469
303573011
303647816
303760237
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300331524
300430191
300502624
300601039
300667854
300769503
300844537
300943395
301009170
301107447
301177821
301278868
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302844847
302936768
303024841
303108879
303196437
303290945
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300381182
300515895
300643518
300791806
300915816
301079686
301267190
301386266
301511747
301655267
301716855
301823628
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303381176
303485053
303596837
303701320
303825606
303936120
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300431313
300626232
300708874
300813208
300930338
301060987
301147998
301173562
301256322
301405259
301484465
301682790
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303295390
303391872
303513791
303647266
303778669
303915105
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300332856
300413570
300479091
300567757
300632584
300709993
300786871
300880052
300995262
301097064
301195295
301279689
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
302864386
302955810
303096976
303213278
303295532
303388406
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
300349296
300466292
300591768
300721892
300823949
300919539
301019126
301125468
301234638
301341865
301442895
301553746
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
303204529
303331495
303432050
303577627
303686769
303798180
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200228045
200293381
200321557
200388343
200417388
200483837
200512035
200580358
200609503
200698568
200705463
200773919
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
201506583
201556592
201625770
201683874
201731122
201807319
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200228983
200291880
200324776
200392194
200421285
200499020
200529396
200611339
200625758
200689546
200723496
200795359
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
201691409
201743798
201801889
201857283
201915429
201975276
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200235349
200320247
200371385
200456110
200503743
200571699
200613965
200690552
200762091
200845975
200994760
201304815
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202585198
202882200
203258440
203697691
204142792
204648658
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200223681
200312839
200336345
200403105
200588055
200655079
200699841
200785648
200836129
200906976
200958219
201024301
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202003202
202067592
202149798
202212980
202294098
202358185
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200538525
200963029
201280809
201434260
201577310
201644101
201853726
201932599
201978837
202051749
202107226
202172175
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
203246948
203313520
203393447
203459434
203523836
203587955
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200204433
200252277
200308551
200386652
200649243
200701922
200782605
200853237
200907097
200958979
201018439
201089839
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
204839231
205152255
205480020
205787562
206107340
206416836
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200925697
201032146
201098679
201186522
201217267
201272911
201332337
201381148
201434947
201519484
201575227
201624139
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
202421941
202477002
202531747
202590825
202884079
202937023
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200242987
200307341
200382777
200488161
200773645
200841012
200903997
200965569
201019194
201097940
201117613
201402390
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
204516825
204959026
205434150
205538535
205886881
206300701
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
200212406
200307305
200391355
200480365
200518349
200574205
200642561
200696797
200759786
200841082
200873846
200937093
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
203988155
204128214
204270500
204420467
204538461
204679547
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
201389675
201755612
202006559
202051187
202149572
202216581
202386281
202585267
202999318
203181941
203341107
203483482
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
205506583
205638932
205754993
205866636
206017715
206143151
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100201172
100247965
100270318
100318975
100329310
100386325
100389512
100439169
100450699
100514985
100509866
100578610
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101027955
101057515
101085340
101110945
101139153
101167060
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100207541
100252631
100278002
100319717
100337281
100380063
100393127
100437736
100451322
100512428
100508943
100569712
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101035837
101065589
101092870
101117913
101145189
101170193
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100196457
100257687
100271167
100318393
100329804
100384664
100391333
100436759
100448184
100510023
100508631
100571878
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101030083
101060838
101086969
101115508
101143838
101169147
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100206905
100249382
100258645
100305606
100314703
100365627
100373006
100420172
100430884
100478992
100488927
100539241
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101028200
101057886
101086187
101112635
101140829
101167286
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100183638
100227595
100239285
100287918
100300010
100334981
100357378
100404614
100415070
100446291
100477341
100516795
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101103052
101129636
101159232
101187176
101255862
101292457
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100125625
100154885
100185274
100224599
100269441
100297805
100316179
100343856
100375398
100466123
100498702
100522023
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100958139
100981708
101002541
101048516
101117594
101151228
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100107654
100135117
100162697
100192972
100229719
100267138
100299004
100330150
100357327
100384908
100411463
100438314
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100851395
100878166
100906654
100935803
100963730
100986298
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100125275
100183599
100247983
100312554
100359350
100391645
100414190
100442930
100500623
100533414
100585724
100626369
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
101049361
101089672
101154264
101192247
101214377
101261269
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100120947
100146581
100176475
100229609
100261104
100297725
100341717
100380421
100412714
100457458
100493415
100516530
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100928567
100957963
100984302
101008182
101032100
101058984
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
100106096
100129145
100152545
100176316
100199516
100222593
100245285
100269689
100292833
100316817
100338925
100365111
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
100799390
100821945
100844288
100869382
100891449
100913491
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50051180
50087035
50072613
50101380
50094562
50123440
50116551
50145571
50138319
50171966
50165694
50194330
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50344552
50354606
50364634
50374623
50385210
50396113
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50048591
50060126
50072311
50097405
50096306
50120415
50120273
50145291
50143815
50167679
50166009
50190518
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50353758
50364589
50374938
50386242
50397288
50408041
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50048702
50059406
50070314
50081613
50091345
50102836
50113273
50124464
50134870
50146997
50157987
50169562
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50343006
50354176
50365076
50376117
50387414
50398091
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50053288
50069743
50082909
50099446
50115508
50127394
50143390
50159206
50175078
50191769
50208606
50220945
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50418997
50430359
50443118
50454144
50465321
50476091
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50051693
50063641
50079288
50093306
50108647
50123745
50140708
50155876
50171138
50185211
50200271
50214674
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50440377
50453973
50467190
50479489
50495105
50511230
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50060463
50072159
50084140
50096540
50108547
50120243
50132527
50144971
50156857
50167971
50180241
50192012
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50384702
50395841
50407054
50422557
50433226
50444954
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50049357
50060666
50072391
50084093
50095674
50107120
50118588
50130578
50141863
50153691
50165074
50176832
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50348863
50359412
50369587
50381260
50393051
50403033
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50053450
50071864
50087709
50103066
50118792
50137549
50153178
50169425
50184952
50201498
50217417
50233426
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50463257
50478227
50493717
50510034
50525089
50540232
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50053075
50068382
50079994
50093866
50108743
50120914
50132225
50143672
50155125
50167177
50181789
50196885
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50413344
50423916
50434332
50444629
50455444
50467475
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
50051914
50063317
50074995
50087729
50099582
50111293
50128147
50148677
50162105
50182004
50194105
50209289
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
50376780
50387517
50398882
50410097
50420842
50431600
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10029536
10051517
10033614
10057077
10037575
10059574
10041610
10063503
10045601
10067547
10049638
10071568
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10083968
10086374
10088530
10091104
10093647
10096168
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10029615
10051520
10033730
10057369
10038140
10060171
10042256
10064259
10046308
10068288
10050426
10072345
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10083894
10085893
10087853
10089808
10091843
10093867
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10029469
10033666
10033472
10045570
10037521
10042409
10041482
10060421
10045749
10060293
10049785
10067753
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10084214
10086182
10088423
10091010
10093420
10096836
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10023645
10032144
10031085
10038050
10024485
10039304
10031719
10044932
10039401
10050252
10046454
10055444
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10081158
10086482
10077610
10082518
10087463
10091816
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010520
10017496
10015171
10023760
10019227
10022479
10023745
10027939
10028115
10034074
10032750
10040925
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10066386
10068593
10070047
10072078
10074237
10076388
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010302
10012617
10015010
10017920
10019494
10021896
10024181
10026607
10028735
10030960
10033157
10035472
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10068541
10070739
10072684
10074694
10076697
10078784
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010229
10012528
10014541
10017357
10018736
10021256
10023445
10025626
10027793
10030242
10032380
10034708
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10066175
10068113
10069919
10071852
10073825
10075721
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10010044
10012345
10014441
10017485
10018678
10021032
10023157
10025433
10027523
10029635
10031633
10033722
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10064915
10066879
10068728
10070636
10072746
10074723
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10009752
10012019
10014199
10017383
10018493
10020607
10022816
10025099
10027226
10029414
10031534
10033626
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10065588
10067742
10069729
10071834
10073894
10076112
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
10009820
10012073
10014174
10017418
10018420
10020743
10022903
10025068
10027231
10029420
10031715
10033997
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
10067350
10069503
10071584
10073788
10076005
10077959
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004880
5006140
5006838
5008019
5008881
5010078
5010913
5012113
5012904
5014167
5014956
5016200
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031261
5032220
5033204
5034220
5035198
5036170
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004731
5005880
5006761
5007938
5008796
5009978
5010814
5011893
5012818
5013939
5014794
5015893
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031443
5032442
5033458
5034476
5035470
5036492
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004790
5005917
5006922
5008188
5009228
5010283
5011301
5012554
5013521
5014694
5015688
5016847
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032296
5033273
5034217
5035139
5036115
5037070
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004746
5005928
5006897
5008058
5009015
5010093
5011007
5012118
5013138
5014193
5015160
5016204
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031364
5032349
5033262
5034250
5035196
5036183
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004784
5005830
5006899
5007974
5008913
5009912
5010900
5011933
5012871
5013918
5014816
5015890
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031819
5032816
5034256
5035490
5036551
5037996
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004850
5005925
5007017
5008093
5009105
5010111
5011069
5012194
5013262
5014352
5015384
5016402
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5032194
5033194
5034129
5035143
5036231
5037236
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004664
5005659
5006626
5007692
5008752
5009810
5010823
5011831
5012881
5013915
5014885
5015884
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031210
5032180
5033286
5034255
5035180
5036168
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004610
5005674
5006637
5007663
5008641
5009652
5010681
5011680
5012665
5013658
5014774
5015800
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031056
5032088
5033041
5033995
5034929
5035897
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004609
5005648
5006616
5007648
5008759
5009818
5010807
5011773
5012817
5013825
5014820
5015795
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031417
5032387
5033355
5034319
5035281
5036241
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
5004562
5005680
5006689
5007681
5008712
5009702
5010823
5011838
5012836
5013914
5014900
5015920
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
5031584
5032586
5033576
5034593
5035605
5036574
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502299
2502830
2503145
2503815
2504375
2513318
2505388
2506015
2506370
2506913
2507474
2507979
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516070
2516476
2517262
2517850
2518371
2518965
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502185
2502604
2503267
2503818
2504583
2513309
2505443
2505878
2506546
2506773
2507600
2507887
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515640
2516191
2516850
2517236
2517885
2518409
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502371
2502808
2503567
2503861
2504508
2513315
2505524
2506097
2506543
2506665
2507574
2507884
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515656
2516254
2516711
2517224
2517733
2518234
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502429
2503005
2503529
2503871
2504510
2513428
2505575
2506024
2506646
2507112
2507714
2508128
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516336
2517022
2517448
2517941
2518424
2518977
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502303
2502719
2503304
2503766
2504425
2513248
2505476
2505866
2506676
2507328
2507791
2508245
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516914
2517603
2518178
2518666
2519148
2519606
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502526
2503075
2503451
2503893
2504286
2513366
2505386
2505894
2506450
2507212
2507456
2507906
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515782
2516193
2516563
2517146
2517628
2518093
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502282
2502986
2503418
2504042
2504528
2513744
2505792
2506242
2506777
2507345
2507932
2508737
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2516847
2517215
2517737
2518306
2518774
2519317
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502128
2502573
2503259
2503854
2504386
2513312
2505319
2505982
2506368
2507038
2507353
2507829
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515457
2516009
2516634
2517039
2517593
2518095
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502236
2502679
2503317
2503796
2504324
2513307
2505396
2506148
2506591
2506805
2507552
2507886
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2515689
2516202
2516676
2517251
2517856
2518301
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
2502447
2502953
2503532
2503823
2504508
2513333
2505547
2506018
2506591
2506866
2507568
2507981
------------------errs----------------------------
0
0
0
0
0
0
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
2517451
2518080
2518728
2519263
2519870
2520479
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_8r, various rates, auto polarity on, data polarity 0
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001217
1001048
1001258
1001184
1001963
961860
1002558
1002009
1002537
1002500
1003019
1002713
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006350
1006279
1006725
1007125
1006904
1007182
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000956
1000667
1001309
1001484
1001704
980563
1002033
1002122
1002539
1002563
1002974
1003653
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
264
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006297
1006449
1006648
1006781
1006999
1007270
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000939
1001539
1001297
1001503
1001718
1001431
1002193
1002297
1002558
1003453
1002956
1002945
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006265
1006410
1006611
1006870
1007027
1007201
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000384
1001316
1001143
1001504
1002027
1001818
1002098
1002288
1002462
1003186
1002874
1002962
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
274
--------------LINETEST IN----------------------------
------------------bits----------------------------
1005624
1006252
1006727
1006675
1006850
1007052
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000928
1001202
1001295
1001477
1001723
1001878
1002094
1002284
1002003
1002545
1002657
1003100
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006211
1006369
1006601
1006774
1006527
1006995
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001023
1000571
1001386
1001518
1001682
1001949
1002118
1002353
1002594
1002623
1002995
1002995
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
269
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006343
1006466
1006558
1006747
1007010
1007195
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000914
1001261
1001398
1001502
1001381
1001892
1001752
1002289
1002561
1002618
1002949
1002953
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006137
1006401
1006183
1006399
1006949
1007126
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000987
1001220
1001335
1001485
1002030
1001875
1002607
1002285
1002595
1002804
1002910
1002934
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
260
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006180
1006355
1006843
1007205
1006978
1007077
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1000939
1000894
1001279
1001476
1001728
1001879
1002147
1002278
1002489
1002588
1002898
1003771
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
0
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006548
1006696
1006969
1007194
1007317
1007519
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------PCMOUT BERT----------------------------
------------------bits----------------------------
1001088
1001444
1001593
1001496
1001722
1001923
1002124
1002342
1002674
1003251
1002975
1003000
------------------errs----------------------------
0
0
0
0
0
64
0
0
0
0
0
275
--------------LINETEST IN----------------------------
------------------bits----------------------------
1006454
1006733
1006633
1006839
1007147
1007226
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
----------------------line test----------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_6 line test, various rates, auto polarity on, data polarity 1
rate = 50M
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262630
250321748
250375403
250430055
250488804
250535977
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250277122
250323950
250370496
250418777
250466219
250513524
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264915
250312543
250358668
250406222
250452643
250499496
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265419
250312632
250359584
250404823
250450665
250496730
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265295
250312529
250361991
250409810
250457499
250504072
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264785
250311070
250356875
250403986
250451150
250502550
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267272
250314138
250361530
250408474
250456345
250503614
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267421
250314195
250361892
250408912
250456200
250502493
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266346
250313404
250360816
250408646
250456062
250502464
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264649
250312520
250359939
250408542
250454475
250503143
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265984
250312528
250358173
250403542
250451469
250499258
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265916
250312082
250358569
250403528
250451357
250498359
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265132
250310788
250357310
250408720
250457449
250504560
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269289
250317326
250363409
250410726
250456085
250504634
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265911
250313277
250360642
250408469
250454498
250500872
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265451
250311138
250357898
250403912
250450078
250495484
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265173
250323032
250377398
250430371
250478337
250553646
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250277522
250323707
250371070
250419200
250471518
250520912
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264099
250309480
250355030
250409855
250457588
250503284
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269737
250316761
250363395
250410204
250458131
250505416
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265287
250312201
250359849
250406882
250455816
250502385
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264620
250312789
250359708
250408568
250455326
250502425
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267605
250314608
250360623
250407707
250454216
250501454
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250279245
250330457
250376602
250422678
250467995
250518593
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250275276
250322975
250368945
250414667
250460720
250509597
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262894
250314308
250365106
250417802
250474138
250520302
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266434
250313667
250360866
250406915
250454921
250503914
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264252
250310129
250357906
250403756
250451715
250501167
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250283430
250348240
250408893
250478071
250545232
250621512
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264011
250312397
250359584
250406385
250452229
250499874
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250272280
250318832
250368982
250416736
250462373
250508787
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265984
250313263
250361503
250409321
250455060
250501386
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267782
250315563
250362818
250421242
250474240
250527001
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267622
250314462
250361250
250407074
250453164
250499658
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267248
250315435
250362848
250408920
250455079
250502084
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266869
250316100
250363460
250410036
250455855
250501476
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269438
250315103
250361962
250408279
250455301
250501485
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269815
250317059
250363972
250412172
250459511
250506147
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264739
250311783
250360342
250406336
250453776
250501891
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264279
250311266
250357672
250402723
250449686
250497670
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265655
250313128
250361504
250409286
250456187
250505380
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263917
250316350
250363804
250409680
250456915
250503750
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265139
250312684
250360422
250407777
250454535
250502223
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265084
250311073
250357830
250403694
250451819
250500229
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267023
250313972
250361907
250410368
250457425
250504532
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265814
250314817
250363244
250410711
250457830
250504563
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263733
250311710
250357641
250403999
250450095
250496647
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265862
250312258
250359369
250406871
250454785
250502253
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264968
250312420
250358664
250404759
250451924
250500626
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264189
250311454
250357935
250404901
250453992
250502506
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266294
250314304
250361489
250408096
250453635
250501105
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267191
250315346
250361886
250410055
250456800
250505285
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263172
250311519
250361792
250409659
250455703
250502147
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265133
250311414
250358506
250404704
250449997
250495992
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268190
250315698
250362696
250408250
250455846
250504141
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265935
250314198
250360666
250407140
250454340
250504132
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265519
250313180
250358726
250406007
250452326
250499918
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265900
250312385
250358836
250404764
250451172
250499281
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263101
250309804
250355481
250406903
250453766
250500146
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269740
250319047
250374450
250430681
250479308
250527272
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265803
250315314
250363664
250410802
250458984
250507483
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250296786
250345967
250394774
250443074
250490432
250534792
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264898
250313703
250362001
250410454
250457622
250505609
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266184
250316224
250365818
250425387
250483572
250543188
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266869
250313428
250360913
250414476
250462920
250509655
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264220
250311993
250358627
250405181
250453753
250499890
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265771
250314097
250360356
250407234
250454340
250501919
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269177
250316196
250363812
250409382
250455894
250503013
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267034
250314520
250361133
250407619
250454211
250499665
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264976
250317307
250376435
250423194
250471029
250519918
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265091
250312329
250358040
250405471
250452406
250499166
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266201
250313552
250359633
250405925
250453241
250501309
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266202
250314413
250362498
250408257
250454600
250500501
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267328
250315868
250362569
250409271
250455092
250502396
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266181
250313320
250360830
250408386
250455003
250502056
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264933
250313886
250362313
250409326
250458233
250505370
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264055
250311865
250357783
250411100
250458957
250506740
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250270292
250316277
250362580
250408915
250455738
250502924
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264204
250309870
250357083
250403140
250449671
250523998
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266291
250313457
250360733
250406513
250453216
250498710
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265696
250312624
250359664
250407161
250454442
250500136
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264390
250313210
250359548
250411524
250459445
250505245
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264259
250316189
250365004
250411918
250458286
250504369
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266113
250325951
250384949
250434608
250487871
250535658
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250276952
250323485
250370027
250414007
250461447
250507353
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266125
250313613
250359842
250406550
250454209
250500792
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265053
250311978
250358478
250405116
250454231
250500653
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266932
250313960
250360048
250407479
250455200
250501515
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250260476
250306715
250351945
250398473
250444705
250490233
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266015
250313014
250359957
250407969
250459283
250504436
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250270461
250316848
250365963
250413577
250468405
250515089
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250283561
250329477
250377442
250431142
250479336
250525654
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265037
250311478
250359125
250406479
250452413
250499555
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264944
250315332
250362802
250410635
250457367
250503487
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265518
250316594
250365631
250412716
250460863
250507800
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250280961
250327693
250376192
250423692
250470882
250517522
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265212
250312823
250359957
250406250
250451779
250497885
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263741
250315796
250364368
250410189
250456133
250501909
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250282740
250328761
250375052
250420152
250464575
250510528
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262297
250307936
250357655
250407255
250456484
250503221
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_6, various rates, auto polarity on, data polarity 1
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265608
250313779
250361304
250407605
250454424
250500134
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264183
250324079
250377749
250427713
250474310
250521591
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250275404
250322570
250369215
250414697
250461276
250506799
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266486
250314109
250361551
250409053
250458928
250505698
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262729
250315888
250367543
250425379
250477121
250529866
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266635
250314407
250361147
250408965
250455123
250501965
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267287
250323657
250374691
250421030
250470489
250519481
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250275555
250322546
250368529
250415774
250463567
250511160
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265736
250311158
250357064
250403031
250453961
250500499
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250269111
250316080
250363299
250410390
250457636
250504056
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
noninverted
noninverted
noninverted
noninverted
noninverted
noninverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-----------------line test. reverse dir----------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_6r line test, various rates, auto polarity on, data polarity 0
rate = 50M
-------------------------------------------------------------
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 50000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263896
250311584
250359778
250408422
250454258
250500349
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
2
2
2
2
2
2
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262785
250308948
250356033
250402217
250449235
250493722
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
3
3
3
3
3
3
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267828
250315799
250366262
250415011
250461777
250508504
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
4
4
4
4
4
4
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262250
250310836
250357988
250405591
250451171
250496924
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
5
5
5
5
5
5
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263140
250310739
250358909
250405091
250452355
250498014
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
6
6
6
6
6
6
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262879
250312322
250358838
250406543
250452385
250499910
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
7
7
7
7
7
7
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262275
250311669
250358630
250405198
250451287
250498701
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
8
8
8
8
8
8
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264385
250311086
250358378
250404112
250450568
250496159
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
9
9
9
9
9
9
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263631
250315698
250363516
250410814
250458939
250511177
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
10
10
10
10
10
10
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262749
250310782
250358259
250404121
250450463
250499365
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
11
11
11
11
11
11
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 45000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262111
250308707
250355604
250402282
250449793
250497667
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
12
12
12
12
12
12
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262941
250309869
250359429
250411178
250460031
250506198
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
13
13
13
13
13
13
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266568
250315234
250361916
250409815
250457611
250505045
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
14
14
14
14
14
14
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250260294
250306272
250351843
250399389
250445908
250494823
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
15
15
15
15
15
15
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261940
250314675
250363970
250412126
250474631
250527623
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
16
16
16
16
16
16
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250282389
250327988
250374734
250420738
250467041
250513554
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
17
17
17
17
17
17
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266976
250314439
250362563
250410344
250457347
250502831
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
18
18
18
18
18
18
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263042
250317446
250374656
250438374
250492641
250537141
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
19
19
19
19
19
19
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250313045
250359440
250406213
250454605
250501375
250546647
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
20
20
20
20
20
20
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262804
250309678
250355212
250403988
250450217
250496315
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
21
21
21
21
21
21
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 40000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265574
250313033
250360384
250407579
250453209
250500781
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
22
22
22
22
22
22
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267950
250314448
250364591
250421710
250475779
250533595
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
23
23
23
23
23
23
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250270586
250318793
250365672
250411945
250458762
250507111
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
24
24
24
24
24
24
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262915
250311432
250358131
250404488
250451625
250499188
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
25
25
25
25
25
25
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264795
250312024
250358502
250404308
250453792
250501459
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
26
26
26
26
26
26
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266747
250316108
250362684
250410379
250456181
250504798
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
27
27
27
27
27
27
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264452
250313232
250360469
250407196
250453793
250501251
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
28
28
28
28
28
28
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263710
250310305
250357050
250404710
250452487
250498832
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
29
29
29
29
29
29
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262157
250310071
250357426
250404742
250450616
250496690
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
30
30
30
30
30
30
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262374
250308975
250358387
250406132
250453878
250500455
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
31
31
31
31
31
31
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 30000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266158
250314526
250362090
250409099
250456587
250504200
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
32
32
32
32
32
32
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262950
250309559
250355994
250401278
250448877
250495065
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
33
33
33
33
33
33
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261301
250309041
250357726
250404788
250452984
250501531
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
34
34
34
34
34
34
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262725
250309166
250356501
250402127
250450155
250496066
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
35
35
35
35
35
35
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262980
250310566
250358169
250405305
250453462
250500081
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
36
36
36
36
36
36
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263162
250309926
250355052
250401859
250447900
250494442
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
37
37
37
37
37
37
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264856
250312901
250360196
250411268
250458830
250506251
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
38
38
38
38
38
38
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262853
250310345
250357804
250404828
250450813
250497963
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
39
39
39
39
39
39
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267097
250315179
250361257
250407836
250454615
250501667
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
40
40
40
40
40
40
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262485
250309760
250355024
250402973
250448746
250496006
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
41
41
41
41
41
41
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 20000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261553
250308438
250355881
250403699
250452228
250519047
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
42
42
42
42
42
42
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262716
250309985
250357137
250403358
250448693
250494942
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
43
43
43
43
43
43
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263957
250311353
250358258
250406544
250454493
250502926
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
44
44
44
44
44
44
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263433
250310315
250357439
250413417
250466975
250513024
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
45
45
45
45
45
45
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250287166
250336664
250384906
250431854
250479323
250526501
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
46
46
46
46
46
46
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268260
250317440
250364816
250412305
250458502
250505699
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
47
47
47
47
47
47
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268769
250316726
250362589
250408871
250457535
250505514
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
48
48
48
48
48
48
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263910
250310529
250357861
250406176
250454967
250503815
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
49
49
49
49
49
49
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263700
250310911
250357341
250404416
250451354
250497281
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
50
50
50
50
50
50
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250282833
250330371
250378476
250425267
250471493
250517023
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
51
51
51
51
51
51
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 10000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263796
250310236
250358210
250405253
250466183
250515942
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
52
52
52
52
52
52
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266653
250312969
250361850
250408147
250454853
250500427
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
53
53
53
53
53
53
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261302
250313934
250361972
250410630
250458149
250504974
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
54
54
54
54
54
54
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250278137
250326820
250373680
250419849
250464819
250511255
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
55
55
55
55
55
55
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262875
250309378
250356776
250402586
250448735
250496867
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
56
56
56
56
56
56
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267947
250327387
250384198
250449201
250509194
250567259
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
57
57
57
57
57
57
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263492
250311112
250358537
250406769
250453022
250499569
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
58
58
58
58
58
58
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263277
250311925
250358480
250405579
250454575
250502302
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
59
59
59
59
59
59
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265393
250311917
250360407
250409029
250457347
250505756
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
60
60
60
60
60
60
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268764
250318195
250370556
250420816
250470852
250522020
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
61
61
61
61
61
61
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 5000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263223
250311164
250357640
250403190
250450286
250496600
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
62
62
62
62
62
62
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262770
250311280
250357580
250403823
250450514
250497038
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
63
63
63
63
63
63
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262538
250310983
250358339
250405440
250451628
250498435
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
64
64
64
64
64
64
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261436
250308091
250355753
250403232
250451471
250497764
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
65
65
65
65
65
65
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261519
250308280
250354252
250401548
250447691
250494276
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
66
66
66
66
66
66
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266446
250313372
250360646
250407916
250454134
250500333
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
67
67
67
67
67
67
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250265536
250311773
250361340
250409899
250466485
250519861
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
68
68
68
68
68
68
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263681
250311662
250358779
250406831
250453935
250501175
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
69
69
69
69
69
69
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267440
250315214
250362159
250408022
250454447
250501928
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
70
70
70
70
70
70
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262212
250311636
250358490
250405521
250476107
250525214
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
71
71
71
71
71
71
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 1000000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264440
250312041
250360684
250407268
250454525
250501258
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
72
72
72
72
72
72
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263441
250310386
250357917
250405117
250450698
250499257
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
73
73
73
73
73
73
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250298786
250345571
250398458
250446518
250494359
250540087
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
74
74
74
74
74
74
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264698
250321862
250387995
250438019
250500644
250558376
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
75
75
75
75
75
75
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250260483
250306563
250352576
250399504
250445290
250491532
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
76
76
76
76
76
76
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262266
250308567
250356572
250402927
250448735
250493804
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
77
77
77
77
77
77
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262277
250309903
250356834
250404502
250449831
250495555
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
78
78
78
78
78
78
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263633
250312474
250361078
250407913
250454501
250501650
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
79
79
79
79
79
79
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264352
250312491
250360744
250407425
250454973
250501355
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
80
80
80
80
80
80
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262830
250309630
250355816
250401174
250447375
250492905
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
81
81
81
81
81
81
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 500000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261718
250308872
250365646
250420593
250476676
250529699
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
82
82
82
82
82
82
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262641
250312088
250359310
250406073
250452325
250500726
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
83
83
83
83
83
83
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250261477
250306897
250352401
250397701
250443934
250491879
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
84
84
84
84
84
84
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263071
250310241
250358048
250404758
250456817
250504710
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
85
85
85
85
85
85
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250331600
250377976
250424386
250471438
250516885
250562304
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
86
86
86
86
86
86
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263986
250310908
250358307
250405241
250451619
250497232
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
87
87
87
87
87
87
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250257879
250303935
250352613
250398525
250445185
250492068
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
88
88
88
88
88
88
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268221
250316102
250362678
250408939
250456016
250503505
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
89
89
89
89
89
89
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263259
250310118
250358193
250407073
250455369
250502212
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
90
90
90
90
90
90
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267012
250313271
250360930
250409823
250456001
250502306
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
91
91
91
91
91
91
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 250000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263680
250314891
250362737
250411346
250465338
250512927
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
92
92
92
92
92
92
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250275409
250321943
250367920
250412997
250459622
250506678
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
93
93
93
93
93
93
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250324025
250372864
250420818
250468412
250515548
250561915
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
94
94
94
94
94
94
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263852
250317684
250373416
250422156
250469953
250518749
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
95
95
95
95
95
95
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262028
250309412
250357042
250403756
250450800
250498238
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
96
96
96
96
96
96
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250262366
250310431
250356003
250403486
250449183
250498020
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
97
97
97
97
97
97
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250259456
250306998
250353726
250401400
250449056
250496499
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
98
98
98
98
98
98
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263215
250315100
250362788
250408923
250456223
250501805
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
99
99
99
99
99
99
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266716
250315262
250362124
250408095
250455295
250501419
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
100
100
100
100
100
100
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263027
250310770
250357657
250404958
250452276
250499560
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
101
101
101
101
101
101
-------------------------------------------------------------
bert_test_6r, various rates, auto polarity on, data polarity 0
rate = 100000
-------------------------------------------------------------
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250264855
250312445
250359398
250405221
250452434
250498170
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
102
102
102
102
102
102
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268997
250316296
250363328
250409776
250457844
250505193
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
103
103
103
103
103
103
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250268100
250314925
250362676
250409314
250455970
250501799
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
104
104
104
104
104
104
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266351
250321828
250374800
250428700
250477912
250524701
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
105
105
105
105
105
105
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250288811
250337116
250385640
250435722
250483045
250530268
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
106
106
106
106
106
106
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250266981
250313662
250360595
250406494
250452179
250497475
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
107
107
107
107
107
107
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250329977
250379186
250425492
250473962
250520484
250568101
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
108
108
108
108
108
108
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250263872
250312240
250359394
250406788
250454004
250501978
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
109
109
109
109
109
109
-----polarity = 1--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250267821
250314127
250360569
250406743
250454083
250501524
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
at the FPGA pins: data changes on falling edge
---------------polarity changes--------------------------
110
110
110
110
110
110
-----polarity = 0--------------------------------------------------
--------------LINETEST IN----------------------------
------------------bits----------------------------
250331677
250380304
250430621
250479488
250526486
250573194
------------------errs----------------------------
0
0
0
0
0
0
------------------sync----------------------------
sync
sync
sync
sync
sync
sync
------------------inv----------------------------
inverted
inverted
inverted
inverted
inverted
inverted
------------------pcmin clock polarity-------------------------
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
at the FPGA pins: data changes on rising edge
---------------polarity changes--------------------------
111
111
111
111
111
111
