module gate3(A, B, C, X);

input A, B, C;
output X;
wire T1, T2;

xor (T1, A, B);
xnor (T2, B, C);
and (X, T1, T2, C);

end 
endmodule