#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  4 15:02:55 2022
# Process ID: 10764
# Current directory: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20200 D:\FPGA_Development\Image-Desampling-FPGA\ModuleTestBenches\TempProject.xpr
# Log file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/vivado.log
# Journal file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 800.512 ; gain = 66.820
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" Line 1. Module TopModule doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of state has changed to   2
The value of state has changed to   3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 853.527 ; gain = 19.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of state has changed to   2
The value of state has changed to   3
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 860.703 ; gain = 0.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of state has changed to   2
The value of state has changed to   3
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 869.605 ; gain = 5.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to  X
The value of state has changed to   2
The value of DinPC has changed to  Z
The value of state has changed to   3
The value of DinPC has changed to  Z
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 869.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to zxxx
The value of state has changed to   2
The value of DinPC has changed to z000
The value of state has changed to   3
The value of DinPC has changed to z100
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 869.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to zxxx
The value of state has changed to   2
The value of DinPC has changed to z000
The value of state has changed to   3
The value of DinPC has changed to z100
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 872.391 ; gain = 2.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to zxxx
The value of state has changed to   2
The value of DinPC has changed to z000
The value of state has changed to   3
The value of DinPC has changed to z100
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 878.078 ; gain = 5.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port Din [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:35]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to zxxx
The value of state has changed to   2
The value of DinPC has changed to z000
The value of state has changed to   3
The value of DinPC has changed to z100
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 879.418 ; gain = 0.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim/xsim.dir/pc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul  4 15:40:46 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 883.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_tb_behav -key {Behavioral:sim_1:Functional:pc_tb} -tclbatch {pc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to 0000
The value of DinPC has changed to 0001
The value of DinPC has changed to 0010
The value of DinPC has changed to 0011
The value of DinPC has changed to 0100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 889.551 ; gain = 5.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 891.770 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_tb_behav -key {Behavioral:sim_1:Functional:pc_tb} -tclbatch {pc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of Din has changed to  0
The value of DinPC has changed to 0000
The value of Din has changed to  1
The value of DinPC has changed to 0001
The value of Din has changed to  2
The value of DinPC has changed to 0010
The value of Din has changed to  3
The value of DinPC has changed to 0011
The value of Din has changed to  4
The value of DinPC has changed to 0100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 892.059 ; gain = 0.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_tb_behav -key {Behavioral:sim_1:Functional:pc_tb} -tclbatch {pc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of Din has changed to 0
The value of DinPC has changed to 000
The value of Din has changed to 1
The value of DinPC has changed to 001
The value of Din has changed to 2
The value of DinPC has changed to 010
The value of Din has changed to 3
The value of DinPC has changed to 011
The value of Din has changed to 4
The value of DinPC has changed to 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 893.008 ; gain = 0.949
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of state has changed to   3
The value of DinPC has changed to 100
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 905.973 ; gain = 8.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of address has changed to      x
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 908.520 ; gain = 2.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of address has changed to      x
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 909.418 ; gain = 0.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to 000
The value of state has changed to   2
The value of d has changed to      X
The value of address has changed to      x
The value of fetch has changed to 1
The value of DinPC has changed to 100
The value of state has changed to   3
The value of address has changed to      0
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.391 ; gain = 0.973
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of address has changed to      x
The value of fetch has changed to 1
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   3
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 911.918 ; gain = 1.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of address has changed to      x
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 913.234 ; gain = 1.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of address has changed to      x
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of state has changed to   4
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 915.586 ; gain = 2.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of state has changed to   4
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 918.926 ; gain = 3.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of address has changed to      x
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of state has changed to   4
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 918.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
here 1,x
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of state has changed to   4
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 919.629 ; gain = 0.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
here 1,0
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of state has changed to   4
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 920.723 ; gain = 1.055
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
here 1,0
The value of state has changed to   2
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   3
The value of DinPC has changed to 100
The value of state has changed to   4
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 921.355 ; gain = 0.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
here 1,0
The value of state has changed to   3
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 923.891 ; gain = 2.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
here 1,x
The value of state has changed to   3
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1063.703 ; gain = 138.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
here 1,x
The value of state has changed to   3
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.289 ; gain = 0.586
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/pro_tb/test/Pro/PC/Din}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
here 1,x
The value of state has changed to   3
The value of DinPC has changed to 000
The value of d has changed to      X
The value of fetch has changed to 1
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1069.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1069.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1069.656 ; gain = 0.000
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/start_sig}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/PC_SIG}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/state}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/pc_sig}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/PC/Din}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/PC/Dout}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/PC/clk}} 
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/clk}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1071.551 ; gain = 0.000
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/Din}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1071.559 ; gain = 0.000
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Iram/fetch}} {{/pro_tb/test/Iram/address}} {{/pro_tb/test/Iram/Dout}} {{/pro_tb/test/Iram/ADDRESS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.273 ; gain = 1.660
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Iram/memory[0]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of Din has changed to   x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.652 ; gain = 0.000
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/pro_tb/test/Pro/CU/ir}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] Din is not declared [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v:119]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1084.602 ; gain = 3.949
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/CU/ir}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/CU/start_sig}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/CU/pc_sig}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/CU/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.117 ; gain = 0.000
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Iram/Dout}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Iram/ADDRESS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1086.117 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.117 ; gain = 0.000
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/AC/Din}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/AC/Dout}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/MAR/Din}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/MAR/Dout}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.117 ; gain = 0.000
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/ALU/operation}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/ALU/data}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/ALU/A}} 
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/ALU/B}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.656 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.656 ; gain = 0.000
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/pro_tb/test/Pro/CU/alu_sig}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1086.656 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.711 ; gain = 0.055
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.387 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
CLAC called
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9128b449f66d41ad943581e246ffc12b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port load_decode_sig [D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/DMemory.v" Line 1. Module DMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/PCRegister.v" Line 1. Module PCRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MOutRegister.v" Line 1. Module MOutRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/MDRegister.v" Line 1. Module MDRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/SRegister.v" Line 1. Module SRegister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.MOutRegister
Compiling module xil_defaultlib.MDRegister
Compiling module xil_defaultlib.SRegister
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
The value of DinPC has changed to xxx
The value of state has changed to   1
The value of DinPC has changed to 100
The value of d has changed to      X
The value of fetch has changed to 1
here 1,4
The value of state has changed to   3
The value of DinPC has changed to 000
The value of address has changed to      0
The value of d has changed to      1
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
CLAC called
The value of state has changed to   3
The value of DinPC has changed to 001
The value of fetch has changed to 1
The value of address has changed to      1
The value of d has changed to     37
The value of state has changed to   4
The value of DinPC has changed to 100
The value of fetch has changed to 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1090.617 ; gain = 0.000
