#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564493f8de70 .scope module, "banco_initial_logic" "banco_initial_logic" 2 4;
 .timescale 0 0;
P_0x564493fa3750 .param/l "address_width" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x564493fa3790 .param/l "data_width" 0 2 7, +C4<00000000000000000000000000000110>;
v0x564493f99520_0 .net "almost_empty_fifo_VC0", 0 0, L_0x564493fde7b0;  1 drivers
v0x564493fcc420_0 .net "almost_empty_fifo_VC1", 0 0, L_0x564493fdf440;  1 drivers
v0x564493fcc4e0_0 .net "almost_full_fifo_VC0", 0 0, L_0x564493fde9e0;  1 drivers
v0x564493fcc580_0 .net "almost_full_fifo_VC1", 0 0, L_0x564493fdf700;  1 drivers
v0x564493fcc620_0 .net "clk", 0 0, v0x564493fcb370_0;  1 drivers
v0x564493fcc6c0_0 .net "data_in", 5 0, v0x564493fcb460_0;  1 drivers
v0x564493fcc760_0 .net "data_out_VC0", 5 0, v0x564493fc4a00_0;  1 drivers
v0x564493fcc800_0 .net "data_out_VC1", 5 0, v0x564493fc6910_0;  1 drivers
v0x564493fcc8c0_0 .net "empty_fifo_VC0", 0 0, L_0x564493fde140;  1 drivers
v0x564493fcc9f0_0 .net "empty_fifo_VC1", 0 0, L_0x564493fdeee0;  1 drivers
v0x564493fcca90_0 .net "error_VC0", 0 0, L_0x564493fde3b0;  1 drivers
v0x564493fccb30_0 .net "error_VC1", 0 0, L_0x564493fdf150;  1 drivers
v0x564493fccbd0_0 .net "full_fifo_VC0", 0 0, L_0x564493fdde80;  1 drivers
v0x564493fccc70_0 .net "full_fifo_VC1", 0 0, L_0x564493fdec20;  1 drivers
v0x564493fccd10_0 .net "pop_VC0_fifo", 0 0, v0x564493fcbca0_0;  1 drivers
v0x564493fccdb0_0 .net "pop_VC1_fifo", 0 0, v0x564493fcbd90_0;  1 drivers
v0x564493fcce50_0 .net "reset", 0 0, v0x564493fcbe80_0;  1 drivers
v0x564493fcd000_0 .net "wr_enable", 0 0, v0x564493fcc030_0;  1 drivers
S_0x564493fa0370 .scope module, "initial_logic1" "initial_logic" 2 25, 3 7 0, S_0x564493f8de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 6 "data_in"
    .port_info 4 /INPUT 1 "pop_VC0_fifo"
    .port_info 5 /INPUT 1 "pop_VC1_fifo"
    .port_info 6 /OUTPUT 1 "full_fifo_VC0"
    .port_info 7 /OUTPUT 1 "empty_fifo_VC0"
    .port_info 8 /OUTPUT 1 "almost_full_fifo_VC0"
    .port_info 9 /OUTPUT 1 "almost_empty_fifo_VC0"
    .port_info 10 /OUTPUT 1 "error_VC0"
    .port_info 11 /OUTPUT 6 "data_out_VC0"
    .port_info 12 /OUTPUT 1 "full_fifo_VC1"
    .port_info 13 /OUTPUT 1 "empty_fifo_VC1"
    .port_info 14 /OUTPUT 1 "almost_full_fifo_VC1"
    .port_info 15 /OUTPUT 1 "almost_empty_fifo_VC1"
    .port_info 16 /OUTPUT 1 "error_VC1"
    .port_info 17 /OUTPUT 6 "data_out_VC1"
P_0x564493fa3630 .param/l "address_width" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x564493fa3670 .param/l "data_width" 0 3 8, +C4<00000000000000000000000000000110>;
v0x564493fc9270_0 .net "almost_empty_fifo", 0 0, L_0x564493fdd8e0;  1 drivers
v0x564493fc9360_0 .net "almost_empty_fifo_VC0", 0 0, L_0x564493fde7b0;  alias, 1 drivers
v0x564493fc9430_0 .net "almost_empty_fifo_VC1", 0 0, L_0x564493fdf440;  alias, 1 drivers
v0x564493fc9530_0 .net "almost_full_fifo", 0 0, L_0x564493fddc40;  1 drivers
v0x564493fc9600_0 .net "almost_full_fifo_VC0", 0 0, L_0x564493fde9e0;  alias, 1 drivers
v0x564493fc96a0_0 .net "almost_full_fifo_VC1", 0 0, L_0x564493fdf700;  alias, 1 drivers
v0x564493fc9790_0 .net "clk", 0 0, v0x564493fcb370_0;  alias, 1 drivers
v0x564493fc9830_0 .net "data_in", 5 0, v0x564493fcb460_0;  alias, 1 drivers
v0x564493fc98d0_0 .net "data_in_demux_initial", 5 0, v0x564493fc89b0_0;  1 drivers
v0x564493fc9970_0 .net "data_out_VC0", 5 0, v0x564493fc4a00_0;  alias, 1 drivers
v0x564493fc9a10_0 .net "data_out_VC1", 5 0, v0x564493fc6910_0;  alias, 1 drivers
v0x564493fc9ab0_0 .net "data_out_demux_initial_vc0", 5 0, v0x564493fc2f40_0;  1 drivers
v0x564493fc9ba0_0 .net "data_out_demux_initial_vc1", 5 0, v0x564493fc3030_0;  1 drivers
v0x564493fc9c90_0 .net "empty_fifo_VC0", 0 0, L_0x564493fde140;  alias, 1 drivers
v0x564493fc9d30_0 .net "empty_fifo_VC1", 0 0, L_0x564493fdeee0;  alias, 1 drivers
v0x564493fc9dd0_0 .net "empty_main_fifo", 0 0, L_0x564493fdd3f0;  1 drivers
v0x564493fc9ec0_0 .net "error", 0 0, L_0x564493fdd670;  1 drivers
v0x564493fca070_0 .net "error_VC0", 0 0, L_0x564493fde3b0;  alias, 1 drivers
v0x564493fca110_0 .net "error_VC1", 0 0, L_0x564493fdf150;  alias, 1 drivers
v0x564493fca1e0_0 .net "full_fifo", 0 0, L_0x564493fdd170;  1 drivers
v0x564493fca2b0_0 .net "full_fifo_VC0", 0 0, L_0x564493fdde80;  alias, 1 drivers
v0x564493fca380_0 .net "full_fifo_VC1", 0 0, L_0x564493fdec20;  alias, 1 drivers
v0x564493fca450_0 .net "pop_VC0_fifo", 0 0, v0x564493fcbca0_0;  alias, 1 drivers
v0x564493fca520_0 .net "pop_VC1_fifo", 0 0, v0x564493fcbd90_0;  alias, 1 drivers
v0x564493fca5f0_0 .net "pop_main_fifo", 0 0, v0x564493f521b0_0;  1 drivers
v0x564493fca6e0_0 .net "push_vc0", 0 0, v0x564493fc3110_0;  1 drivers
v0x564493fca7d0_0 .net "push_vc1", 0 0, v0x564493fc3220_0;  1 drivers
v0x564493fca8c0_0 .net "reset", 0 0, v0x564493fcbe80_0;  alias, 1 drivers
v0x564493fca960_0 .net "valid_pop_out", 0 0, v0x564493fc2ad0_0;  1 drivers
v0x564493fcaa00_0 .net "wr_enable", 0 0, v0x564493fcc030_0;  alias, 1 drivers
S_0x564493f9c0d0 .scope module, "comb_initial_1" "comb_initial" 3 40, 4 1 0, S_0x564493fa0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pause_vc0"
    .port_info 2 /INPUT 1 "pause_vc1"
    .port_info 3 /INPUT 1 "empty_main_fifo"
    .port_info 4 /OUTPUT 1 "pop_main_fifo"
    .port_info 5 /OUTPUT 1 "valid_pop_out"
v0x564493f9b280_0 .net "clk", 0 0, v0x564493fcb370_0;  alias, 1 drivers
v0x564493f93620_0 .net "empty_main_fifo", 0 0, L_0x564493fdd3f0;  alias, 1 drivers
v0x564493f80cf0_0 .net "pause_vc0", 0 0, L_0x564493fde9e0;  alias, 1 drivers
v0x564493f795a0_0 .net "pause_vc1", 0 0, L_0x564493fdf700;  alias, 1 drivers
v0x564493f521b0_0 .var "pop_main_fifo", 0 0;
v0x564493fc2ad0_0 .var "valid_pop_out", 0 0;
E_0x564493f669a0 .event posedge, v0x564493f9b280_0;
E_0x564493fa77f0 .event edge, v0x564493f80cf0_0, v0x564493f795a0_0, v0x564493f93620_0;
S_0x564493f53a40 .scope module, "demux_initial_1" "demux_initial" 3 43, 5 1 0, S_0x564493fa0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "data_in_demux_initial"
    .port_info 2 /INPUT 1 "valid_pop_out"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 6 "data_out_demux_initial_vc0"
    .port_info 5 /OUTPUT 6 "data_out_demux_initial_vc1"
    .port_info 6 /OUTPUT 1 "push_vc0"
    .port_info 7 /OUTPUT 1 "push_vc1"
v0x564493fc2de0_0 .net "clk", 0 0, v0x564493fcb370_0;  alias, 1 drivers
v0x564493fc2e80_0 .net "data_in_demux_initial", 5 0, v0x564493fc89b0_0;  alias, 1 drivers
v0x564493fc2f40_0 .var "data_out_demux_initial_vc0", 5 0;
v0x564493fc3030_0 .var "data_out_demux_initial_vc1", 5 0;
v0x564493fc3110_0 .var "push_vc0", 0 0;
v0x564493fc3220_0 .var "push_vc1", 0 0;
v0x564493fc32e0_0 .net "reset", 0 0, v0x564493fcbe80_0;  alias, 1 drivers
v0x564493fc33a0_0 .net "valid_pop_out", 0 0, v0x564493fc2ad0_0;  alias, 1 drivers
S_0x564493f8bbe0 .scope module, "fifo_VC0" "VC0_fifo" 3 47, 6 1 0, S_0x564493fa0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo_VC0"
    .port_info 6 /OUTPUT 1 "empty_fifo_VC0"
    .port_info 7 /OUTPUT 1 "almost_full_fifo_VC0"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_VC0"
    .port_info 9 /OUTPUT 1 "error_VC0"
    .port_info 10 /OUTPUT 6 "data_out_VC0"
P_0x564493fc35a0 .param/l "address_width" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x564493fc35e0 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000000110>;
P_0x564493fc3620 .param/l "size_fifo" 0 6 16, +C4<00000000000000000000000000010000>;
v0x564493fc37f0_0 .net *"_s0", 31 0, L_0x564493fddde0;  1 drivers
L_0x7f3810fbd378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc38d0_0 .net *"_s11", 26 0, L_0x7f3810fbd378;  1 drivers
L_0x7f3810fbd3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc39b0_0 .net/2u *"_s12", 31 0, L_0x7f3810fbd3c0;  1 drivers
v0x564493fc3aa0_0 .net *"_s16", 31 0, L_0x564493fde2c0;  1 drivers
L_0x7f3810fbd408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc3b80_0 .net *"_s19", 26 0, L_0x7f3810fbd408;  1 drivers
L_0x7f3810fbd450 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x564493fc3cb0_0 .net/2u *"_s20", 31 0, L_0x7f3810fbd450;  1 drivers
v0x564493fc3d90_0 .net *"_s24", 31 0, L_0x564493fde570;  1 drivers
L_0x7f3810fbd498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc3e70_0 .net *"_s27", 26 0, L_0x7f3810fbd498;  1 drivers
L_0x7f3810fbd4e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564493fc3f50_0 .net/2u *"_s28", 31 0, L_0x7f3810fbd4e0;  1 drivers
L_0x7f3810fbd2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc4030_0 .net *"_s3", 26 0, L_0x7f3810fbd2e8;  1 drivers
v0x564493fc4110_0 .net *"_s32", 31 0, L_0x564493fde8f0;  1 drivers
L_0x7f3810fbd528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc41f0_0 .net *"_s35", 26 0, L_0x7f3810fbd528;  1 drivers
L_0x7f3810fbd570 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x564493fc42d0_0 .net/2u *"_s36", 31 0, L_0x7f3810fbd570;  1 drivers
L_0x7f3810fbd330 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x564493fc43b0_0 .net/2u *"_s4", 31 0, L_0x7f3810fbd330;  1 drivers
v0x564493fc4490_0 .net *"_s8", 31 0, L_0x564493fde000;  1 drivers
v0x564493fc4570_0 .net "almost_empty_fifo_VC0", 0 0, L_0x564493fde7b0;  alias, 1 drivers
v0x564493fc4630_0 .net "almost_full_fifo_VC0", 0 0, L_0x564493fde9e0;  alias, 1 drivers
v0x564493fc47e0_0 .net "clk", 0 0, v0x564493fcb370_0;  alias, 1 drivers
v0x564493fc4880_0 .var "cnt", 4 0;
v0x564493fc4940_0 .net "data_in", 5 0, v0x564493fc2f40_0;  alias, 1 drivers
v0x564493fc4a00_0 .var "data_out_VC0", 5 0;
v0x564493fc4ac0_0 .net "empty_fifo_VC0", 0 0, L_0x564493fde140;  alias, 1 drivers
v0x564493fc4b80_0 .net "error_VC0", 0 0, L_0x564493fde3b0;  alias, 1 drivers
v0x564493fc4c40_0 .net "full_fifo_VC0", 0 0, L_0x564493fdde80;  alias, 1 drivers
v0x564493fc4d00 .array "mem", 15 0, 5 0;
v0x564493fc4dc0_0 .net "rd_enable", 0 0, v0x564493fcbca0_0;  alias, 1 drivers
v0x564493fc4e80_0 .var "rd_ptr", 3 0;
v0x564493fc4f60_0 .net "reset", 0 0, v0x564493fcbe80_0;  alias, 1 drivers
v0x564493fc5030_0 .net "wr_enable", 0 0, v0x564493fc3110_0;  alias, 1 drivers
v0x564493fc5100_0 .var "wr_ptr", 3 0;
L_0x564493fddde0 .concat [ 5 27 0 0], v0x564493fc4880_0, L_0x7f3810fbd2e8;
L_0x564493fdde80 .cmp/eq 32, L_0x564493fddde0, L_0x7f3810fbd330;
L_0x564493fde000 .concat [ 5 27 0 0], v0x564493fc4880_0, L_0x7f3810fbd378;
L_0x564493fde140 .cmp/eq 32, L_0x564493fde000, L_0x7f3810fbd3c0;
L_0x564493fde2c0 .concat [ 5 27 0 0], v0x564493fc4880_0, L_0x7f3810fbd408;
L_0x564493fde3b0 .cmp/gt 32, L_0x564493fde2c0, L_0x7f3810fbd450;
L_0x564493fde570 .concat [ 5 27 0 0], v0x564493fc4880_0, L_0x7f3810fbd498;
L_0x564493fde7b0 .cmp/eq 32, L_0x564493fde570, L_0x7f3810fbd4e0;
L_0x564493fde8f0 .concat [ 5 27 0 0], v0x564493fc4880_0, L_0x7f3810fbd528;
L_0x564493fde9e0 .cmp/eq 32, L_0x564493fde8f0, L_0x7f3810fbd570;
S_0x564493f8cbe0 .scope module, "fifo_VC1" "VC1_fifo" 3 51, 7 1 0, S_0x564493fa0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo_VC1"
    .port_info 6 /OUTPUT 1 "empty_fifo_VC1"
    .port_info 7 /OUTPUT 1 "almost_full_fifo_VC1"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_VC1"
    .port_info 9 /OUTPUT 1 "error_VC1"
    .port_info 10 /OUTPUT 6 "data_out_VC1"
P_0x564493fc5350 .param/l "address_width" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x564493fc5390 .param/l "data_width" 0 7 2, +C4<00000000000000000000000000000110>;
P_0x564493fc53d0 .param/l "size_fifo" 0 7 16, +C4<00000000000000000000000000010000>;
v0x564493fc56b0_0 .net *"_s0", 31 0, L_0x564493fdeb80;  1 drivers
L_0x7f3810fbd648 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc57b0_0 .net *"_s11", 26 0, L_0x7f3810fbd648;  1 drivers
L_0x7f3810fbd690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc5890_0 .net/2u *"_s12", 31 0, L_0x7f3810fbd690;  1 drivers
v0x564493fc5980_0 .net *"_s16", 31 0, L_0x564493fdf060;  1 drivers
L_0x7f3810fbd6d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc5a60_0 .net *"_s19", 26 0, L_0x7f3810fbd6d8;  1 drivers
L_0x7f3810fbd720 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x564493fc5b90_0 .net/2u *"_s20", 31 0, L_0x7f3810fbd720;  1 drivers
v0x564493fc5c70_0 .net *"_s24", 31 0, L_0x564493fdf310;  1 drivers
L_0x7f3810fbd768 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc5d50_0 .net *"_s27", 26 0, L_0x7f3810fbd768;  1 drivers
L_0x7f3810fbd7b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564493fc5e30_0 .net/2u *"_s28", 31 0, L_0x7f3810fbd7b0;  1 drivers
L_0x7f3810fbd5b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc5f10_0 .net *"_s3", 26 0, L_0x7f3810fbd5b8;  1 drivers
v0x564493fc5ff0_0 .net *"_s32", 31 0, L_0x564493fdf610;  1 drivers
L_0x7f3810fbd7f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc60d0_0 .net *"_s35", 26 0, L_0x7f3810fbd7f8;  1 drivers
L_0x7f3810fbd840 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x564493fc61b0_0 .net/2u *"_s36", 31 0, L_0x7f3810fbd840;  1 drivers
L_0x7f3810fbd600 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x564493fc6290_0 .net/2u *"_s4", 31 0, L_0x7f3810fbd600;  1 drivers
v0x564493fc6370_0 .net *"_s8", 31 0, L_0x564493fdeda0;  1 drivers
v0x564493fc6450_0 .net "almost_empty_fifo_VC1", 0 0, L_0x564493fdf440;  alias, 1 drivers
v0x564493fc6510_0 .net "almost_full_fifo_VC1", 0 0, L_0x564493fdf700;  alias, 1 drivers
v0x564493fc66c0_0 .net "clk", 0 0, v0x564493fcb370_0;  alias, 1 drivers
v0x564493fc6760_0 .var "cnt", 4 0;
v0x564493fc6820_0 .net "data_in", 5 0, v0x564493fc3030_0;  alias, 1 drivers
v0x564493fc6910_0 .var "data_out_VC1", 5 0;
v0x564493fc69d0_0 .net "empty_fifo_VC1", 0 0, L_0x564493fdeee0;  alias, 1 drivers
v0x564493fc6a90_0 .net "error_VC1", 0 0, L_0x564493fdf150;  alias, 1 drivers
v0x564493fc6b50_0 .net "full_fifo_VC1", 0 0, L_0x564493fdec20;  alias, 1 drivers
v0x564493fc6c10 .array "mem", 15 0, 5 0;
v0x564493fc6cd0_0 .net "rd_enable", 0 0, v0x564493fcbd90_0;  alias, 1 drivers
v0x564493fc6d90_0 .var "rd_ptr", 3 0;
v0x564493fc6e70_0 .net "reset", 0 0, v0x564493fcbe80_0;  alias, 1 drivers
v0x564493fc6f10_0 .net "wr_enable", 0 0, v0x564493fc3220_0;  alias, 1 drivers
v0x564493fc6fb0_0 .var "wr_ptr", 3 0;
L_0x564493fdeb80 .concat [ 5 27 0 0], v0x564493fc6760_0, L_0x7f3810fbd5b8;
L_0x564493fdec20 .cmp/eq 32, L_0x564493fdeb80, L_0x7f3810fbd600;
L_0x564493fdeda0 .concat [ 5 27 0 0], v0x564493fc6760_0, L_0x7f3810fbd648;
L_0x564493fdeee0 .cmp/eq 32, L_0x564493fdeda0, L_0x7f3810fbd690;
L_0x564493fdf060 .concat [ 5 27 0 0], v0x564493fc6760_0, L_0x7f3810fbd6d8;
L_0x564493fdf150 .cmp/gt 32, L_0x564493fdf060, L_0x7f3810fbd720;
L_0x564493fdf310 .concat [ 5 27 0 0], v0x564493fc6760_0, L_0x7f3810fbd768;
L_0x564493fdf440 .cmp/eq 32, L_0x564493fdf310, L_0x7f3810fbd7b0;
L_0x564493fdf610 .concat [ 5 27 0 0], v0x564493fc6760_0, L_0x7f3810fbd7f8;
L_0x564493fdf700 .cmp/eq 32, L_0x564493fdf610, L_0x7f3810fbd840;
S_0x564493fc71d0 .scope module, "fifo_main" "main_fifo" 3 36, 8 1 0, S_0x564493fa0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo"
    .port_info 6 /OUTPUT 1 "empty_fifo"
    .port_info 7 /OUTPUT 1 "almost_full_fifo"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo"
    .port_info 9 /OUTPUT 1 "error"
    .port_info 10 /OUTPUT 6 "data_out"
P_0x564493fc73f0 .param/l "address_width" 0 8 3, +C4<00000000000000000000000000000010>;
P_0x564493fc7430 .param/l "data_width" 0 8 2, +C4<00000000000000000000000000000110>;
P_0x564493fc7470 .param/l "size_fifo" 0 8 16, +C4<00000000000000000000000000000100>;
v0x564493fc7720_0 .net *"_s0", 31 0, L_0x564493fcd0a0;  1 drivers
L_0x7f3810fbd0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc7820_0 .net *"_s11", 28 0, L_0x7f3810fbd0a8;  1 drivers
L_0x7f3810fbd0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc7900_0 .net/2u *"_s12", 31 0, L_0x7f3810fbd0f0;  1 drivers
v0x564493fc79f0_0 .net *"_s16", 31 0, L_0x564493fdd530;  1 drivers
L_0x7f3810fbd138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc7ad0_0 .net *"_s19", 28 0, L_0x7f3810fbd138;  1 drivers
L_0x7f3810fbd180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564493fc7c00_0 .net/2u *"_s20", 31 0, L_0x7f3810fbd180;  1 drivers
v0x564493fc7ce0_0 .net *"_s24", 31 0, L_0x564493fdd840;  1 drivers
L_0x7f3810fbd1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc7dc0_0 .net *"_s27", 28 0, L_0x7f3810fbd1c8;  1 drivers
L_0x7f3810fbd210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564493fc7ea0_0 .net/2u *"_s28", 31 0, L_0x7f3810fbd210;  1 drivers
L_0x7f3810fbd018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc7f80_0 .net *"_s3", 28 0, L_0x7f3810fbd018;  1 drivers
v0x564493fc8060_0 .net *"_s32", 31 0, L_0x564493fddac0;  1 drivers
L_0x7f3810fbd258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564493fc8140_0 .net *"_s35", 28 0, L_0x7f3810fbd258;  1 drivers
L_0x7f3810fbd2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564493fc8220_0 .net/2u *"_s36", 31 0, L_0x7f3810fbd2a0;  1 drivers
L_0x7f3810fbd060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564493fc8300_0 .net/2u *"_s4", 31 0, L_0x7f3810fbd060;  1 drivers
v0x564493fc83e0_0 .net *"_s8", 31 0, L_0x564493fdd2b0;  1 drivers
v0x564493fc84c0_0 .net "almost_empty_fifo", 0 0, L_0x564493fdd8e0;  alias, 1 drivers
v0x564493fc8580_0 .net "almost_full_fifo", 0 0, L_0x564493fddc40;  alias, 1 drivers
v0x564493fc8750_0 .net "clk", 0 0, v0x564493fcb370_0;  alias, 1 drivers
v0x564493fc87f0_0 .var "cnt", 2 0;
v0x564493fc88d0_0 .net "data_in", 5 0, v0x564493fcb460_0;  alias, 1 drivers
v0x564493fc89b0_0 .var "data_out", 5 0;
v0x564493fc8a70_0 .net "empty_fifo", 0 0, L_0x564493fdd3f0;  alias, 1 drivers
v0x564493fc8b40_0 .net "error", 0 0, L_0x564493fdd670;  alias, 1 drivers
v0x564493fc8be0_0 .net "full_fifo", 0 0, L_0x564493fdd170;  alias, 1 drivers
v0x564493fc8c80 .array "mem", 3 0, 5 0;
v0x564493fc8d40_0 .net "rd_enable", 0 0, v0x564493f521b0_0;  alias, 1 drivers
v0x564493fc8e10_0 .var "rd_ptr", 1 0;
v0x564493fc8ed0_0 .net "reset", 0 0, v0x564493fcbe80_0;  alias, 1 drivers
v0x564493fc8f70_0 .net "wr_enable", 0 0, v0x564493fcc030_0;  alias, 1 drivers
v0x564493fc9030_0 .var "wr_ptr", 1 0;
L_0x564493fcd0a0 .concat [ 3 29 0 0], v0x564493fc87f0_0, L_0x7f3810fbd018;
L_0x564493fdd170 .cmp/eq 32, L_0x564493fcd0a0, L_0x7f3810fbd060;
L_0x564493fdd2b0 .concat [ 3 29 0 0], v0x564493fc87f0_0, L_0x7f3810fbd0a8;
L_0x564493fdd3f0 .cmp/eq 32, L_0x564493fdd2b0, L_0x7f3810fbd0f0;
L_0x564493fdd530 .concat [ 3 29 0 0], v0x564493fc87f0_0, L_0x7f3810fbd138;
L_0x564493fdd670 .cmp/gt 32, L_0x564493fdd530, L_0x7f3810fbd180;
L_0x564493fdd840 .concat [ 3 29 0 0], v0x564493fc87f0_0, L_0x7f3810fbd1c8;
L_0x564493fdd8e0 .cmp/eq 32, L_0x564493fdd840, L_0x7f3810fbd210;
L_0x564493fddac0 .concat [ 3 29 0 0], v0x564493fc87f0_0, L_0x7f3810fbd258;
L_0x564493fddc40 .cmp/eq 32, L_0x564493fddac0, L_0x7f3810fbd2a0;
S_0x564493fcabe0 .scope module, "probador_initial_logic_1" "probador_initial_logic" 2 47, 9 1 0, S_0x564493f8de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "full_fifo_VC0"
    .port_info 1 /INPUT 1 "empty_fifo_VC0"
    .port_info 2 /INPUT 1 "almost_full_fifo_VC0"
    .port_info 3 /INPUT 1 "almost_empty_fifo_VC0"
    .port_info 4 /INPUT 1 "error_VC0"
    .port_info 5 /INPUT 6 "data_out_VC0"
    .port_info 6 /INPUT 1 "full_fifo_VC1"
    .port_info 7 /INPUT 1 "empty_fifo_VC1"
    .port_info 8 /INPUT 1 "almost_full_fifo_VC1"
    .port_info 9 /INPUT 1 "almost_empty_fifo_VC1"
    .port_info 10 /INPUT 1 "error_VC1"
    .port_info 11 /INPUT 6 "data_out_VC1"
    .port_info 12 /OUTPUT 1 "clk"
    .port_info 13 /OUTPUT 1 "reset"
    .port_info 14 /OUTPUT 1 "wr_enable"
    .port_info 15 /OUTPUT 6 "data_in"
    .port_info 16 /OUTPUT 1 "pop_VC0_fifo"
    .port_info 17 /OUTPUT 1 "pop_VC1_fifo"
P_0x564493fa3440 .param/l "address_width" 0 9 3, +C4<00000000000000000000000000000010>;
P_0x564493fa3480 .param/l "data_width" 0 9 2, +C4<00000000000000000000000000000110>;
v0x564493fcb030_0 .net "almost_empty_fifo_VC0", 0 0, L_0x564493fde7b0;  alias, 1 drivers
v0x564493fcb120_0 .net "almost_empty_fifo_VC1", 0 0, L_0x564493fdf440;  alias, 1 drivers
v0x564493fcb230_0 .net "almost_full_fifo_VC0", 0 0, L_0x564493fde9e0;  alias, 1 drivers
v0x564493fcb2d0_0 .net "almost_full_fifo_VC1", 0 0, L_0x564493fdf700;  alias, 1 drivers
v0x564493fcb370_0 .var "clk", 0 0;
v0x564493fcb460_0 .var "data_in", 5 0;
v0x564493fcb550_0 .net "data_out_VC0", 5 0, v0x564493fc4a00_0;  alias, 1 drivers
v0x564493fcb640_0 .net "data_out_VC1", 5 0, v0x564493fc6910_0;  alias, 1 drivers
v0x564493fcb750_0 .net "empty_fifo_VC0", 0 0, L_0x564493fde140;  alias, 1 drivers
v0x564493fcb7f0_0 .net "empty_fifo_VC1", 0 0, L_0x564493fdeee0;  alias, 1 drivers
v0x564493fcb8e0_0 .net "error_VC0", 0 0, L_0x564493fde3b0;  alias, 1 drivers
v0x564493fcb9d0_0 .net "error_VC1", 0 0, L_0x564493fdf150;  alias, 1 drivers
v0x564493fcbac0_0 .net "full_fifo_VC0", 0 0, L_0x564493fdde80;  alias, 1 drivers
v0x564493fcbbb0_0 .net "full_fifo_VC1", 0 0, L_0x564493fdec20;  alias, 1 drivers
v0x564493fcbca0_0 .var "pop_VC0_fifo", 0 0;
v0x564493fcbd90_0 .var "pop_VC1_fifo", 0 0;
v0x564493fcbe80_0 .var "reset", 0 0;
v0x564493fcc030_0 .var "wr_enable", 0 0;
    .scope S_0x564493fc71d0;
T_0 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc8ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564493fc9030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564493fc8f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x564493fc88d0_0;
    %load/vec4 v0x564493fc9030_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564493fc8c80, 0, 4;
    %load/vec4 v0x564493fc9030_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x564493fc9030_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564493fc71d0;
T_1 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc8ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564493fc8e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc89b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564493fc8d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x564493fc8e10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564493fc8c80, 4;
    %assign/vec4 v0x564493fc89b0_0, 0;
    %load/vec4 v0x564493fc8e10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x564493fc8e10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc89b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564493fc71d0;
T_2 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc8ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564493fc87f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564493fc8f70_0;
    %load/vec4 v0x564493fc8d40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %load/vec4 v0x564493fc87f0_0;
    %assign/vec4 v0x564493fc87f0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x564493fc87f0_0;
    %assign/vec4 v0x564493fc87f0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x564493fc87f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x564493fc87f0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x564493fc87f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564493fc87f0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x564493fc87f0_0;
    %assign/vec4 v0x564493fc87f0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564493f9c0d0;
T_3 ;
    %wait E_0x564493fa77f0;
    %load/vec4 v0x564493f80cf0_0;
    %load/vec4 v0x564493f795a0_0;
    %or;
    %nor/r;
    %load/vec4 v0x564493f93620_0;
    %nor/r;
    %and;
    %store/vec4 v0x564493f521b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564493f9c0d0;
T_4 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493f521b0_0;
    %assign/vec4 v0x564493fc2ad0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564493f53a40;
T_5 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc32e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x564493fc33a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc2f40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc3030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fc3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fc3220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564493fc32e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x564493fc33a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x564493fc2e80_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x564493fc2e80_0;
    %assign/vec4 v0x564493fc2f40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc3030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fc3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fc3220_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x564493fc2e80_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x564493fc2e80_0;
    %assign/vec4 v0x564493fc3030_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fc3220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fc3110_0, 0;
T_5.8 ;
T_5.7 ;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564493f8bbe0;
T_6 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc4f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564493fc5100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564493fc5030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x564493fc4940_0;
    %load/vec4 v0x564493fc5100_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564493fc4d00, 0, 4;
    %load/vec4 v0x564493fc5100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564493fc5100_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564493f8bbe0;
T_7 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc4f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564493fc4e80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc4a00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x564493fc4dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x564493fc4e80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x564493fc4d00, 4;
    %assign/vec4 v0x564493fc4a00_0, 0;
    %load/vec4 v0x564493fc4e80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564493fc4e80_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc4a00_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564493f8bbe0;
T_8 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc4f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564493fc4880_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564493fc5030_0;
    %load/vec4 v0x564493fc4dc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x564493fc4880_0;
    %assign/vec4 v0x564493fc4880_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x564493fc4880_0;
    %assign/vec4 v0x564493fc4880_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x564493fc4880_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x564493fc4880_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x564493fc4880_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x564493fc4880_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x564493fc4880_0;
    %assign/vec4 v0x564493fc4880_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564493f8cbe0;
T_9 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc6e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564493fc6fb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564493fc6f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x564493fc6820_0;
    %load/vec4 v0x564493fc6fb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564493fc6c10, 0, 4;
    %load/vec4 v0x564493fc6fb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564493fc6fb0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564493f8cbe0;
T_10 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc6e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564493fc6d90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc6910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564493fc6cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x564493fc6d90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x564493fc6c10, 4;
    %assign/vec4 v0x564493fc6910_0, 0;
    %load/vec4 v0x564493fc6d90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564493fc6d90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fc6910_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564493f8cbe0;
T_11 ;
    %wait E_0x564493f669a0;
    %load/vec4 v0x564493fc6e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564493fc6760_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564493fc6f10_0;
    %load/vec4 v0x564493fc6cd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %load/vec4 v0x564493fc6760_0;
    %assign/vec4 v0x564493fc6760_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x564493fc6760_0;
    %assign/vec4 v0x564493fc6760_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x564493fc6760_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x564493fc6760_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x564493fc6760_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x564493fc6760_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x564493fc6760_0;
    %assign/vec4 v0x564493fc6760_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564493fcabe0;
T_12 ;
    %vpi_call 9 23 "$dumpfile", "prueba_initial_logic.vcd" {0 0 0};
    %vpi_call 9 24 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x564493fcbe80_0, 0;
    %assign/vec4 v0x564493fcc030_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fcbca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fcbd90_0, 0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcc030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcbe80_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcc030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcbe80_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcbca0_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0x564493fcb460_0, 0;
    %wait E_0x564493f669a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fcc030_0, 0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fcbca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcbd90_0, 0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564493fcbd90_0, 0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %wait E_0x564493f669a0;
    %vpi_call 9 95 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x564493fcabe0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564493fcb370_0, 0;
    %end;
    .thread T_13;
    .scope S_0x564493fcabe0;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0x564493fcb370_0;
    %inv;
    %assign/vec4 v0x564493fcb370_0, 0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "banco_initial_logic.v";
    "./initial_logic.v";
    "./comb_initial.v";
    "./demux_initial.v";
    "./VC0_fifo.v";
    "./VC1_fifo.v";
    "./main_fifo.v";
    "./probador_initial_logic.v";
