
State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state
Name reg_state.STATE_LINE_FRAME_BLANK reg_state.STATE_LINE_LINE_BLANK reg_state.STATE_VALID reg_state.STATE_FRAME_LINE_BLANK reg_state.STATE_FRAME_FRAME_BLANK reg_state.STATE_IDLE 
reg_state.STATE_IDLE 0 0 0 0 0 0 
reg_state.STATE_FRAME_FRAME_BLANK 0 0 0 0 1 1 
reg_state.STATE_FRAME_LINE_BLANK 0 0 0 1 0 1 
reg_state.STATE_VALID 0 0 1 0 0 1 
reg_state.STATE_LINE_LINE_BLANK 0 1 0 0 0 1 
reg_state.STATE_LINE_FRAME_BLANK 1 0 0 0 0 1 

State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|FullSystem:camera_controller_0|Avalon_Master:MasterUnit|current_state
Name current_state.mid_burst current_state.wait_fifo current_state.idle 
current_state.idle 0 0 0 
current_state.wait_fifo 0 1 1 
current_state.mid_burst 1 0 1 

State Machine - |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|FullSystem:camera_controller_0|StreamerUnit:Streamer|state
Name state.write_fifo_2 state.write_fifo_1 state.wait_pixel state.idle 
state.idle 0 0 0 0 
state.wait_pixel 0 0 1 1 
state.write_fifo_1 0 1 0 1 
state.write_fifo_2 1 0 0 1 
