// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module NearPath(
  input         io_in_a_sign,
  input  [7:0]  io_in_a_exp,
  input  [47:0] io_in_a_sig,
  input         io_in_b_sign,
  input  [47:0] io_in_b_sig,
  input         io_in_need_shift_b,
  output        io_out_result_sign,
  output [7:0]  io_out_result_exp,
  output        io_out_sig_is_zero,
                io_out_a_lt_b,
                io_out_lza_error,
                io_out_int_bit,
  output [48:0] io_out_sig_raw,
  output [5:0]  io_out_lzc
);

  wire [48:0] _lza_ab_io_f;	// @[FADD.scala:110:22]
  wire [48:0] b_sig = {io_in_b_sig, 1'h0} >> io_in_need_shift_b;	// @[Cat.scala:33:92, FADD.scala:104:37]
  wire [49:0] _GEN = {1'h0, io_in_a_sig, 1'h0} + {1'h1, ~b_sig} + 50'h1;	// @[Cat.scala:33:92, FADD.scala:104:37, :105:16, :107:{40,63}]
  wire        lza_str_zero = _lza_ab_io_f == 49'h0;	// @[FADD.scala:110:22, :114:39, :122:27]
  wire        need_shift_lim = io_in_a_exp < 8'h31;	// @[FADD.scala:117:30]
  wire [49:0] _shift_lim_mask_raw_T_2 = 50'h2000000000000 >> io_in_a_exp[5:0];	// @[Cat.scala:33:92, FADD.scala:120:{41,49}]
  wire [48:0] lzc_str = (need_shift_lim ? _shift_lim_mask_raw_T_2[48:0] : 49'h0) | _lza_ab_io_f;	// @[FADD.scala:110:22, :117:30, :120:41, :121:16, :122:27, :125:32]
  wire        _int_bit_mask_T_5 = lzc_str[47] & ~(lzc_str[48]);	// @[FADD.scala:125:32, :130:{36,40,42,55}]
  wire        _int_bit_mask_T_10 = lzc_str[46] & lzc_str[48:47] == 2'h0;	// @[FADD.scala:117:30, :125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_15 = lzc_str[45] & lzc_str[48:46] == 3'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_20 = lzc_str[44] & lzc_str[48:45] == 4'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_25 = lzc_str[43] & lzc_str[48:44] == 5'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_30 = lzc_str[42] & lzc_str[48:43] == 6'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_35 = lzc_str[41] & lzc_str[48:42] == 7'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_40 = lzc_str[40] & lzc_str[48:41] == 8'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_45 = lzc_str[39] & lzc_str[48:40] == 9'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_50 = lzc_str[38] & lzc_str[48:39] == 10'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_55 = lzc_str[37] & lzc_str[48:38] == 11'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_60 = lzc_str[36] & lzc_str[48:37] == 12'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_65 = lzc_str[35] & lzc_str[48:36] == 13'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_70 = lzc_str[34] & lzc_str[48:35] == 14'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_75 = lzc_str[33] & lzc_str[48:34] == 15'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_80 = lzc_str[32] & lzc_str[48:33] == 16'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_85 = lzc_str[31] & lzc_str[48:32] == 17'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_90 = lzc_str[30] & lzc_str[48:31] == 18'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_95 = lzc_str[29] & lzc_str[48:30] == 19'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_100 = lzc_str[28] & lzc_str[48:29] == 20'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_105 = lzc_str[27] & lzc_str[48:28] == 21'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_110 = lzc_str[26] & lzc_str[48:27] == 22'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_115 = lzc_str[25] & lzc_str[48:26] == 23'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_120 = lzc_str[24] & lzc_str[48:25] == 24'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_125 = lzc_str[23] & lzc_str[48:24] == 25'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_130 = lzc_str[22] & lzc_str[48:23] == 26'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_135 = lzc_str[21] & lzc_str[48:22] == 27'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_140 = lzc_str[20] & lzc_str[48:21] == 28'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_145 = lzc_str[19] & lzc_str[48:20] == 29'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_150 = lzc_str[18] & lzc_str[48:19] == 30'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_155 = lzc_str[17] & lzc_str[48:18] == 31'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_160 = lzc_str[16] & lzc_str[48:17] == 32'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_165 = lzc_str[15] & lzc_str[48:16] == 33'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_170 = lzc_str[14] & lzc_str[48:15] == 34'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_175 = lzc_str[13] & lzc_str[48:14] == 35'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_180 = lzc_str[12] & lzc_str[48:13] == 36'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_185 = lzc_str[11] & lzc_str[48:12] == 37'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_190 = lzc_str[10] & lzc_str[48:11] == 38'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_195 = lzc_str[9] & lzc_str[48:10] == 39'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_200 = lzc_str[8] & lzc_str[48:9] == 40'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_205 = lzc_str[7] & lzc_str[48:8] == 41'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_210 = lzc_str[6] & lzc_str[48:7] == 42'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_215 = lzc_str[5] & lzc_str[48:6] == 43'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_220 = lzc_str[4] & lzc_str[48:5] == 44'h0;	// @[FADD.scala:120:41, :125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_225 = lzc_str[3] & lzc_str[48:4] == 45'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_230 = lzc_str[2] & lzc_str[48:3] == 46'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire        _int_bit_mask_T_235 = lzc_str[1] & lzc_str[48:2] == 47'h0;	// @[FADD.scala:125:32, :130:{36,40,55,82}]
  wire [48:0] _int_bit_predicted_T_1 = {lzc_str[48], _int_bit_mask_T_5, _int_bit_mask_T_10, _int_bit_mask_T_15, _int_bit_mask_T_20, _int_bit_mask_T_25, _int_bit_mask_T_30, _int_bit_mask_T_35, _int_bit_mask_T_40, _int_bit_mask_T_45, _int_bit_mask_T_50, _int_bit_mask_T_55, _int_bit_mask_T_60, _int_bit_mask_T_65, _int_bit_mask_T_70, _int_bit_mask_T_75, _int_bit_mask_T_80, _int_bit_mask_T_85, _int_bit_mask_T_90, _int_bit_mask_T_95, _int_bit_mask_T_100, _int_bit_mask_T_105, _int_bit_mask_T_110, _int_bit_mask_T_115, _int_bit_mask_T_120, _int_bit_mask_T_125, _int_bit_mask_T_130, _int_bit_mask_T_135, _int_bit_mask_T_140, _int_bit_mask_T_145, _int_bit_mask_T_150, _int_bit_mask_T_155, _int_bit_mask_T_160, _int_bit_mask_T_165, _int_bit_mask_T_170, _int_bit_mask_T_175, _int_bit_mask_T_180, _int_bit_mask_T_185, _int_bit_mask_T_190, _int_bit_mask_T_195, _int_bit_mask_T_200, _int_bit_mask_T_205, _int_bit_mask_T_210, _int_bit_mask_T_215, _int_bit_mask_T_220, _int_bit_mask_T_225, _int_bit_mask_T_230, _int_bit_mask_T_235, lzc_str[0] & lzc_str[48:1] == 48'h0 | lza_str_zero} & _GEN[48:0];	// @[FADD.scala:104:37, :107:63, :109:31, :114:39, :125:32, :129:36, :130:{36,40,55,82}, :134:{20,36}]
  wire        exceed_lim = need_shift_lim & ({_lza_ab_io_f[48], |(_lza_ab_io_f[48:47]), |(_lza_ab_io_f[48:46]), |(_lza_ab_io_f[48:45]), |(_lza_ab_io_f[48:44]), |(_lza_ab_io_f[48:43]), |(_lza_ab_io_f[48:42]), |(_lza_ab_io_f[48:41]), |(_lza_ab_io_f[48:40]), |(_lza_ab_io_f[48:39]), |(_lza_ab_io_f[48:38]), |(_lza_ab_io_f[48:37]), |(_lza_ab_io_f[48:36]), |(_lza_ab_io_f[48:35]), |(_lza_ab_io_f[48:34]), |(_lza_ab_io_f[48:33]), |(_lza_ab_io_f[48:32]), |(_lza_ab_io_f[48:31]), |(_lza_ab_io_f[48:30]), |(_lza_ab_io_f[48:29]), |(_lza_ab_io_f[48:28]), |(_lza_ab_io_f[48:27]), |(_lza_ab_io_f[48:26]), |(_lza_ab_io_f[48:25]), |(_lza_ab_io_f[48:24]), |(_lza_ab_io_f[48:23]), |(_lza_ab_io_f[48:22]), |(_lza_ab_io_f[48:21]), |(_lza_ab_io_f[48:20]), |(_lza_ab_io_f[48:19]), |(_lza_ab_io_f[48:18]), |(_lza_ab_io_f[48:17]), |(_lza_ab_io_f[48:16]), |(_lza_ab_io_f[48:15]), |(_lza_ab_io_f[48:14]), |(_lza_ab_io_f[48:13]), |(_lza_ab_io_f[48:12]), |(_lza_ab_io_f[48:11]), |(_lza_ab_io_f[48:10]), |(_lza_ab_io_f[48:9]), |(_lza_ab_io_f[48:8]), |(_lza_ab_io_f[48:7]), |(_lza_ab_io_f[48:6]), |(_lza_ab_io_f[48:5]), |(_lza_ab_io_f[48:4]), |(_lza_ab_io_f[48:3]), |(_lza_ab_io_f[48:2]), |(_lza_ab_io_f[48:1])} & _shift_lim_mask_raw_T_2[47:0]) == 48'h0;	// @[Cat.scala:33:92, FADD.scala:104:37, :110:22, :117:30, :120:41, :121:16, :140:{37,64}, :143:{20,41,66}]
  LZA lza_ab (	// @[FADD.scala:110:22]
    .io_a ({io_in_a_sig, 1'h0}),	// @[Cat.scala:33:92]
    .io_b (~b_sig),	// @[FADD.scala:104:37, :105:16]
    .io_f (_lza_ab_io_f)
  );
  CLZ_17 lzc_clz (	// @[CLZ.scala:23:21]
    .io_in  (lzc_str),	// @[FADD.scala:125:32]
    .io_out (io_out_lzc)
  );
  assign io_out_result_sign = _GEN[49] ? io_in_b_sign : io_in_a_sign;	// @[FADD.scala:107:63, :108:30, :167:27]
  assign io_out_result_exp = io_in_a_exp;
  assign io_out_sig_is_zero = lza_str_zero & ~(_GEN[0]);	// @[FADD.scala:107:63, :109:31, :114:39, :174:{38,41,49}]
  assign io_out_a_lt_b = _GEN[49];	// @[FADD.scala:107:63, :108:30]
  assign io_out_lza_error = ~(|_int_bit_predicted_T_1) & ~exceed_lim;	// @[FADD.scala:134:{36,50}, :143:20, :148:{19,38,41}]
  assign io_out_int_bit = exceed_lim ? (|(_shift_lim_mask_raw_T_2[48:0] & _GEN[48:0])) : (|({lzc_str[48], _int_bit_mask_T_5, _int_bit_mask_T_10, _int_bit_mask_T_15, _int_bit_mask_T_20, _int_bit_mask_T_25, _int_bit_mask_T_30, _int_bit_mask_T_35, _int_bit_mask_T_40, _int_bit_mask_T_45, _int_bit_mask_T_50, _int_bit_mask_T_55, _int_bit_mask_T_60, _int_bit_mask_T_65, _int_bit_mask_T_70, _int_bit_mask_T_75, _int_bit_mask_T_80, _int_bit_mask_T_85, _int_bit_mask_T_90, _int_bit_mask_T_95, _int_bit_mask_T_100, _int_bit_mask_T_105, _int_bit_mask_T_110, _int_bit_mask_T_115, _int_bit_mask_T_120, _int_bit_mask_T_125, _int_bit_mask_T_130, _int_bit_mask_T_135, _int_bit_mask_T_140, _int_bit_mask_T_145, _int_bit_mask_T_150, _int_bit_mask_T_155, _int_bit_mask_T_160, _int_bit_mask_T_165, _int_bit_mask_T_170, _int_bit_mask_T_175, _int_bit_mask_T_180, _int_bit_mask_T_185, _int_bit_mask_T_190, _int_bit_mask_T_195, _int_bit_mask_T_200, _int_bit_mask_T_205, _int_bit_mask_T_210, _int_bit_mask_T_215, _int_bit_mask_T_220, _int_bit_mask_T_225, _int_bit_mask_T_230, _int_bit_mask_T_235} & _GEN[47:0])) | (|_int_bit_predicted_T_1);	// @[Cat.scala:33:92, FADD.scala:107:63, :109:31, :120:41, :121:16, :123:{43,57}, :125:32, :129:36, :130:40, :134:{36,50}, :136:{20,37,51}, :143:20, :146:{8,53}]
  assign io_out_sig_raw = _GEN[48:0];	// @[FADD.scala:107:63, :109:31]
endmodule

