$date
	Sat Oct 22 23:27:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#827802
b1111 &
b1111 %
1$
b1111 !
1"
#827803
0"
#827806
b101110 &
b101110 %
#827810
b10111 &
b10111 %
#827814
b1000110 &
b1000110 %
#827818
b100011 &
b100011 %
#827822
b1101010 &
b1101010 %
#827826
b110101 &
b110101 %
#827830
b10100000 &
b10100000 %
#827834
b1010000 &
b1010000 %
#827838
b101000 &
b101000 %
#827842
b10100 &
b10100 %
#827846
b1010 &
b1010 %
#827850
b101 &
b101 %
#827854
b10000 &
b10000 %
#827858
b1000 &
b1000 %
#827862
b100 &
b100 %
#827866
b10 &
b10 %
#827870
b1 &
1#
b1 %
#827874
b0 &
b0 %
0#
0$
#1919612
b10111 !
1"
#1919614
b10111 &
b10111 %
1$
#1919615
0"
#1919618
b1000110 &
b1000110 %
#1919622
b100011 &
b100011 %
#1919626
b1101010 &
b1101010 %
#1919630
b110101 &
b110101 %
#1919634
b10100000 &
b10100000 %
#1919638
b1010000 &
b1010000 %
#1919642
b101000 &
b101000 %
#1919646
b10100 &
b10100 %
#1919650
b1010 &
b1010 %
#1919654
b101 &
b101 %
#1919658
b10000 &
b10000 %
#1919662
b1000 &
b1000 %
#1919666
b100 &
b100 %
#1919670
b10 &
b10 %
#1919674
b1 &
b1 %
1#
#1919678
b0 &
0#
b0 %
0$
#2923504
b1 !
1"
#2923506
b1 &
b1 %
1$
#2923507
0"
#2923510
1#
#2923514
b0 &
b0 %
0#
0$
#4500012
