{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 20:11:03 2018 " "Info: Processing started: Wed Apr 18 20:11:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|safe_q\[0\] lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 420.17 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.058 ns + Longest register register " "Info: + Longest register to register delay is 2.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|safe_q\[0\] 1 REG LCFF_X31_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_a6j.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_a6j.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.393 ns) 0.693 ns lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X31_Y35_N0 2 " "Info: 2: + IC(0.300 ns) + CELL(0.393 ns) = 0.693 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 2; COMB Node = 'lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_a6j.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_a6j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.764 ns lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X31_Y35_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.764 ns; Loc. = LCCOMB_X31_Y35_N2; Fanout = 1; COMB Node = 'lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_a6j.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_a6j.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.174 ns lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|counter_comb_bita1~0 4 COMB LCCOMB_X31_Y35_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.174 ns; Loc. = LCCOMB_X31_Y35_N4; Fanout = 3; COMB Node = 'lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_a6j.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_a6j.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 2.058 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 5 REG LCFF_X31_Y35_N23 10 " "Info: 5: + IC(0.224 ns) + CELL(0.660 ns) = 2.058 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 74.54 % ) " "Info: Total cell delay = 1.534 ns ( 74.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 25.46 % ) " "Info: Total interconnect delay = 0.524 ns ( 25.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.058 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0 {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.300ns 0.000ns 0.000ns 0.224ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.698 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CK~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 3 REG LCFF_X31_Y35_N23 10 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CK~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|safe_q\[0\] 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'lpm_counter0:2bit_count\|lpm_counter:lpm_counter_component\|cntr_a6j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CK~clkctrl lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_a6j.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_a6j.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_a6j.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_a6j.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.058 ns" { lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|counter_comb_bita1~0 {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.300ns 0.000ns 0.000ns 0.224ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter0:2bit_count|lpm_counter:lpm_counter_component|cntr_a6j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\] Downup CK -0.126 ns register " "Info: tsu for register \"lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\]\" (data pin = \"Downup\", clock pin = \"CK\") is -0.126 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.608 ns + Longest pin register " "Info: + Longest pin to register delay is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Downup 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'Downup'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Downup } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 0 -16 152 16 "Downup" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.414 ns) 2.043 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X31_Y35_N22 2 " "Info: 2: + IC(0.650 ns) + CELL(0.414 ns) = 2.043 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 2; COMB Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { Downup lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.114 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X31_Y35_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.114 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.524 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X31_Y35_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y35_N26; Fanout = 1; COMB Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.608 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\] 5 REG LCFF_X31_Y35_N27 9 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.608 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.958 ns ( 75.08 % ) " "Info: Total cell delay = 1.958 ns ( 75.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.650 ns ( 24.92 % ) " "Info: Total interconnect delay = 0.650 ns ( 24.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { Downup lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { Downup {} Downup~combout {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2 {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.650ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.414ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CK~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\] 3 REG LCFF_X31_Y35_N27 9 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { Downup lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { Downup {} Downup~combout {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita0~COUT {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1~COUT {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita2 {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.650ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.414ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK Pis_actual\[2\] lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\] 9.576 ns register " "Info: tco from clock \"CK\" to destination pin \"Pis_actual\[2\]\" through register \"lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\]\" is 9.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.698 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CK~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\] 3 REG LCFF_X31_Y35_N27 9 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.628 ns + Longest register pin " "Info: + Longest register to pin delay is 6.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\] 1 REG LCFF_X31_Y35_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N27; Fanout = 9; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.378 ns) 0.742 ns lpm_decode0:Decoder\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\|w_anode30w\[3\]~2 2 COMB LCCOMB_X31_Y35_N16 1 " "Info: 2: + IC(0.364 ns) + CELL(0.378 ns) = 0.742 ns; Loc. = LCCOMB_X31_Y35_N16; Fanout = 1; COMB Node = 'lpm_decode0:Decoder\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\|w_anode30w\[3\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2 } "NODE_NAME" } } { "db/decode_s6f.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/decode_s6f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(2.768 ns) 6.628 ns Pis_actual\[2\] 3 PIN PIN_AA12 0 " "Info: 3: + IC(3.118 ns) + CELL(2.768 ns) = 6.628 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'Pis_actual\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2 Pis_actual[2] } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 248 816 992 264 "Pis_actual\[7..0\]" "" } { 40 880 943 56 "Pis_actual\[0\]" "" } { 56 880 943 72 "Pis_actual\[1\]" "" } { 72 880 943 88 "Pis_actual\[2\]" "" } { 88 880 943 104 "Pis_actual\[3\]" "" } { 104 880 943 120 "Pis_actual\[4\]" "" } { 120 880 943 136 "Pis_actual\[5\]" "" } { 136 880 943 152 "Pis_actual\[6\]" "" } { 152 880 943 168 "Pis_actual\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 47.47 % ) " "Info: Total cell delay = 3.146 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.482 ns ( 52.53 % ) " "Info: Total interconnect delay = 3.482 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2 Pis_actual[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2 {} Pis_actual[2] {} } { 0.000ns 0.364ns 3.118ns } { 0.000ns 0.378ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2 Pis_actual[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[2] {} lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode30w[3]~2 {} Pis_actual[2] {} } { 0.000ns 0.364ns 3.118ns } { 0.000ns 0.378ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[1\] Downup CK 0.847 ns register " "Info: th for register \"lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[1\]\" (data pin = \"Downup\", clock pin = \"CK\") is 0.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CK~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 48 -16 152 64 "CK" "" } { 112 490 520 124 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[1\] 3 REG LCFF_X31_Y35_N25 10 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.117 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Downup 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'Downup'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Downup } "NODE_NAME" } } { "Pis.bdf" "" { Schematic "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/Pis.bdf" { { 0 -16 152 16 "Downup" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.420 ns) 2.033 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita1 2 COMB LCCOMB_X31_Y35_N24 1 " "Info: 2: + IC(0.634 ns) + CELL(0.420 ns) = 2.033 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { Downup lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.117 ns lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[1\] 3 REG LCFF_X31_Y35_N25 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.117 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 10; REG Node = 'lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/PMC/Documents/UAB/FC/Proyecto FC/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 70.05 % ) " "Info: Total cell delay = 1.483 ns ( 70.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 29.95 % ) " "Info: Total interconnect delay = 0.634 ns ( 29.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { Downup lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.117 ns" { Downup {} Downup~combout {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1 {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.634ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CK CK~clkctrl lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CK {} CK~combout {} CK~clkctrl {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { Downup lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1 lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.117 ns" { Downup {} Downup~combout {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|counter_comb_bita1 {} lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.634ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 20:11:04 2018 " "Info: Processing ended: Wed Apr 18 20:11:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
