Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 13 17:19:46 2023
| Host         : BELSPC0017 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.659        0.000                      0                  703        0.152        0.000                      0                  703        3.000        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.659        0.000                      0                  703        0.152        0.000                      0                  703       19.500        0.000                       0                   347  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.659ns  (required time - arrival time)
  Source:                 ship2/vertical/c0/f1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c3/f2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 3.982ns (32.615%)  route 8.227ns (67.385%))
  Logic Levels:           15  (CARRY4=8 LUT1=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.635    -0.877    ship2/vertical/c0/clk
    SLICE_X4Y3           FDRE                                         r  ship2/vertical/c0/f1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  ship2/vertical/c0/f1/Q
                         net (fo=12, routed)          1.322     0.901    ship2/vertical/c0/f1_0
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     1.025 r  ship2/vertical/c0/slug3_carry_i_12/O
                         net (fo=1, routed)           0.000     1.025    ship2/vertical/c0/slug3_carry_i_12_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  ship2/vertical/c0/slug3_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.575    ship2/vertical/c1/slug3_carry_i_3__0[0]
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.814 f  ship2/vertical/c1/slug3_carry_i_1__0/O[2]
                         net (fo=4, routed)           1.351     3.165    score/c3/slug3_carry__0[2]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.302     3.467 r  score/c3/slug3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.467    ship2/i__carry_i_2__5[1]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.017 r  ship2/slug3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.017    ship2/slug3_carry__0_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  ship2/slug3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.131    ship2/slug3_carry__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.370 r  ship2/slug3_carry__2/O[2]
                         net (fo=2, routed)           1.066     5.436    ship2/f2_2[2]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.302     5.738 r  ship2/i__carry__0_i_5__8/O
                         net (fo=1, routed)           0.000     5.738    ship2/i__carry__0_i_5__8_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.114 r  ship2/slug2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.114    ship2/slug2_inferred__0/i__carry__0_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  ship2/slug2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    ship2/slug2_inferred__0/i__carry__1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.348 r  ship2/slug2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.518     7.866    ship2/slug2_inferred__0/i__carry__2_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     7.990 f  ship2/vgaRed_OBUF[3]_inst_i_29/O
                         net (fo=2, routed)           0.819     8.810    ship2/total_time/c1/f1_i_2__10
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.934 r  ship2/total_time/c1/f1_i_4__5/O
                         net (fo=1, routed)           1.041     9.975    score/c2/f1_3
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.099 r  score/c2/f1_i_2__10/O
                         net (fo=3, routed)           1.110    11.208    score/c3/t_3
    SLICE_X14Y18         LUT4 (Prop_lut4_I2_O)        0.124    11.332 r  score/c3/f2_i_1__41/O
                         net (fo=1, routed)           0.000    11.332    score/c3/D012_out
    SLICE_X14Y18         FDRE                                         r  score/c3/f2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.440    38.445    score/c3/clk
    SLICE_X14Y18         FDRE                                         r  score/c3/f2/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.077    38.991    score/c3/f2
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                 27.659    

Slack (MET) :             27.678ns  (required time - arrival time)
  Source:                 ship2/vertical/c0/f1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c3/f3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 4.004ns (32.737%)  route 8.227ns (67.263%))
  Logic Levels:           15  (CARRY4=8 LUT1=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.635    -0.877    ship2/vertical/c0/clk
    SLICE_X4Y3           FDRE                                         r  ship2/vertical/c0/f1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  ship2/vertical/c0/f1/Q
                         net (fo=12, routed)          1.322     0.901    ship2/vertical/c0/f1_0
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     1.025 r  ship2/vertical/c0/slug3_carry_i_12/O
                         net (fo=1, routed)           0.000     1.025    ship2/vertical/c0/slug3_carry_i_12_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  ship2/vertical/c0/slug3_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.575    ship2/vertical/c1/slug3_carry_i_3__0[0]
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.814 f  ship2/vertical/c1/slug3_carry_i_1__0/O[2]
                         net (fo=4, routed)           1.351     3.165    score/c3/slug3_carry__0[2]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.302     3.467 r  score/c3/slug3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.467    ship2/i__carry_i_2__5[1]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.017 r  ship2/slug3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.017    ship2/slug3_carry__0_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  ship2/slug3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.131    ship2/slug3_carry__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.370 r  ship2/slug3_carry__2/O[2]
                         net (fo=2, routed)           1.066     5.436    ship2/f2_2[2]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.302     5.738 r  ship2/i__carry__0_i_5__8/O
                         net (fo=1, routed)           0.000     5.738    ship2/i__carry__0_i_5__8_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.114 r  ship2/slug2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.114    ship2/slug2_inferred__0/i__carry__0_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  ship2/slug2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    ship2/slug2_inferred__0/i__carry__1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.348 r  ship2/slug2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.518     7.866    ship2/slug2_inferred__0/i__carry__2_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     7.990 f  ship2/vgaRed_OBUF[3]_inst_i_29/O
                         net (fo=2, routed)           0.819     8.810    ship2/total_time/c1/f1_i_2__10
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.934 r  ship2/total_time/c1/f1_i_4__5/O
                         net (fo=1, routed)           1.041     9.975    score/c2/f1_3
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.099 r  score/c2/f1_i_2__10/O
                         net (fo=3, routed)           1.110    11.208    score/c3/t_3
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.146    11.354 r  score/c3/f3_i_1__41/O
                         net (fo=1, routed)           0.000    11.354    score/c3/D0
    SLICE_X14Y18         FDRE                                         r  score/c3/f3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.440    38.445    score/c3/clk
    SLICE_X14Y18         FDRE                                         r  score/c3/f3/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.118    39.032    score/c3/f3
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                 27.678    

Slack (MET) :             28.251ns  (required time - arrival time)
  Source:                 ship2/vertical/c0/f1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c3/f1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.569ns  (logic 3.982ns (34.420%)  route 7.587ns (65.580%))
  Logic Levels:           15  (CARRY4=8 LUT1=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.635    -0.877    ship2/vertical/c0/clk
    SLICE_X4Y3           FDRE                                         r  ship2/vertical/c0/f1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  ship2/vertical/c0/f1/Q
                         net (fo=12, routed)          1.322     0.901    ship2/vertical/c0/f1_0
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     1.025 r  ship2/vertical/c0/slug3_carry_i_12/O
                         net (fo=1, routed)           0.000     1.025    ship2/vertical/c0/slug3_carry_i_12_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  ship2/vertical/c0/slug3_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.575    ship2/vertical/c1/slug3_carry_i_3__0[0]
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.814 f  ship2/vertical/c1/slug3_carry_i_1__0/O[2]
                         net (fo=4, routed)           1.351     3.165    score/c3/slug3_carry__0[2]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.302     3.467 r  score/c3/slug3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.467    ship2/i__carry_i_2__5[1]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.017 r  ship2/slug3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.017    ship2/slug3_carry__0_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  ship2/slug3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.131    ship2/slug3_carry__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.370 r  ship2/slug3_carry__2/O[2]
                         net (fo=2, routed)           1.066     5.436    ship2/f2_2[2]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.302     5.738 r  ship2/i__carry__0_i_5__8/O
                         net (fo=1, routed)           0.000     5.738    ship2/i__carry__0_i_5__8_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.114 r  ship2/slug2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.114    ship2/slug2_inferred__0/i__carry__0_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  ship2/slug2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    ship2/slug2_inferred__0/i__carry__1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.348 r  ship2/slug2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.518     7.866    ship2/slug2_inferred__0/i__carry__2_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     7.990 f  ship2/vgaRed_OBUF[3]_inst_i_29/O
                         net (fo=2, routed)           0.819     8.810    ship2/total_time/c1/f1_i_2__10
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.934 r  ship2/total_time/c1/f1_i_4__5/O
                         net (fo=1, routed)           1.041     9.975    score/c2/f1_3
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.099 r  score/c2/f1_i_2__10/O
                         net (fo=3, routed)           0.469    10.568    score/c3/t_3
    SLICE_X13Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  score/c3/f1_i_1__43/O
                         net (fo=1, routed)           0.000    10.692    score/c3/D07_out
    SLICE_X13Y18         FDRE                                         r  score/c3/f1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.440    38.445    score/c3/clk
    SLICE_X13Y18         FDRE                                         r  score/c3/f1/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    38.943    score/c3/f1
  -------------------------------------------------------------------
                         required time                         38.943    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 28.251    

Slack (MET) :             28.330ns  (required time - arrival time)
  Source:                 player/vertical/c0/f2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c1/f1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.494ns  (logic 4.066ns (35.374%)  route 7.428ns (64.626%))
  Logic Levels:           14  (CARRY4=7 LUT1=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.570    -0.942    player/vertical/c0/clk
    SLICE_X13Y0          FDRE                                         r  player/vertical/c0/f2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.523 f  player/vertical/c0/f2/Q
                         net (fo=6, routed)           0.710     0.187    player/vertical/c0/v_out[2]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.297     0.484 r  player/vertical/c0/Q4_FF[4]_i_13/O
                         net (fo=1, routed)           0.000     0.484    player/vertical/c0/Q4_FF[4]_i_13_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  player/vertical/c0/Q4_FF[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.017    player/vertical/c1/vgaGreen_OBUF[3]_inst_i_86[0]
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.332 f  player/vertical/c1/Q4_FF[4]_i_8/O[3]
                         net (fo=5, routed)           0.526     1.858    playerbot[8]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.307     2.165 r  vgaGreen_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.000     2.165    vgaGreen_OBUF[3]_inst_i_89_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.698 r  vgaGreen_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.698    vgaGreen_OBUF[3]_inst_i_64_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.937 r  vgaGreen_OBUF[3]_inst_i_35/O[2]
                         net (fo=2, routed)           0.802     3.738    v_count/c3/player3[1]
    SLICE_X11Y2          LUT4 (Prop_lut4_I0_O)        0.301     4.039 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.039    v_count/c3/vgaGreen_OBUF[3]_inst_i_61_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.437 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.437    v_count/c3/vgaGreen_OBUF[3]_inst_i_34_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.551    v_count/c3/vgaGreen_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_7/CO[3]
                         net (fo=2, routed)           1.268     5.934    v_count/c3/player/player20_in
    SLICE_X11Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.058 r  v_count/c3/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=13, routed)          1.549     7.607    ship3/total_time/c1/playercoord
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.731 r  ship3/total_time/c1/Q3_FF[4]_i_2__1/O
                         net (fo=5, routed)           1.329     9.060    score/c0/f1_1
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.184 r  score/c0/f1_i_2__12/O
                         net (fo=4, routed)           0.866    10.050    score/c1/p_2_in
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.174 r  score/c1/f1_i_1__41/O
                         net (fo=1, routed)           0.379    10.553    score/c1/D07_out
    SLICE_X13Y17         FDRE                                         r  score/c1/f1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.442    38.447    score/c1/clk
    SLICE_X13Y17         FDRE                                         r  score/c1/f1/C
                         clock pessimism              0.578    39.024    
                         clock uncertainty           -0.094    38.930    
    SLICE_X13Y17         FDRE (Setup_fdre_C_D)       -0.047    38.883    score/c1/f1
  -------------------------------------------------------------------
                         required time                         38.883    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 28.330    

Slack (MET) :             28.631ns  (required time - arrival time)
  Source:                 player/vertical/c0/f2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship2/Q3_FF[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 4.091ns (37.181%)  route 6.912ns (62.819%))
  Logic Levels:           14  (CARRY4=7 LUT1=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.570    -0.942    player/vertical/c0/clk
    SLICE_X13Y0          FDRE                                         r  player/vertical/c0/f2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.523 f  player/vertical/c0/f2/Q
                         net (fo=6, routed)           0.710     0.187    player/vertical/c0/v_out[2]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.297     0.484 r  player/vertical/c0/Q4_FF[4]_i_13/O
                         net (fo=1, routed)           0.000     0.484    player/vertical/c0/Q4_FF[4]_i_13_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  player/vertical/c0/Q4_FF[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.017    player/vertical/c1/vgaGreen_OBUF[3]_inst_i_86[0]
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.332 f  player/vertical/c1/Q4_FF[4]_i_8/O[3]
                         net (fo=5, routed)           0.526     1.858    playerbot[8]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.307     2.165 r  vgaGreen_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.000     2.165    vgaGreen_OBUF[3]_inst_i_89_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.698 r  vgaGreen_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.698    vgaGreen_OBUF[3]_inst_i_64_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.937 r  vgaGreen_OBUF[3]_inst_i_35/O[2]
                         net (fo=2, routed)           0.802     3.738    v_count/c3/player3[1]
    SLICE_X11Y2          LUT4 (Prop_lut4_I0_O)        0.301     4.039 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.039    v_count/c3/vgaGreen_OBUF[3]_inst_i_61_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.437 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.437    v_count/c3/vgaGreen_OBUF[3]_inst_i_34_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.551    v_count/c3/vgaGreen_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_7/CO[3]
                         net (fo=2, routed)           1.268     5.934    v_count/c3/player/player20_in
    SLICE_X11Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.058 r  v_count/c3/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=13, routed)          2.045     8.102    ship2/playercoord
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.124     8.226 r  ship2/Q0_FF_i_2__2/O
                         net (fo=3, routed)           0.607     8.834    ship2/Q0_FF_i_2__2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.958 f  ship2/Q3_FF[5]_i_2__2/O
                         net (fo=3, routed)           0.618     9.576    ship2/Q3_FF[5]_i_2__2_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I4_O)        0.149     9.725 r  ship2/Q3_FF[5]_i_1__3/O
                         net (fo=1, routed)           0.337    10.062    ship2/ns[5]
    SLICE_X4Y18          FDRE                                         r  ship2/Q3_FF[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.507    38.512    ship2/clk
    SLICE_X4Y18          FDRE                                         r  ship2/Q3_FF[5]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.289    38.692    ship2/Q3_FF[5]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 28.631    

Slack (MET) :             28.803ns  (required time - arrival time)
  Source:                 player/vertical/c0/f2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship3/Q3_FF[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 4.066ns (36.714%)  route 7.009ns (63.286%))
  Logic Levels:           14  (CARRY4=7 LUT1=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.570    -0.942    player/vertical/c0/clk
    SLICE_X13Y0          FDRE                                         r  player/vertical/c0/f2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.523 f  player/vertical/c0/f2/Q
                         net (fo=6, routed)           0.710     0.187    player/vertical/c0/v_out[2]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.297     0.484 r  player/vertical/c0/Q4_FF[4]_i_13/O
                         net (fo=1, routed)           0.000     0.484    player/vertical/c0/Q4_FF[4]_i_13_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  player/vertical/c0/Q4_FF[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.017    player/vertical/c1/vgaGreen_OBUF[3]_inst_i_86[0]
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.332 f  player/vertical/c1/Q4_FF[4]_i_8/O[3]
                         net (fo=5, routed)           0.526     1.858    playerbot[8]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.307     2.165 r  vgaGreen_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.000     2.165    vgaGreen_OBUF[3]_inst_i_89_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.698 r  vgaGreen_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.698    vgaGreen_OBUF[3]_inst_i_64_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.937 r  vgaGreen_OBUF[3]_inst_i_35/O[2]
                         net (fo=2, routed)           0.802     3.738    v_count/c3/player3[1]
    SLICE_X11Y2          LUT4 (Prop_lut4_I0_O)        0.301     4.039 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.039    v_count/c3/vgaGreen_OBUF[3]_inst_i_61_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.437 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.437    v_count/c3/vgaGreen_OBUF[3]_inst_i_34_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.551    v_count/c3/vgaGreen_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_7/CO[3]
                         net (fo=2, routed)           1.268     5.934    v_count/c3/player/player20_in
    SLICE_X11Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.058 r  v_count/c3/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=13, routed)          1.889     7.946    ship3/playercoord
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.070 r  ship3/Q0_FF_i_2__1/O
                         net (fo=3, routed)           0.657     8.727    ship3/Q0_FF_i_2__1_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.851 f  ship3/Q3_FF[5]_i_2__1/O
                         net (fo=3, routed)           0.828     9.679    ship3/Q3_FF[5]_i_2__1_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     9.803 r  ship3/Q3_FF[5]_i_1__2/O
                         net (fo=1, routed)           0.330    10.133    ship3/ns[5]
    SLICE_X3Y18          FDRE                                         r  ship3/Q3_FF[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.509    38.514    ship3/clk
    SLICE_X3Y18          FDRE                                         r  ship3/Q3_FF[5]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)       -0.047    38.936    ship3/Q3_FF[5]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 28.803    

Slack (MET) :             28.817ns  (required time - arrival time)
  Source:                 player/vertical/c0/f2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c1/f0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 4.066ns (36.686%)  route 7.017ns (63.314%))
  Logic Levels:           14  (CARRY4=7 LUT1=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.570    -0.942    player/vertical/c0/clk
    SLICE_X13Y0          FDRE                                         r  player/vertical/c0/f2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.523 f  player/vertical/c0/f2/Q
                         net (fo=6, routed)           0.710     0.187    player/vertical/c0/v_out[2]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.297     0.484 r  player/vertical/c0/Q4_FF[4]_i_13/O
                         net (fo=1, routed)           0.000     0.484    player/vertical/c0/Q4_FF[4]_i_13_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  player/vertical/c0/Q4_FF[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.017    player/vertical/c1/vgaGreen_OBUF[3]_inst_i_86[0]
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.332 f  player/vertical/c1/Q4_FF[4]_i_8/O[3]
                         net (fo=5, routed)           0.526     1.858    playerbot[8]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.307     2.165 r  vgaGreen_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.000     2.165    vgaGreen_OBUF[3]_inst_i_89_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.698 r  vgaGreen_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.698    vgaGreen_OBUF[3]_inst_i_64_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.937 r  vgaGreen_OBUF[3]_inst_i_35/O[2]
                         net (fo=2, routed)           0.802     3.738    v_count/c3/player3[1]
    SLICE_X11Y2          LUT4 (Prop_lut4_I0_O)        0.301     4.039 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.039    v_count/c3/vgaGreen_OBUF[3]_inst_i_61_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.437 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.437    v_count/c3/vgaGreen_OBUF[3]_inst_i_34_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.551    v_count/c3/vgaGreen_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_7/CO[3]
                         net (fo=2, routed)           1.268     5.934    v_count/c3/player/player20_in
    SLICE_X11Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.058 r  v_count/c3/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=13, routed)          1.549     7.607    ship3/total_time/c1/playercoord
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.731 r  ship3/total_time/c1/Q3_FF[4]_i_2__1/O
                         net (fo=5, routed)           1.333     9.064    ship4/total_time/c1/f0_6
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.188 r  ship4/total_time/c1/f0_i_2__27/O
                         net (fo=5, routed)           0.830    10.018    score/c0/totalpoints
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.142 r  score/c0/f0_i_1__35/O
                         net (fo=1, routed)           0.000    10.142    score/c1/f0_1
    SLICE_X15Y18         FDRE                                         r  score/c1/f0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.440    38.445    score/c1/clk
    SLICE_X15Y18         FDRE                                         r  score/c1/f0/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)        0.031    38.959    score/c1/f0
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 28.817    

Slack (MET) :             28.874ns  (required time - arrival time)
  Source:                 ship2/vertical/c0/f1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c3/f0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.994ns  (logic 3.858ns (35.092%)  route 7.136ns (64.908%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.635    -0.877    ship2/vertical/c0/clk
    SLICE_X4Y3           FDRE                                         r  ship2/vertical/c0/f1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  ship2/vertical/c0/f1/Q
                         net (fo=12, routed)          1.322     0.901    ship2/vertical/c0/f1_0
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     1.025 r  ship2/vertical/c0/slug3_carry_i_12/O
                         net (fo=1, routed)           0.000     1.025    ship2/vertical/c0/slug3_carry_i_12_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  ship2/vertical/c0/slug3_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.575    ship2/vertical/c1/slug3_carry_i_3__0[0]
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.814 f  ship2/vertical/c1/slug3_carry_i_1__0/O[2]
                         net (fo=4, routed)           1.351     3.165    score/c3/slug3_carry__0[2]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.302     3.467 r  score/c3/slug3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.467    ship2/i__carry_i_2__5[1]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.017 r  ship2/slug3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.017    ship2/slug3_carry__0_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  ship2/slug3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.131    ship2/slug3_carry__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.370 r  ship2/slug3_carry__2/O[2]
                         net (fo=2, routed)           1.066     5.436    ship2/f2_2[2]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.302     5.738 r  ship2/i__carry__0_i_5__8/O
                         net (fo=1, routed)           0.000     5.738    ship2/i__carry__0_i_5__8_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.114 r  ship2/slug2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.114    ship2/slug2_inferred__0/i__carry__0_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  ship2/slug2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    ship2/slug2_inferred__0/i__carry__1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.348 r  ship2/slug2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.516     7.865    ship2/total_time/c1/Q3_FF[4]_0[0]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  ship2/total_time/c1/Q3_FF[4]_i_2__0/O
                         net (fo=4, routed)           1.280     9.269    score/c1/f1_2
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  score/c1/f1_i_2__11/O
                         net (fo=4, routed)           0.600     9.993    score/c2/p_3_in
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.117 r  score/c2/f0_i_1__37/O
                         net (fo=1, routed)           0.000    10.117    score/c3/f0_1
    SLICE_X12Y18         FDRE                                         r  score/c3/f0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.440    38.445    score/c3/clk
    SLICE_X12Y18         FDRE                                         r  score/c3/f0/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077    38.991    score/c3/f0
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 28.874    

Slack (MET) :             28.881ns  (required time - arrival time)
  Source:                 player/vertical/c0/f2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c0/f1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 4.092ns (37.079%)  route 6.944ns (62.921%))
  Logic Levels:           14  (CARRY4=7 LUT1=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.570    -0.942    player/vertical/c0/clk
    SLICE_X13Y0          FDRE                                         r  player/vertical/c0/f2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.523 f  player/vertical/c0/f2/Q
                         net (fo=6, routed)           0.710     0.187    player/vertical/c0/v_out[2]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.297     0.484 r  player/vertical/c0/Q4_FF[4]_i_13/O
                         net (fo=1, routed)           0.000     0.484    player/vertical/c0/Q4_FF[4]_i_13_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.017 r  player/vertical/c0/Q4_FF[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.017    player/vertical/c1/vgaGreen_OBUF[3]_inst_i_86[0]
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.332 f  player/vertical/c1/Q4_FF[4]_i_8/O[3]
                         net (fo=5, routed)           0.526     1.858    playerbot[8]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.307     2.165 r  vgaGreen_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.000     2.165    vgaGreen_OBUF[3]_inst_i_89_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.698 r  vgaGreen_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.698    vgaGreen_OBUF[3]_inst_i_64_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.937 r  vgaGreen_OBUF[3]_inst_i_35/O[2]
                         net (fo=2, routed)           0.802     3.738    v_count/c3/player3[1]
    SLICE_X11Y2          LUT4 (Prop_lut4_I0_O)        0.301     4.039 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.039    v_count/c3/vgaGreen_OBUF[3]_inst_i_61_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.437 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.437    v_count/c3/vgaGreen_OBUF[3]_inst_i_34_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.551 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.551    v_count/c3/vgaGreen_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.665 r  v_count/c3/vgaGreen_OBUF[3]_inst_i_7/CO[3]
                         net (fo=2, routed)           1.268     5.934    v_count/c3/player/player20_in
    SLICE_X11Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.058 r  v_count/c3/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=13, routed)          1.549     7.607    ship3/total_time/c1/playercoord
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.731 r  ship3/total_time/c1/Q3_FF[4]_i_2__1/O
                         net (fo=5, routed)           1.333     9.064    ship4/total_time/c1/f0_6
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.188 r  ship4/total_time/c1/f0_i_2__27/O
                         net (fo=5, routed)           0.757     9.945    score/c0/totalpoints
    SLICE_X15Y18         LUT3 (Prop_lut3_I1_O)        0.150    10.095 r  score/c0/f1_i_1__40/O
                         net (fo=1, routed)           0.000    10.095    score/c0/D07_out
    SLICE_X15Y18         FDRE                                         r  score/c0/f1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.440    38.445    score/c0/clk
    SLICE_X15Y18         FDRE                                         r  score/c0/f1/C
                         clock pessimism              0.578    39.022    
                         clock uncertainty           -0.094    38.928    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)        0.047    38.975    score/c0/f1
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                 28.881    

Slack (MET) :             29.010ns  (required time - arrival time)
  Source:                 ship2/vertical/c0/f1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score/c2/f2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 3.858ns (35.512%)  route 7.006ns (64.488%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.635    -0.877    ship2/vertical/c0/clk
    SLICE_X4Y3           FDRE                                         r  ship2/vertical/c0/f1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  ship2/vertical/c0/f1/Q
                         net (fo=12, routed)          1.322     0.901    ship2/vertical/c0/f1_0
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     1.025 r  ship2/vertical/c0/slug3_carry_i_12/O
                         net (fo=1, routed)           0.000     1.025    ship2/vertical/c0/slug3_carry_i_12_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  ship2/vertical/c0/slug3_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.575    ship2/vertical/c1/slug3_carry_i_3__0[0]
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.814 f  ship2/vertical/c1/slug3_carry_i_1__0/O[2]
                         net (fo=4, routed)           1.351     3.165    score/c3/slug3_carry__0[2]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.302     3.467 r  score/c3/slug3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.467    ship2/i__carry_i_2__5[1]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.017 r  ship2/slug3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.017    ship2/slug3_carry__0_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  ship2/slug3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.131    ship2/slug3_carry__1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.370 r  ship2/slug3_carry__2/O[2]
                         net (fo=2, routed)           1.066     5.436    ship2/f2_2[2]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.302     5.738 r  ship2/i__carry__0_i_5__8/O
                         net (fo=1, routed)           0.000     5.738    ship2/i__carry__0_i_5__8_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.114 r  ship2/slug2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.114    ship2/slug2_inferred__0/i__carry__0_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  ship2/slug2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    ship2/slug2_inferred__0/i__carry__1_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.348 r  ship2/slug2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.516     7.865    ship2/total_time/c1/Q3_FF[4]_0[0]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  ship2/total_time/c1/Q3_FF[4]_i_2__0/O
                         net (fo=4, routed)           1.280     9.269    score/c1/f1_2
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  score/c1/f1_i_2__11/O
                         net (fo=4, routed)           0.470     9.863    score/c2/p_3_in
    SLICE_X12Y17         LUT4 (Prop_lut4_I2_O)        0.124     9.987 r  score/c2/f2_i_1__40/O
                         net (fo=1, routed)           0.000     9.987    score/c2/D012_out
    SLICE_X12Y17         FDRE                                         r  score/c2/f2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         1.442    38.447    score/c2/clk
    SLICE_X12Y17         FDRE                                         r  score/c2/f2/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)        0.081    38.997    score/c2/f2
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 29.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/Q3_FF[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.585    -0.596    game/clk_out
    SLICE_X7Y19          FDRE                                         r  game/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  game/Q0_FF/Q
                         net (fo=3, routed)           0.099    -0.356    game/time_one/c0/f0_1
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  game/time_one/c0/Q3_FF[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    game/ns[1]
    SLICE_X6Y19          FDRE                                         r  game/Q3_FF[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.854    -0.836    game/clk_out
    SLICE_X6Y19          FDRE                                         r  game/Q3_FF[1]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.120    -0.463    game/Q3_FF[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ship4/random_num/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship4/random_num/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.562    -0.619    ship4/random_num/clk
    SLICE_X13Y14         FDRE                                         r  ship4/random_num/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ship4/random_num/Q0_FF/Q
                         net (fo=3, routed)           0.110    -0.368    ship4/random_num/Q[0]
    SLICE_X12Y14         FDRE                                         r  ship4/random_num/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.831    -0.859    ship4/random_num/clk
    SLICE_X12Y14         FDRE                                         r  ship4/random_num/Q1_FF/C
                         clock pessimism              0.252    -0.606    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.085    -0.521    ship4/random_num/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ship2/random_num/Q5_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship2/random_num/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.778%)  route 0.110ns (37.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.596    -0.585    ship2/random_num/clk
    SLICE_X0Y0           FDRE                                         r  ship2/random_num/Q5_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ship2/random_num/Q5_FF/Q
                         net (fo=2, routed)           0.110    -0.334    ship2/random_num/rand[5]
    SLICE_X2Y0           LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ship2/random_num/D0/O
                         net (fo=1, routed)           0.000    -0.289    ship2/random_num/D0__0
    SLICE_X2Y0           FDRE                                         r  ship2/random_num/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.867    -0.823    ship2/random_num/clk
    SLICE_X2Y0           FDRE                                         r  ship2/random_num/Q0_FF/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.120    -0.449    ship2/random_num/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ship5/random_num/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship5/rand1[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.561    -0.620    ship5/random_num/clk
    SLICE_X15Y16         FDRE                                         r  ship5/random_num/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ship5/random_num/Q2_FF/Q
                         net (fo=2, routed)           0.113    -0.366    ship5/rand[2]
    SLICE_X13Y16         FDRE                                         r  ship5/rand1[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.829    -0.861    ship5/clk
    SLICE_X13Y16         FDRE                                         r  ship5/rand1[2]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.070    -0.536    ship5/rand1[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ship1/random_num/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship1/rand0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.850%)  route 0.142ns (50.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.593    -0.588    ship1/random_num/clk
    SLICE_X4Y4           FDRE                                         r  ship1/random_num/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  ship1/random_num/Q0_FF/Q
                         net (fo=3, routed)           0.142    -0.306    ship1/rand[0]
    SLICE_X3Y5           FDRE                                         r  ship1/rand0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.866    -0.824    ship1/clk
    SLICE_X3Y5           FDRE                                         r  ship1/rand0/C
                         clock pessimism              0.274    -0.549    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.070    -0.479    ship1/rand0
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/time_one/c0/f0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/time_one/c0/f3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.595%)  route 0.109ns (36.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.585    -0.596    game/time_one/c0/clk_out
    SLICE_X1Y22          FDRE                                         r  game/time_one/c0/f0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  game/time_one/c0/f0/Q
                         net (fo=5, routed)           0.109    -0.347    game/time_one/c0/t_out[0]
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.049    -0.298 r  game/time_one/c0/f3_i_1__44/O
                         net (fo=1, routed)           0.000    -0.298    game/time_one/c0/D0
    SLICE_X0Y22          FDRE                                         r  game/time_one/c0/f3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.853    -0.837    game/time_one/c0/clk_out
    SLICE_X0Y22          FDRE                                         r  game/time_one/c0/f3/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.107    -0.476    game/time_one/c0/f3
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ship3/random_num/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship3/rand1[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.592    -0.589    ship3/random_num/clk
    SLICE_X5Y7           FDRE                                         r  ship3/random_num/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ship3/random_num/Q3_FF/Q
                         net (fo=2, routed)           0.127    -0.321    ship3/rand[3]
    SLICE_X5Y6           FDRE                                         r  ship3/rand1[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.864    -0.826    ship3/clk
    SLICE_X5Y6           FDRE                                         r  ship3/rand1[3]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.072    -0.500    ship3/rand1[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ship5/random_num/Q4_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship5/random_num/Q5_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.561    -0.620    ship5/random_num/clk
    SLICE_X15Y16         FDRE                                         r  ship5/random_num/Q4_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  ship5/random_num/Q4_FF/Q
                         net (fo=1, routed)           0.112    -0.367    ship5/random_num/rand[4]
    SLICE_X14Y16         FDRE                                         r  ship5/random_num/Q5_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.829    -0.861    ship5/random_num/clk
    SLICE_X14Y16         FDRE                                         r  ship5/random_num/Q5_FF/C
                         clock pessimism              0.253    -0.607    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.060    -0.547    ship5/random_num/Q5_FF
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.554    -0.627    not_so_slow/slowclk/XLXI_38/I_Q0/clk_out
    SLICE_X13Y23         FDCE                                         r  not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.131    -0.355    not_so_slow/slowclk/XLXI_38/I_Q1/Q0
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  not_so_slow/slowclk/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.310    not_so_slow/slowclk/XLXI_38/I_Q1/TQ
    SLICE_X12Y23         FDCE                                         r  not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.821    -0.869    not_so_slow/slowclk/XLXI_38/I_Q1/clk_out
    SLICE_X12Y23         FDCE                                         r  not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.254    -0.614    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.120    -0.494    not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ship4/Q3_FF[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ship4/Q3_FF[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.178%)  route 0.134ns (41.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.559    -0.622    ship4/clk
    SLICE_X9Y18          FDRE                                         r  ship4/Q3_FF[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ship4/Q3_FF[4]/Q
                         net (fo=5, routed)           0.134    -0.348    ship4/Q3_FF_n_0_[4]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.045    -0.303 r  ship4/Q3_FF[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.303    ship4/ns[5]
    SLICE_X8Y18          FDRE                                         r  ship4/Q3_FF[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=345, routed)         0.827    -0.863    ship4/clk
    SLICE_X8Y18          FDRE                                         r  ship4/Q3_FF[5]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.120    -0.489    ship4/Q3_FF[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y19      game/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2      player/horizontal/c2/f0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2      player/horizontal/c2/f1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2      player/horizontal/c2/f2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2      player/horizontal/c2/f3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y17      ship1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y12      ship1/vertical/c3/f0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y12      ship1/vertical/c3/f1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      ship1/Q3_FF[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      ship1/Q3_FF[6]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y19      game/Q0_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      ship1/vertical/c3/f0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y12      ship1/vertical/c3/f1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      ship1/vertical/c3/f2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      ship1/vertical/c3/f3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y5       ship3/vertical/c1/f0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y5       ship3/vertical/c1/f1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y5       ship3/vertical/c1/f2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y19      game/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y19      game/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2      player/horizontal/c2/f0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2      player/horizontal/c2/f1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2      player/horizontal/c2/f2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2      player/horizontal/c2/f3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y17      ship1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      ship1/vertical/c3/f0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      ship1/vertical/c3/f0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y12      ship1/vertical/c3/f1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



