NORMAL MODE

Matrixes identical ... Test successful!


D:\CENG3430\Lab09\solution1\sim\vhdl>call xelab xil_defaultlib.apatb_standalone_mmult_top -prj standalone_mmult.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s standalone_mmult  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_standalone_mmult_top -prj standalone_mmult.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s standalone_mmult 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/ip/xil_defaultlib/standalone_mmult_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity standalone_mmult_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/ip/xil_defaultlib/standalone_mmult_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity standalone_mmult_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_11
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_12
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_13
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_14
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_15
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_16
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_17
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_18
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_19.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_19
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_20.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_20
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_21
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_22.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_22
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_23.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_23
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_24.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_24
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_25.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_25
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_26.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_26
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_27.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_27
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_28.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_28
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_29.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_29
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_30.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_30
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_31.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_31
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_5
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_A_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_11
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_12
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_13.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_13
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_14.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_14
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_15.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_15
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_16
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_17
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_18
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_19.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_19
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_20.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_20
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_21
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_22.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_22
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_23.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_23
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_24.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_24
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_25.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_25
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_26.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_26
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_27.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_27
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_28.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_28
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_29.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_29
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_30.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_30
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_31.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_31
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_5
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_B_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_B_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/AESL_automem_C.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_C
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/mmult_hw_float_32_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mmult_hw_float_32_s
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/standalone_mmult.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_standalone_mmult_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/standalone_mmult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity standalone_mmult
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/standalone_mmult_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity standalone_mmult_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/Lab09/solution1/sim/vhdl/standalone_mmult_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity standalone_mmult_cud
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/standalone_mmult_ap_fadd_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/standalone_mmult_ap_fmul_2_max_dsp_32.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg
Compiling package floating_point_v7_1_3.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture standalone_mmult_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.standalone_mmult_ap_fadd_3_full_dsp_32 [standalone_mmult_ap_fadd_3_full_...]
Compiling architecture arch of entity xil_defaultlib.standalone_mmult_bkb [\standalone_mmult_bkb(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture standalone_mmult_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.standalone_mmult_ap_fmul_2_max_dsp_32 [standalone_mmult_ap_fmul_2_max_d...]
Compiling architecture arch of entity xil_defaultlib.standalone_mmult_cud [\standalone_mmult_cud(id=1)\]
Compiling architecture behav of entity xil_defaultlib.mmult_hw_float_32_s [mmult_hw_float_32_s_default]
Compiling architecture behav of entity xil_defaultlib.standalone_mmult [standalone_mmult_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_0 [aesl_automem_a_0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_1 [aesl_automem_a_1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_2 [aesl_automem_a_2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_3 [aesl_automem_a_3_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_4 [aesl_automem_a_4_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_5 [aesl_automem_a_5_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_6 [aesl_automem_a_6_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_7 [aesl_automem_a_7_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_8 [aesl_automem_a_8_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_9 [aesl_automem_a_9_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_10 [aesl_automem_a_10_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_11 [aesl_automem_a_11_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_12 [aesl_automem_a_12_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_13 [aesl_automem_a_13_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_14 [aesl_automem_a_14_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_15 [aesl_automem_a_15_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_16 [aesl_automem_a_16_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_17 [aesl_automem_a_17_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_18 [aesl_automem_a_18_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_19 [aesl_automem_a_19_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_20 [aesl_automem_a_20_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_21 [aesl_automem_a_21_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_22 [aesl_automem_a_22_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_23 [aesl_automem_a_23_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_24 [aesl_automem_a_24_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_25 [aesl_automem_a_25_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_26 [aesl_automem_a_26_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_27 [aesl_automem_a_27_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_28 [aesl_automem_a_28_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_29 [aesl_automem_a_29_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_30 [aesl_automem_a_30_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A_31 [aesl_automem_a_31_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_0 [aesl_automem_b_0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_1 [aesl_automem_b_1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_2 [aesl_automem_b_2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_3 [aesl_automem_b_3_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_4 [aesl_automem_b_4_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_5 [aesl_automem_b_5_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_6 [aesl_automem_b_6_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_7 [aesl_automem_b_7_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_8 [aesl_automem_b_8_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_9 [aesl_automem_b_9_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_10 [aesl_automem_b_10_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_11 [aesl_automem_b_11_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_12 [aesl_automem_b_12_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_13 [aesl_automem_b_13_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_14 [aesl_automem_b_14_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_15 [aesl_automem_b_15_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_16 [aesl_automem_b_16_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_17 [aesl_automem_b_17_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_18 [aesl_automem_b_18_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_19 [aesl_automem_b_19_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_20 [aesl_automem_b_20_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_21 [aesl_automem_b_21_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_22 [aesl_automem_b_22_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_23 [aesl_automem_b_23_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_24 [aesl_automem_b_24_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_25 [aesl_automem_b_25_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_26 [aesl_automem_b_26_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_27 [aesl_automem_b_27_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_28 [aesl_automem_b_28_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_29 [aesl_automem_b_29_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_30 [aesl_automem_b_30_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_B_31 [aesl_automem_b_31_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_C [aesl_automem_c_default]
Compiling architecture behav of entity xil_defaultlib.apatb_standalone_mmult_top
Built simulation snapshot standalone_mmult

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/CENG3430/Lab09/solution1/sim/vhdl/xsim.dir/standalone_mmult/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 27 01:29:42 2022...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/standalone_mmult/xsim_script.tcl
# xsim {standalone_mmult} -autoloadwcfg -tclbatch {standalone_mmult.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source standalone_mmult.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U31/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U30/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U29/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U28/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U27/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U26/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U25/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U24/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U23/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U22/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U21/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U20/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U19/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U18/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U17/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U16/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U15/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U14/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U13/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U12/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U11/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U10/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U9/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U8/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U7/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U6/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U5/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U4/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U3/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U2/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_standalone_mmult_top/AESL_inst_standalone_mmult/grp_mmult_hw_float_32_s_fu_138/standalone_mmult_bkb_U1/standalone_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 12095 ns  Iteration: 1  Process: /apatb_standalone_mmult_top/generate_sim_done_proc  File: D:/CENG3430/Lab09/solution1/sim/vhdl/standalone_mmult.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 12095 ns  Iteration: 1  Process: /apatb_standalone_mmult_top/generate_sim_done_proc  File: D:/CENG3430/Lab09/solution1/sim/vhdl/standalone_mmult.autotb.vhd
$finish called at time : 12095 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 207.195 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 27 01:29:57 2022...
NORMAL MODE

Matrixes identical ... Test successful!

