#[doc = "Register `TRCKCR` reader"]
pub type R = crate::R<TrckcrSpec>;
#[doc = "Register `TRCKCR` writer"]
pub type W = crate::W<TrckcrSpec>;
#[doc = "Trace Clock operating frequency select\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Trck {
    #[doc = "0: /1"]
    _0000 = 0,
    #[doc = "1: /2(value after reset)"]
    _0001 = 1,
    #[doc = "2: /4"]
    _0010 = 2,
    #[doc = "3: Setting prohibited"]
    Others = 3,
}
impl From<Trck> for u8 {
    #[inline(always)]
    fn from(variant: Trck) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Trck {
    type Ux = u8;
}
impl crate::IsEnum for Trck {}
#[doc = "Field `TRCK` reader - Trace Clock operating frequency select"]
pub type TrckR = crate::FieldReader<Trck>;
impl TrckR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Trck {
        match self.bits {
            0 => Trck::_0000,
            1 => Trck::_0001,
            2 => Trck::_0010,
            _ => Trck::Others,
        }
    }
    #[doc = "/1"]
    #[inline(always)]
    pub fn is_0000(&self) -> bool {
        *self == Trck::_0000
    }
    #[doc = "/2(value after reset)"]
    #[inline(always)]
    pub fn is_0001(&self) -> bool {
        *self == Trck::_0001
    }
    #[doc = "/4"]
    #[inline(always)]
    pub fn is_0010(&self) -> bool {
        *self == Trck::_0010
    }
    #[doc = "Setting prohibited"]
    #[inline(always)]
    pub fn is_others(&self) -> bool {
        matches!(self.variant(), Trck::Others)
    }
}
#[doc = "Field `TRCK` writer - Trace Clock operating frequency select"]
pub type TrckW<'a, REG> = crate::FieldWriter<'a, REG, 4, Trck, crate::Safe>;
impl<'a, REG> TrckW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "/1"]
    #[inline(always)]
    pub fn _0000(self) -> &'a mut crate::W<REG> {
        self.variant(Trck::_0000)
    }
    #[doc = "/2(value after reset)"]
    #[inline(always)]
    pub fn _0001(self) -> &'a mut crate::W<REG> {
        self.variant(Trck::_0001)
    }
    #[doc = "/4"]
    #[inline(always)]
    pub fn _0010(self) -> &'a mut crate::W<REG> {
        self.variant(Trck::_0010)
    }
    #[doc = "Setting prohibited"]
    #[inline(always)]
    pub fn others(self) -> &'a mut crate::W<REG> {
        self.variant(Trck::Others)
    }
}
#[doc = "Trace Clock operating enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Trcken {
    #[doc = "0: Operation disabled"]
    _0 = 0,
    #[doc = "1: Operation enabled."]
    _1 = 1,
}
impl From<Trcken> for bool {
    #[inline(always)]
    fn from(variant: Trcken) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TRCKEN` reader - Trace Clock operating enable"]
pub type TrckenR = crate::BitReader<Trcken>;
impl TrckenR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Trcken {
        match self.bits {
            false => Trcken::_0,
            true => Trcken::_1,
        }
    }
    #[doc = "Operation disabled"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Trcken::_0
    }
    #[doc = "Operation enabled."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Trcken::_1
    }
}
#[doc = "Field `TRCKEN` writer - Trace Clock operating enable"]
pub type TrckenW<'a, REG> = crate::BitWriter<'a, REG, Trcken>;
impl<'a, REG> TrckenW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Operation disabled"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Trcken::_0)
    }
    #[doc = "Operation enabled."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Trcken::_1)
    }
}
impl R {
    #[doc = "Bits 0:3 - Trace Clock operating frequency select"]
    #[inline(always)]
    pub fn trck(&self) -> TrckR {
        TrckR::new(self.bits & 0x0f)
    }
    #[doc = "Bit 7 - Trace Clock operating enable"]
    #[inline(always)]
    pub fn trcken(&self) -> TrckenR {
        TrckenR::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:3 - Trace Clock operating frequency select"]
    #[inline(always)]
    pub fn trck(&mut self) -> TrckW<'_, TrckcrSpec> {
        TrckW::new(self, 0)
    }
    #[doc = "Bit 7 - Trace Clock operating enable"]
    #[inline(always)]
    pub fn trcken(&mut self) -> TrckenW<'_, TrckcrSpec> {
        TrckenW::new(self, 7)
    }
}
#[doc = "Trace Clock Control Register\n\nYou can [`read`](crate::Reg::read) this register and get [`trckcr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`trckcr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct TrckcrSpec;
impl crate::RegisterSpec for TrckcrSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`trckcr::R`](R) reader structure"]
impl crate::Readable for TrckcrSpec {}
#[doc = "`write(|w| ..)` method takes [`trckcr::W`](W) writer structure"]
impl crate::Writable for TrckcrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets TRCKCR to value 0x01"]
impl crate::Resettable for TrckcrSpec {
    const RESET_VALUE: u8 = 0x01;
}
