********************************************************************************
pvs 16.15-s010 64 bit (Fri Jun 28 22:24:07 PDT 2019)
Build Ref No.: 010 Production (06-28-2019) [pvs_1615]

Copyright 2019 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     s2424 (Linux x86_64 3.10.0-1160.42.2.el7.x86_64)
Process Id:      11790
Starting Time:   Wed Nov 24 08:29:06 2021 (Wed Nov 24 07:29:06 2021 GMT)
With parameters: -drc -get_rules /tmp/pvsrng.6253@s2424.1 -tc top -gds /dev/null -get_options /tmp/pvsoptpar.6253@s2424.1 -gen_tags /tmp/pvsgentags.6253@s2424.1 -control /tmp/ipvsRulesCheckControl.6253@s2424.1 /home/saul/projects/KISTA/drc_runs/.technology.rul.6253@s2424.1 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz
    cpu MHz         :  1299.902
    cache size      :  20480 KB
    physical cores  :  16
    logical cores   :  32
    hyper-threading on

Memory info:
    64168M physical memory installed.

    MemTotal:       65709328 kB
    MemFree:         4489764 kB
    MemAvailable:   10821900 kB
    Buffers:               0 kB
    Cached:          7164576 kB
    SwapCached:       259876 kB
    Active:         51761340 kB
    Inactive:        6315548 kB
    Active(anon):   47215744 kB
    Inactive(anon):  4793800 kB
    Active(file):    4545596 kB
    Inactive(file):  1521748 kB
    Unevictable:           0 kB
    Mlocked:               0 kB
    SwapTotal:      32964604 kB
    SwapFree:              0 kB
    Dirty:                40 kB
    Writeback:             0 kB
    AnonPages:      50653040 kB
    Mapped:           402260 kB
    Shmem:           1097228 kB
    Slab:            1068140 kB
    SReclaimable:     756780 kB
    SUnreclaim:       311360 kB
    KernelStack:       12896 kB
    PageTables:       209928 kB
    NFS_Unstable:          0 kB
    Bounce:                0 kB
    WritebackTmp:          0 kB
    CommitLimit:    65819268 kB
    Committed_AS:   70146168 kB
    VmallocTotal:   34359738367 kB
    VmallocUsed:      422088 kB
    VmallocChunk:   34325399548 kB
    Percpu:            10240 kB
    HardwareCorrupted:     0 kB
    AnonHugePages:   2576384 kB
    CmaTotal:              0 kB
    CmaFree:               0 kB
    HugePages_Total:       0
    HugePages_Free:        0
    HugePages_Rsvd:        0
    HugePages_Surp:        0
    Hugepagesize:       2048 kB
    DirectMap4k:      179524 kB
    DirectMap2M:     4968448 kB
    DirectMap1G:    61865984 kB


########################################################################
Get environment info ...
########################################################################
ENV VAR: TCL_LIBRARY = /pkg/cadence/installs/PVS161/share/lib/tcltk/08.64/tcl8.6
ENV VAR: TCLX_LIBRARY = /pkg/cadence/installs/PVS161/share/lib/tclx/08.40
ENV VAR: TCLLIBPATH = /pkg/cadence/installs/PVS161/share/lib/itcl/3.4.1 /pkg/cadence/installs/PVS161/share/lib/tclxml/3.2 /pkg/cadence/installs/PVS161/share/lib/tcllib/1.18 /pkg/cadence/installs/PVS161/share/lib/itcl/3.4.1 /pkg/cadence/installs/PVS161/share/lib/tclxml/3.2 /pkg/cadence/installs/PVS161/share/lib/tcllib/1.18 


########################################################################
Parsing Control File /tmp/ipvsRulesCheckControl.6253@s2424.1 ...
########################################################################
RESULTS_DB -drc "/home/saul/projects/KISTA/drc_runs/test_drc.drc_errors.ascii" -ascii;

########################################################################
Parsing Rule File /home/saul/projects/KISTA/drc_runs/.technology.rul.6253@s2424.1 ...
########################################################################
TECHNOLOGY kista_pvs -ruleSet default -techLib /home/saul/projects/KISTA/pvtech.lib;
[WARN] The rule set 'default' in technology 'kista_pvs' has file './pvlLVS.rul' given for 'ErcRules'. However, this file does not exist, or cannot be read, and will be ignored.
[INFO] TECHNOLOGY: Rules file /home/saul/projects/KISTA/pvs/./pvlDRC.rul will be included after the remainder of the current rules are processed.
[INFO] TECHNOLOGY kista_pvs -techLib /home/saul/projects/KISTA/pvtech.lib: End of additions.
LAYOUT_PATH "CELLNAME.gds" gdsii;
[WARN] Cmd-line override: LAYOUT_PATH "/dev/null";
LAYOUT_PRIMARY "CELLNAME";
[WARN] Cmd-line override: LAYOUT_PRIMARY "top";
RESULTS_DB -drc "CELLNAME.db" -ascii;
[WARN]: RESULTS_DB -ascii at line 32 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul is skipped. It is set in control file.
INPUT_SCALE 2000;
GRID 5;
UNIT -length u;
TEXT_DEPTH -primary;
FLAG -nonsimple yes;

RULE offgrid_check {
    CAPTION Grid violation;
    LAYOUT_INPUT -offgrid;
}

RULE ortho_45_check {
    CAPTION Orthogonal and 45 degree violation;
    LAYOUT_INPUT -skew;
}

RULE acute_check {
    CAPTION Acute angle  violation;
    LAYOUT_INPUT -acute;
}
LAYER_DEF empty 999;
LAYER_DEF Bondpad 1000;
LAYER_MAP 36 -datatype 0 1000;
LAYER_DEF CapMetal 1001;
LAYER_MAP 14 -datatype 0 1001;
LAYER_DEF Cont 1002;
LAYER_MAP 6 -datatype 0 1002;
LAYER_DEF ESDdummy 1003;
LAYER_MAP 74 -datatype 0 1003;
LAYER_DEF INDdummy 1004;
LAYER_MAP 16 -datatype 0 1004;
LAYER_DEF M1Resdum 1005;
LAYER_MAP 75 -datatype 0 1005;
LAYER_DEF M2Resdum 1006;
LAYER_MAP 76 -datatype 0 1006;
LAYER_DEF M3Resdum 1007;
LAYER_MAP 77 -datatype 0 1007;
LAYER_DEF M4Resdum 1008;
LAYER_MAP 78 -datatype 0 1008;
LAYER_DEF M5Resdum 1009;
LAYER_MAP 79 -datatype 0 1009;
LAYER_DEF M6Resdum 1010;
LAYER_MAP 80 -datatype 0 1010;
LAYER_DEF M7Resdum 1011;
LAYER_MAP 81 -datatype 0 1011;
LAYER_DEF M8Resdum 1012;
LAYER_MAP 82 -datatype 0 1012;
LAYER_DEF M9Resdum 1013;
LAYER_MAP 83 -datatype 0 1013;
LAYER_DEF M10Resdum 1014;
LAYER_MAP 93 -datatype 0 1014;
LAYER_DEF M11Resdum 1015;
LAYER_MAP 103 -datatype 0 1015;
LAYER_DEF Metal1 1016;
LAYER_MAP 7 -datatype -le 5 1016;
LAYER_DEF Metal2 1017;
LAYER_MAP 9 -datatype -le 5 1017;
LAYER_DEF Metal3 1018;
LAYER_MAP 11 -datatype -le 5 1018;
LAYER_DEF Metal4 1019;
LAYER_MAP 31 -datatype -le 5 1019;
LAYER_DEF Metal5 1020;
LAYER_MAP 33 -datatype -le 5 1020;
LAYER_DEF Metal6 1021;
LAYER_MAP 35 -datatype -le 5 1021;
LAYER_DEF Metal7 1022;
LAYER_MAP 38 -datatype -le 5 1022;
LAYER_DEF Metal8 1023;
LAYER_MAP 40 -datatype -le 5 1023;
LAYER_DEF Metal9 1024;
LAYER_MAP 42 -datatype -le 5 1024;
LAYER_DEF Metal10 1025;
LAYER_MAP 152 -datatype -le 5 1025;
LAYER_DEF Metal11 1026;
LAYER_MAP 162 -datatype -le 5 1026;
LAYER_DEF NPNdummy 1027;
LAYER_MAP 20 -datatype 0 1027;
LAYER_DEF Nburied 1028;
LAYER_MAP 19 -datatype 0 1028;
LAYER_DEF Nhvt 1029;
LAYER_MAP 18 -datatype 0 1029;
LAYER_DEF Nimp 1030;
LAYER_MAP 4 -datatype 0 1030;
LAYER_DEF Nlvt 1031;
LAYER_MAP 26 -datatype 0 1031;
LAYER_DEF Nwell 1032;
LAYER_MAP 2 -datatype 0 1032;
LAYER_DEF Nzvt 1033;
LAYER_MAP 52 -datatype 0 1033;
LAYER_DEF Oxide 1034;
LAYER_MAP 1 -datatype 0 1034;
LAYER_DEF Oxide_thk 1035;
LAYER_MAP 24 -datatype 0 1035;
LAYER_DEF PNPdummy 1036;
LAYER_MAP 21 -datatype 0 1036;
LAYER_DEF Phvt 1037;
LAYER_MAP 23 -datatype 0 1037;
LAYER_DEF Pimp 1038;
LAYER_MAP 5 -datatype 0 1038;
LAYER_DEF Plvt 1039;
LAYER_MAP 27 -datatype 0 1039;
LAYER_DEF Poly 1040;
LAYER_MAP 3 -datatype 0 1040;
LAYER_DEF Psub 1041;
LAYER_MAP 25 -datatype 0 1041;
LAYER_DEF ResWdum 1042;
LAYER_MAP 71 -datatype 0 1042;
LAYER_DEF Resdum 1043;
LAYER_MAP 13 -datatype 0 1043;
LAYER_DEF SiProt 1044;
LAYER_MAP 72 -datatype 0 1044;
LAYER_DEF Via1 1045;
LAYER_MAP 8 -datatype 0 1045;
LAYER_DEF Via2 1046;
LAYER_MAP 10 -datatype 0 1046;
LAYER_DEF Via3 1047;
LAYER_MAP 30 -datatype 0 1047;
LAYER_DEF Via4 1048;
LAYER_MAP 32 -datatype 0 1048;
LAYER_DEF Via5 1049;
LAYER_MAP 34 -datatype 0 1049;
LAYER_DEF Via6 1050;
LAYER_MAP 37 -datatype 0 1050;
LAYER_DEF Via7 1051;
LAYER_MAP 39 -datatype 0 1051;
LAYER_DEF Via8 1052;
LAYER_MAP 41 -datatype 0 1052;
LAYER_DEF Via9 1053;
LAYER_MAP 151 -datatype 0 1053;
LAYER_DEF Via10 1054;
LAYER_MAP 161 -datatype 0 1054;
LAYER_DEF metal1_conn_text 1055;
LAYER_MAP 7 -texttype 0 1055;
TEXT_LAYER metal1_conn_text;
LAYER_DEF metal2_conn_text 1056;
LAYER_MAP 9 -texttype 0 1056;
TEXT_LAYER metal2_conn_text;
LAYER_DEF metal3_conn_text 1057;
LAYER_MAP 11 -texttype 0 1057;
TEXT_LAYER metal3_conn_text;
LAYER_DEF metal4_conn_text 1058;
LAYER_MAP 31 -texttype 0 1058;
TEXT_LAYER metal4_conn_text;
LAYER_DEF metal5_conn_text 1059;
LAYER_MAP 33 -texttype 0 1059;
TEXT_LAYER metal5_conn_text;
LAYER_DEF metal6_conn_text 1060;
LAYER_MAP 35 -texttype 0 1060;
TEXT_LAYER metal6_conn_text;
LAYER_DEF metal7_conn_text 1061;
LAYER_MAP 38 -texttype 0 1061;
TEXT_LAYER metal7_conn_text;
LAYER_DEF metal8_conn_text 1062;
LAYER_MAP 40 -texttype 0 1062;
TEXT_LAYER metal8_conn_text;
LAYER_DEF metal9_conn_text 1063;
LAYER_MAP 42 -texttype 0 1063;
TEXT_LAYER metal9_conn_text;
LAYER_DEF metal10_conn_text 1064;
LAYER_MAP 152 -texttype 0 1064;
TEXT_LAYER metal10_conn_text;
LAYER_DEF metal11_conn_text 1065;
LAYER_MAP 162 -texttype 0 1065;
TEXT_LAYER metal11_conn_text;
LAYER_DEF poly_conn_text 1066;
LAYER_MAP 3 -texttype 0 1066;
TEXT_LAYER poly_conn_text;
EXTENT bulk;
SIZE Bondpad -by 5 -underover bondpad_sq;
AND Bondpad Metal9 bp_tap;
SELECT -with_neighbor Cont -ge 3 -space lt 0.1 cont_cluster_lt_pt1;
AND Cont Poly cont_poly;
AND Oxide Poly gate;
NOT Metal1 M1Resdum metal1_conn;
NOT Metal2 M2Resdum metal2_conn;
NOT Metal3 M3Resdum metal3_conn;
NOT Metal4 M4Resdum metal4_conn;
NOT Metal5 M5Resdum metal5_conn;
NOT Metal6 M6Resdum metal6_conn;
NOT Metal7 M7Resdum metal7_conn;
NOT Metal8 M8Resdum metal8_conn;
NOT Metal9 M9Resdum metal9_conn;
AND Nimp Oxide nactive;
AND Nburied Nwell nb_tap;
NOT Nwell ResWdum nwell_conn;
AND Nwell ResWdum nwellres;
AND Oxide Pimp pactive;
NOT pactive Poly pdiff;
NOT pdiff Resdum pdiff_conn;
AND Cont pdiff_conn cont_pdiff;
NOT Poly Resdum poly_conn;
NOT nactive poly_conn ndiff;
NOT ndiff Resdum ndiff_conn;
AND Cont ndiff_conn cont_ndiff;
SELECT -touch ndiff_conn Poly nsd;
AND ESDdummy nsd nsd_esd;
SELECT -touch pdiff_conn Poly psd;
AND ESDdummy psd psd_esd;
SELECT -interact Nzvt Oxide -gt 1 rule_NZVT_X_4;
AND CapMetal Via10 via10_cap;
NOT Via10 CapMetal via10_nocap;
AREA bulk -gt 100000 L31068;
ENC Bondpad L31068 -lt 50 -metric opposite -para only -output region bondpad_to_die_edge;
AND Bondpad Via1 L92260;
SIZE L92260 -by 0.3 -overunder bondpad_via1_array;
AND Bondpad Via2 L92259;
SIZE L92259 -by 0.3 -overunder bondpad_via2_array;
AND Bondpad Via3 L92258;
SIZE L92258 -by 0.3 -overunder bondpad_via3_array;
AND Bondpad Via4 L92257;
SIZE L92257 -by 0.3 -overunder bondpad_via4_array;
AND Bondpad Via5 L92256;
SIZE L92256 -by 0.3 -overunder bondpad_via5_array;
AND Bondpad Via6 L92255;
SIZE L92255 -by 0.3 -overunder bondpad_via6_array;
AND Bondpad Via7 L92254;
SIZE L92254 -by 0.3 -overunder bondpad_via7_array;
AND Bondpad Via8 L92253;
SIZE L92253 -by 0.3 -overunder bondpad_via8_array;
AND Bondpad Via9 L92252;
SIZE L92252 -by 0.3 -overunder bondpad_via9_array;
AND Bondpad Via10 L45652;
SIZE L45652 -by 0.3 -overunder bondpad_via10_array;
AND Metal1 Metal2 L38712;
SELECT -enclose L38712 Via1 m1m2v1;
AND Metal2 Metal3 L18248;
SELECT -enclose L18248 Via2 m2m3v2;
AND Metal3 Metal4 L92088;
SELECT -enclose L92088 Via3 m3m4v3;
AND Metal4 Metal5 L2424;
SELECT -enclose L2424 Via4 m4m5v4;
AND Metal5 Metal6 L54536;
SELECT -enclose L54536 Via5 m5m6v5;
AND Metal6 Metal7 L55800;
SELECT -enclose L55800 Via6 m6m7v6;
AND Metal7 Metal8 L1160;
SELECT -enclose L1160 Via7 m7m8v7;
AND Metal8 Metal9 L9176;
SELECT -enclose L9176 Via8 m8m9v8;
OR INDdummy M10Resdum L17074;
NOT Metal10 L17074 metal10_conn;
OR INDdummy M11Resdum L86607;
NOT Metal11 L86607 metal11_conn;
AND NPNdummy ndiff_conn L61645;
NOT L61645 Nwell npn_emit;
SELECT -outside -not Nwell Oxide L60860;
SELECT -outside -not L60860 ResWdum nwell_in_od_res;
SELECT -cut Oxide Resdum L36999;
SELECT -cut L36999 SiProt oxide_in_res;
SELECT -cut Poly Resdum L80658;
SELECT -cut L80658 SiProt poly_in_res;
NOT pdiff_conn Nwell L61994;
NOT L61994 PNPdummy ptap;
AND ESDdummy ptap ptap_esd;
SELECT -touch ptap_esd nsd_esd rule_ESD_7_nmos;
EDGE_EXPAND bondpad_to_die_edge -outside_by 68 L23193;
OR L23193 bondpad_to_die_edge L45856;
SELECT -inside bondpad_sq L45856 rule_BONDPAD_L_1;
HOLES Nwell L90546;
NOT L90546 Nwell L90545;
SELECT -outside Nburied L90545 rule_NBL_X_1;
SIZE L38712 -by 0.75 -underover rule_VIA1_E_3_PLATE;
SIZE L18248 -by 0.75 -underover rule_VIA2_E_3_PLATE;
SIZE L92088 -by 0.75 -underover rule_VIA3_E_3_PLATE;
SIZE L2424 -by 0.75 -underover rule_VIA4_E_3_PLATE;
SIZE L54536 -by 0.75 -underover rule_VIA5_E_3_PLATE;
SIZE L55800 -by 0.75 -underover rule_VIA6_E_3_PLATE;
SIZE L1160 -by 0.75 -underover rule_VIA7_E_3_PLATE;
SIZE L9176 -by 0.75 -underover rule_VIA8_E_3_PLATE;
SIZE Cont -by 0.09 L26410;
SIZE L26410 -by 0.409 -underover L61819;
SIZE L61819 -by -0.09 cont_array_zone;
AND Nwell ndiff_conn L74405;
AND NPNdummy Psub L28555;
NOT L74405 L28555 ntap;
AND ESDdummy ntap ntap_esd;
SELECT -touch ntap_esd psd_esd rule_ESD_7_pmos;
SELECT -cut Oxide nsd_esd L54535;
HOLES ptap_esd L31818;
NOT L31818 ptap_esd L31817;
NOT L54535 L31817 rule_ESD_5;
SELECT -cut Oxide psd_esd L52827;
HOLES ntap_esd L85192;
NOT L85192 ntap_esd L85191;
NOT L52827 L85191 rule_ESD_6;
SELECT -interact Oxide Nzvt L33971;
SIZE L33971 -by 0.16 L90685;
XOR L90685 Nzvt rule_NZVT_O_1;
SIZE Via1 -by 0.11 L17980;
SIZE L17980 -by 0.499 -underover L90952;
SIZE L90952 -by -0.11 via1_array_zone;
SIZE Via2 -by 0.11 L47131;
SIZE L47131 -by 0.499 -underover L42681;
SIZE L42681 -by -0.11 via2_array_zone;
SIZE Via3 -by 0.11 L76282;
SIZE L76282 -by 0.499 -underover L64294;
SIZE L64294 -by -0.11 via3_array_zone;
SIZE Via4 -by 0.11 L5433;
SIZE L5433 -by 0.499 -underover L77470;
SIZE L77470 -by -0.11 via4_array_zone;
SIZE Via5 -by 0.11 L34584;
SIZE L34584 -by 0.499 -underover L55171;
SIZE L55171 -by -0.11 via5_array_zone;
SIZE Via6 -by 0.11 L63735;
SIZE L63735 -by 0.499 -underover L83479;
SIZE L83479 -by -0.11 via6_array_zone;
SIZE Via7 -by 0.11 L92886;
SIZE L92886 -by 0.499 -underover L76842;
SIZE L76842 -by -0.11 via7_array_zone;
SIZE Via8 -by 0.11 L22037;
SIZE L22037 -by 0.499 -underover L12415;
SIZE L12415 -by -0.11 via8_array_zone;
EDGE_EXPAND Resdum -outside_by 0.001 L4140;
OR Oxide Poly L32232;
SELECT -outside L4140 L32232 L10364;
OR L10364 Resdum resdum_sz;
SIZE Metal1 -by 0.2 -underover L82991;
SIZE Metal2 -by 0.2 -underover L12142;
OR L12142 L82991 L21748;
AND L21748 Via1 via1_x_1;
SIZE Metal1 -by 0.5 -underover L83084;
SIZE Metal2 -by 0.5 -underover L12235;
OR L12235 L83084 L4033;
AND L4033 Via1 via1_x_2;
SIZE Metal3 -by 0.2 -underover L41293;
OR L12142 L41293 L52348;
AND L52348 Via2 via2_x_1;
SIZE Metal3 -by 0.5 -underover L41386;
OR L12235 L41386 L53252;
AND L53252 Via2 via2_x_2;
SIZE Metal4 -by 0.2 -underover L70444;
OR L41293 L70444 L48815;
AND L48815 Via3 via3_x_1;
SIZE Metal4 -by 0.5 -underover L70537;
OR L41386 L70537 L87119;
AND L87119 Via3 via3_x_2;
SIZE Metal5 -by 0.2 -underover L99595;
OR L70444 L99595 L18361;
AND L18361 Via4 via4_x_1;
SIZE Metal5 -by 0.5 -underover L99688;
OR L70537 L99688 L43335;
AND L43335 Via4 via4_x_2;
SIZE Metal6 -by 0.2 -underover L28746;
OR L28746 L99595 L91359;
AND L91359 Via5 via5_x_1;
SIZE Metal6 -by 0.5 -underover L28839;
OR L28839 L99688 L14241;
AND L14241 Via5 via5_x_2;
SIZE Metal7 -by 0.2 -underover L57897;
OR L28746 L57897 L42140;
AND L42140 Via6 via6_x_1;
SIZE Metal7 -by 0.5 -underover L57990;
OR L28839 L57990 L63481;
AND L63481 Via6 via6_x_2;
SIZE Metal8 -by 0.2 -underover L87048;
OR L57897 L87048 L79204;
AND L79204 Via7 via7_x_1;
SIZE Metal8 -by 0.5 -underover L87141;
OR L57990 L87141 L96196;
AND L96196 Via7 via7_x_2;
SIZE Metal9 -by 0.2 -underover L16199;
OR L16199 L87048 L19700;
AND L19700 Via8 via8_x_1;
SIZE Metal9 -by 0.5 -underover L16292;
OR L16292 L87141 L2708;
AND L2708 Via8 via8_x_2;
AND Via1 Via2 L90744;
AND L90744 Via3 L33864;
AND L33864 Via4 L30797;
AND L30797 Via5 via_1_5_stack;
AND Via2 Via3 L19896;
AND L19896 Via4 L73372;
AND L73372 Via5 L56520;
AND L56520 Via6 via_2_6_stack;
AND Via3 Via4 L49048;
AND L49048 Via5 L40741;
AND L40741 Via6 L13939;
AND L13939 Via7 via_3_7_stack;
AND Via4 Via5 L78200;
AND L78200 Via6 L54054;
AND L54054 Via7 L29444;
AND L29444 Via8 via_4_8_stack;
AND L38712 Metal3 L46076;
AND L46076 Metal4 L40611;
AND L40611 Metal5 L40951;
AND L40951 Metal6 metal_1_6_stack;
SELECT -enclose metal_1_6_stack via_1_5_stack -eq 1 rule_VIAk_X_3_X_4a;
AND L18248 Metal4 L79489;
AND L79489 Metal5 L42786;
AND L42786 Metal6 L29755;
AND L29755 Metal7 metal_2_7_stack;
SELECT -enclose metal_2_7_stack via_2_6_stack -eq 1 rule_VIAk_X_3_X_4b;
AND L92088 Metal5 L76038;
AND L76038 Metal6 L74596;
AND L74596 Metal7 L15038;
AND L15038 Metal8 metal_3_8_stack;
SELECT -enclose metal_3_8_stack via_3_7_stack -eq 1 rule_VIAk_X_3_X_4c;
AND L2424 Metal6 L13512;
AND L13512 Metal7 L29855;
AND L29855 Metal8 L78947;
AND L78947 Metal9 metal_4_9_stack;
SELECT -enclose metal_4_9_stack via_4_8_stack -eq 1 rule_VIAk_X_3_X_4d;
NOT bulk nb_tap L14174;
SIZE Psub -by -0.001 L86601;
NOT Psub L86601 L7495;
NOT L14174 L7495 psubstrate;
HOLES Metal1 L11511;
OR L11511 Metal1 L94375;
SELECT -enclose L94375 Bondpad L83147;
SIZE L83147 -by 25 -underover L11659;
AND L11659 L94375 L22419;
SELECT -enclose L22419 Bondpad bondpad_metal1_filled;
HOLES Metal2 L11512;
OR L11512 Metal2 L94376;
SELECT -enclose L94376 Bondpad L28684;
SIZE L28684 -by 25 -underover L91294;
AND L91294 L94376 L29447;
SELECT -enclose L29447 Bondpad bondpad_metal2_filled;
HOLES Metal3 L11513;
OR L11513 Metal3 L94377;
SELECT -enclose L94377 Bondpad L25779;
SIZE L25779 -by 25 -underover L57208;
AND L57208 L94377 L38857;
SELECT -enclose L38857 Bondpad bondpad_metal3_filled;
HOLES Metal4 L11514;
OR L11514 Metal4 L94378;
SELECT -enclose L94378 Bondpad L87054;
SIZE L87054 -by 25 -underover L10974;
AND L10974 L94378 L74553;
SELECT -enclose L74553 Bondpad bondpad_metal4_filled;
HOLES Metal5 L11515;
OR L11515 Metal5 L94379;
SELECT -enclose L94379 Bondpad L67409;
SIZE L67409 -by 25 -underover L60622;
AND L60622 L94379 L45717;
SELECT -enclose L45717 Bondpad bondpad_metal5_filled;
HOLES Metal6 L11516;
OR L11516 Metal6 L94380;
SELECT -enclose L94380 Bondpad L59931;
SIZE L59931 -by 25 -underover L61125;
AND L61125 L94380 L25614;
SELECT -enclose L25614 Bondpad bondpad_metal6_filled;
HOLES Metal7 L11517;
OR L11517 Metal7 L94381;
SELECT -enclose L94381 Bondpad L52902;
SIZE L52902 -by 25 -underover L96368;
AND L94381 L96368 L79426;
SELECT -enclose L79426 Bondpad bondpad_metal7_filled;
HOLES Metal8 L11518;
OR L11518 Metal8 L94382;
SELECT -enclose L94382 Bondpad L1561;
SIZE L1561 -by 25 -underover L79037;
AND L79037 L94382 L79063;
SELECT -enclose L79063 Bondpad bondpad_metal8_filled;
HOLES Metal9 L11519;
OR L11519 Metal9 L94383;
SELECT -enclose L94383 Bondpad L11272;
SIZE L11272 -by 25 -underover L32833;
AND L32833 L94383 L91025;
SELECT -enclose L91025 Bondpad bondpad_metal9_filled;
HOLES Metal10 L77703;
OR L77703 Metal10 L58377;
SELECT -enclose L58377 Bondpad L17125;
SIZE L17125 -by 25 -underover L33952;
AND L33952 L58377 L66545;
SELECT -enclose L66545 Bondpad bondpad_metal10_filled;
HOLES Metal11 L77702;
OR L77702 Metal11 L58378;
SELECT -enclose L58378 Bondpad L37338;
SIZE L37338 -by 25 -underover L51450;
AND L51450 L58378 L85739;
SELECT -enclose L85739 Bondpad bondpad_metal11_filled;
SIZE Cont -by 6 -inside_of Poly -step 0.2 L2596;
NOT Poly L2596 L29188;
SELECT -touch L29188 L2596 -eq 2 L92413;
SIZE Poly -by 0.07 -underover L99542;
NOT L92413 L99542 rule_POLY_SE_3;
EXTE m1m2v1 rule_VIA1_E_3_PLATE -le 3 -output region L12009;
OR Metal1 Metal2 L38948;
AND L12009 L38948 L73527;
OR m1m2v1 rule_VIA1_E_3_PLATE L41560;
EDGE_BOOLEAN -coincident_only L41560 L73527 -outside L36434;
EDGE_EXPAND L36434 -inside_by 0.001 L13878;
SELECT -interact L41560 L13878 L93892;
SELECT -interact L73527 L93892 -gt 1 L17164;
EDGE_BOOLEAN -coincident_only L17164 m1m2v1 -outside L70743;
EDGE_EXPAND L70743 -inside_by 0.001 L54357;
SELECT -interact m1m2v1 L54357 via1_e_3;
SELECT -enclose via1_e_3 Via1 -ge 2 L91113;
SELECT -interact -not via1_e_3 L91113 rule_VIA1_E_3;
EXTE m2m3v2 rule_VIA2_E_3_PLATE -le 3 -output region L53957;
OR Metal2 Metal3 L18012;
AND L18012 L53957 L40458;
OR m2m3v2 rule_VIA2_E_3_PLATE L63548;
EDGE_BOOLEAN -coincident_only L63548 L40458 -outside L12095;
EDGE_EXPAND L12095 -inside_by 0.001 L83875;
SELECT -interact L63548 L83875 L56322;
SELECT -interact L40458 L56322 -gt 1 L10561;
EDGE_BOOLEAN -coincident_only L10561 m2m3v2 -outside L1628;
EDGE_EXPAND L1628 -inside_by 0.001 L50163;
SELECT -interact m2m3v2 L50163 via2_e_3;
SELECT -enclose via2_e_3 Via2 -ge 2 L60617;
SELECT -interact -not via2_e_3 L60617 rule_VIA2_E_3;
EXTE m3m4v3 rule_VIA3_E_3_PLATE -le 3 -output region L71391;
OR Metal3 Metal4 L92324;
AND L71391 L92324 L35458;
OR m3m4v3 rule_VIA3_E_3_PLATE L81760;
EDGE_BOOLEAN -coincident_only L81760 L35458 -outside L58175;
EDGE_EXPAND L58175 -inside_by 0.001 L16740;
SELECT -interact L81760 L16740 L86069;
SELECT -interact L35458 L86069 -gt 1 L92125;
EDGE_BOOLEAN -coincident_only L92125 m3m4v3 -outside L84867;
EDGE_EXPAND L84867 -inside_by 0.001 L70219;
SELECT -interact m3m4v3 L70219 via3_e_3;
SELECT -enclose via3_e_3 Via3 -ge 2 L30121;
SELECT -interact -not via3_e_3 L30121 rule_VIA3_E_3;
EXTE m4m5v4 rule_VIA4_E_3_PLATE -le 3 -output region L29443;
OR Metal4 Metal5 L64636;
AND L29443 L64636 L17594;
OR m4m5v4 rule_VIA4_E_3_PLATE L40228;
EDGE_BOOLEAN -coincident_only L40228 L17594 -outside L70608;
EDGE_EXPAND L70608 -inside_by 0.001 L62883;
SELECT -interact L40228 L62883 L29638;
SELECT -interact L17594 L29638 -gt 1 L74674;
EDGE_BOOLEAN -coincident_only L74674 m4m5v4 -outside L16251;
EDGE_EXPAND L16251 -inside_by 0.001 L86369;
SELECT -interact m4m5v4 L86369 via4_e_3;
SELECT -enclose via4_e_3 Via4 -ge 2 L67671;
SELECT -interact -not via4_e_3 L67671 rule_VIA4_E_3;
EXTE m5m6v5 rule_VIA5_E_3_PLATE -le 3 -output region L12505;
OR Metal5 Metal6 L45700;
AND L12505 L45700 L31348;
OR m5m6v5 rule_VIA5_E_3_PLATE L5080;
EDGE_BOOLEAN -coincident_only L5080 L31348 -outside L93348;
EDGE_EXPAND L93348 -inside_by 0.001 L55531;
SELECT -interact L5080 L55531 L72905;
SELECT -interact L31348 L72905 -gt 1 L33990;
EDGE_BOOLEAN -coincident_only L33990 m5m6v5 -outside L17102;
EDGE_EXPAND L17102 -inside_by 0.001 L75771;
SELECT -interact m5m6v5 L75771 via5_e_3;
SELECT -enclose via5_e_3 Via5 -ge 2 L98167;
SELECT -interact -not via5_e_3 L98167 rule_VIA5_E_3;
EXTE m6m7v6 rule_VIA6_E_3_PLATE -le 3 -output region L54453;
OR Metal6 Metal7 L56036;
AND L54453 L56036 L71402;
OR m6m7v6 rule_VIA6_E_3_PLATE L16908;
EDGE_BOOLEAN -coincident_only L16908 L71402 -outside L88866;
EDGE_EXPAND L88866 -inside_by 0.001 L46224;
SELECT -interact L16908 L46224 L70795;
SELECT -interact L71402 L70795 -gt 1 L95392;
EDGE_BOOLEAN -coincident_only L95392 m6m7v6 -outside L33457;
EDGE_EXPAND L33457 -inside_by 0.001 L32366;
SELECT -interact m6m7v6 L32366 via6_e_3;
SELECT -enclose via6_e_3 Via6 -ge 2 L28663;
SELECT -interact -not via6_e_3 L28663 rule_VIA6_E_3;
EXTE m7m8v7 rule_VIA7_E_3_PLATE -le 3 -output region L96401;
OR Metal7 Metal8 L924;
AND L924 L96401 L5972;
OR m7m8v7 rule_VIA7_E_3_PLATE L28400;
EDGE_BOOLEAN -coincident_only L28400 L5972 -outside L87131;
EDGE_EXPAND L87131 -inside_by 0.001 L59624;
SELECT -interact L28400 L59624 L20027;
SELECT -interact L5972 L20027 -gt 1 L26193;
EDGE_BOOLEAN -coincident_only L26193 m7m8v7 -outside L50045;
EDGE_EXPAND L50045 -inside_by 0.001 L84206;
SELECT -interact m7m8v7 L84206 via7_e_3;
SELECT -enclose via7_e_3 Via7 -ge 2 L59159;
SELECT -interact -not via7_e_3 L59159 rule_VIA7_E_3;
EXTE m8m9v8 rule_VIA8_E_3_PLATE -le 3 -output region L28947;
OR Metal8 Metal9 L9412;
AND L28947 L9412 L74245;
OR m8m9v8 rule_VIA8_E_3_PLATE L93588;
EDGE_BOOLEAN -coincident_only L93588 L74245 -outside L81251;
EDGE_EXPAND L81251 -inside_by 0.001 L34227;
SELECT -interact L93588 L34227 L85158;
SELECT -interact L74245 L85158 -gt 1 L89061;
EDGE_BOOLEAN -coincident_only L89061 m8m9v8 -outside L37117;
EDGE_EXPAND L37117 -inside_by 0.001 L64149;
SELECT -interact m8m9v8 L64149 via8_e_3;
SELECT -enclose via8_e_3 Via8 -ge 2 L89655;
SELECT -interact -not via8_e_3 L89655 rule_VIA8_E_3;
AND Metal1 bondpad_metal1_filled bondpad_metal1;
HOLES bondpad_metal1 L16219;
NOT L16219 bondpad_metal1 bondpad_metal1_slot;
EXTE bondpad_metal1_slot bondpad_metal1_slot -le 2.5 -metric opposite -para only -notch not -output region L51557;
SELECT -touch bondpad_metal1_slot L51557 -eq 1 bondpad_metal1_slot_on_edge;
INTE bondpad_metal1_slot bondpad_metal1_slot -eq 1.5 -metric opposite -para only -output region L74117;
NOT bondpad_metal1_slot L74117 L74117b;
NOT L74117b bondpad_metal1_slot_on_edge rule_BONDPAD_SP_5_metal1;
EXTE bondpad_metal1_slot bondpad_metal1_slot -le 2.5 -metric opposite -para only -output region L23896a;
EXTE bondpad_metal1_slot bondpad_metal1_slot -eq 1 -metric opposite -para only -output region L23896b;
NOT L23896a L23896b rule_BONDPAD_W_4_metal1;
AND Metal2 bondpad_metal2_filled bondpad_metal2;
HOLES bondpad_metal2 L16220;
NOT L16220 bondpad_metal2 bondpad_metal2_slot;
EXTE bondpad_metal2_slot bondpad_metal2_slot -le 2.5 -metric opposite -para only -output region L34276;
SELECT -touch bondpad_metal2_slot L34276 -eq 1 bondpad_metal2_slot_on_edge;
INTE bondpad_metal2_slot bondpad_metal2_slot -eq 1.5 -metric opposite -para only -output region L56836;
NOT bondpad_metal2_slot L56836 L56836b;
NOT L56836b bondpad_metal2_slot_on_edge rule_BONDPAD_SP_5_metal2;
EXTE bondpad_metal2_slot bondpad_metal2_slot -le 2.5 -metric opposite -para only -output region L41177a;
EXTE bondpad_metal2_slot bondpad_metal2_slot -eq 1 -metric opposite -para only -output region L41177b;
NOT L41177a L41177b rule_BONDPAD_W_4_metal2;
AND Metal3 bondpad_metal3_filled bondpad_metal3;
HOLES bondpad_metal3 L16221;
NOT L16221 bondpad_metal3 bondpad_metal3_slot;
EXTE bondpad_metal3_slot bondpad_metal3_slot -le 2.5 -metric opposite -para only -notch not -output region L16995;
SELECT -touch bondpad_metal3_slot L16995 -eq 1 bondpad_metal3_slot_on_edge;
INTE bondpad_metal3_slot bondpad_metal3_slot -eq 1.5 -metric opposite -para only -output region L39555;
NOT bondpad_metal3_slot L39555 L39555b;
NOT L39555b bondpad_metal3_slot_on_edge rule_BONDPAD_SP_5_metal3;
EXTE bondpad_metal3_slot bondpad_metal3_slot -le 2.5 -metric opposite -para only -output region L58458a;
EXTE bondpad_metal3_slot bondpad_metal3_slot -eq 1 -metric opposite -para only -output region L58458b;
NOT L58458a L58458b rule_BONDPAD_W_4_metal3;
AND Metal4 bondpad_metal4_filled bondpad_metal4;
HOLES bondpad_metal4 L16222;
NOT L16222 bondpad_metal4 bondpad_metal4_slot;
EXTE bondpad_metal4_slot bondpad_metal4_slot -le 2.5 -metric opposite -para only -notch not -output region L99714;
SELECT -touch bondpad_metal4_slot L99714 -eq 1 bondpad_metal4_slot_on_edge;
INTE bondpad_metal4_slot bondpad_metal4_slot -eq 1.5 -metric opposite -para only -output region L22274;
NOT bondpad_metal2_slot L22274 L22274b;
NOT L22274b bondpad_metal4_slot_on_edge rule_BONDPAD_SP_5_metal4;
EXTE bondpad_metal4_slot bondpad_metal4_slot -le 2.5 -metric opposite -para only -output region L75739a;
EXTE bondpad_metal4_slot bondpad_metal4_slot -eq 1 -metric opposite -para only -output region L75739b;
NOT L75739a L75739b rule_BONDPAD_W_4_metal4;
AND Metal5 bondpad_metal5_filled bondpad_metal5;
HOLES bondpad_metal5 L16223;
NOT L16223 bondpad_metal5 bondpad_metal5_slot;
EXTE bondpad_metal5_slot bondpad_metal5_slot -le 2.5 -metric opposite -para only -notch not -output region L82433;
SELECT -touch bondpad_metal5_slot L82433 -eq 1 bondpad_metal5_slot_on_edge;
INTE bondpad_metal5_slot bondpad_metal5_slot -eq 1.5 -metric opposite -para only -output region L4993;
NOT bondpad_metal5_slot L4993 L4993b;
NOT L4993b bondpad_metal5_slot_on_edge rule_BONDPAD_SP_5_metal5;
EXTE bondpad_metal5_slot bondpad_metal5_slot -le 2.5 -metric opposite -para only -output region L93020a;
EXTE bondpad_metal5_slot bondpad_metal5_slot -eq 1 -metric opposite -para only -output region L93020b;
NOT L93020a L93020b rule_BONDPAD_W_4_metal5;
AND Metal6 bondpad_metal6_filled bondpad_metal6;
HOLES bondpad_metal6 L16224;
NOT L16224 bondpad_metal6 bondpad_metal6_slot;
EXTE bondpad_metal6_slot bondpad_metal6_slot -le 2.5 -metric opposite -para only -notch not -output region L65152;
SELECT -touch bondpad_metal6_slot L65152 -eq 1 bondpad_metal6_slot_on_edge;
INTE bondpad_metal6_slot bondpad_metal6_slot -eq 1.5 -metric opposite -para only -output region L87712;
NOT bondpad_metal6_slot L87712 L87712b;
NOT L87712b bondpad_metal6_slot_on_edge rule_BONDPAD_SP_5_metal6;
EXTE bondpad_metal6_slot bondpad_metal6_slot -le 2.5 -metric opposite -para only -output region L10301a;
EXTE bondpad_metal6_slot bondpad_metal6_slot -eq 1 -metric opposite -para only -output region L10301b;
NOT L10301a L10301b rule_BONDPAD_W_4_metal6;
AND Metal7 bondpad_metal7_filled bondpad_metal7;
HOLES bondpad_metal7 L16225;
NOT L16225 bondpad_metal7 bondpad_metal7_slot;
EXTE bondpad_metal7_slot bondpad_metal7_slot -le 2.5 -metric opposite -para only -notch not -output region L47871;
SELECT -touch bondpad_metal7_slot L47871 -eq 1 bondpad_metal7_slot_on_edge;
INTE bondpad_metal7_slot bondpad_metal7_slot -eq 1.5 -metric opposite -para only -output region L70431;
NOT bondpad_metal7_slot L70431 L70431b;
NOT L70431b bondpad_metal7_slot_on_edge rule_BONDPAD_SP_5_metal7;
EXTE bondpad_metal7_slot bondpad_metal7_slot -le 2.5 -metric opposite -para only -output region L27582a;
EXTE bondpad_metal7_slot bondpad_metal7_slot -eq 1 -metric opposite -para only -output region L27582b;
NOT L27582a L27582b rule_BONDPAD_W_4_metal7;
AND Metal8 bondpad_metal8_filled bondpad_metal8;
HOLES bondpad_metal8 L16226;
NOT L16226 bondpad_metal8 bondpad_metal8_slot;
EXTE bondpad_metal8_slot bondpad_metal8_slot -le 2.5 -metric opposite -para only -notch not -output region L30590;
SELECT -touch bondpad_metal8_slot L30590 -eq 1 bondpad_metal8_slot_on_edge;
INTE bondpad_metal8_slot bondpad_metal8_slot -eq 1.5 -metric opposite -para only -output region L53150;
NOT bondpad_metal8_slot L53150 L53150b;
NOT L53150b bondpad_metal8_slot_on_edge rule_BONDPAD_SP_5_metal8;
EXTE bondpad_metal8_slot bondpad_metal8_slot -le 2.5 -metric opposite -para only -output region L44863a;
EXTE bondpad_metal8_slot bondpad_metal8_slot -eq 1 -metric opposite -para only -output region L44863b;
NOT L44863a L44863b rule_BONDPAD_W_4_metal8;
AND Metal9 bondpad_metal9_filled bondpad_metal9;
HOLES bondpad_metal9 L16227;
NOT L16227 bondpad_metal9 bondpad_metal9_slot;
EXTE bondpad_metal9_slot bondpad_metal9_slot -le 2.5 -metric opposite -para only -notch not -output region L13309;
SELECT -touch bondpad_metal9_slot L13309 -eq 1 bondpad_metal9_slot_on_edge;
INTE bondpad_metal9_slot bondpad_metal9_slot -eq 1.5 -metric opposite -para only -output region L35869;
NOT bondpad_metal9_slot L35869 L35869b;
NOT L35869b bondpad_metal9_slot_on_edge rule_BONDPAD_SP_5_metal9;
EXTE bondpad_metal9_slot bondpad_metal9_slot -le 2.5 -metric opposite -para only -output region L62144a;
EXTE bondpad_metal9_slot bondpad_metal9_slot -eq 1 -metric opposite -para only -output region L62144b;
NOT L62144a L62144b rule_BONDPAD_W_4_metal9;
AND Metal10 bondpad_metal10_filled bondpad_metal10;
HOLES bondpad_metal10 L35415;
NOT L35415 bondpad_metal10 bondpad_metal10_slot;
EXTE bondpad_metal10_slot bondpad_metal10_slot -le 2.5 -metric opposite -para only -notch not -output region L59435;
SELECT -touch bondpad_metal10_slot L59435 -eq 1 bondpad_metal10_slot_on_edge;
INTE bondpad_metal10_slot bondpad_metal10_slot -eq 1.5 -metric opposite -para only -output region L36875;
NOT bondpad_metal10_slot L36875 L36875b;
NOT L36875b bondpad_metal10_slot_on_edge rule_BONDPAD_SP_5_metal10;
EXTE bondpad_metal10_slot bondpad_metal10_slot -le 2.5 -metric opposite -para only -output region L69464a;
EXTE bondpad_metal10_slot bondpad_metal10_slot -eq 1 -metric opposite -para only -output region L69464b;
NOT L69464a L69464b rule_BONDPAD_W_4_metal10;
AND Metal11 bondpad_metal11_filled bondpad_metal11;
SIZE Cont -by 6 -inside_of Oxide -step 0.1 L25906;
NOT Oxide L25906 L94579;
SIZE Oxide -by 0.09 -underover L39287;
NOT Oxide L39287 L30786;
SELECT -interact L94579 L30786 L83634;
SELECT -touch L83634 L25906 rule_OXIDE_L_1_L_2;
SIZE bondpad_metal1_filled -by -25 L95323;
SIZE L95323 -by 20 L90795;
EDGE_EXPAND L90795 -outside_by 5 L19940;
EXTE bondpad_metal1_slot bondpad_metal1_slot -le 10 -metric opposite -para only -notch not -output region L97067;
OR L97067 bondpad_metal1_slot L52936;
NOT bondpad_metal1_filled L52936 L47599;
INTE L47599 L47599 -eq 5 -metric opposite -para only -output region L53804;
SELECT -outside L19940 L53804 rule_BONDPAD_W_5_metal1;
SIZE bondpad_metal2_filled -by -25 L36698;
SIZE L36698 -by 20 L3707;
EDGE_EXPAND L3707 -outside_by 5 L74735;
EXTE bondpad_metal2_slot bondpad_metal2_slot -le 10 -metric opposite -para only -notch not -output region L74;
OR L74 bondpad_metal2_slot L81007;
NOT bondpad_metal2_filled L81007 L35857;
INTE L35857 L35857 -eq 5 -metric opposite -para only -output region L45326;
SELECT -outside L74735 L45326 rule_BONDPAD_W_5_metal2;
SIZE bondpad_metal3_filled -by -25 L21927;
SIZE L21927 -by 20 L31022;
EDGE_EXPAND L31022 -outside_by 5 L77926;
EXTE bondpad_metal3_slot bondpad_metal3_slot -le 10 -metric opposite -para only -notch not -output region L64215;
OR L64215 bondpad_metal3_slot L98923;
NOT bondpad_metal3_filled L98923 L56717;
INTE L56717 L56717 -eq 5 -metric opposite -para only -output region L53462;
SELECT -outside L77926 L53462 rule_BONDPAD_W_5_metal3;
SIZE bondpad_metal4_filled -by -25 L80552;
SIZE L80552 -by 20 L95699;
EDGE_EXPAND L95699 -outside_by 5 L27426;
EXTE bondpad_metal4_slot bondpad_metal4_slot -le 10 -metric opposite -para only -notch not -output region L61208;
OR L61208 bondpad_metal4_slot L90065;
NOT bondpad_metal4_filled L90065 L61675;
INTE L61675 L61675 -eq 5 -metric opposite -para only -output region L23149;
SELECT -outside L27426 L23149 rule_BONDPAD_W_5_metal4;
SIZE bondpad_metal5_filled -by -25 L39177;
SIZE L39177 -by 20 L21314;
EDGE_EXPAND L21314 -outside_by 5 L61825;
EXTE bondpad_metal5_slot bondpad_metal5_slot -le 10 -metric opposite -para only -notch not -output region L58201;
OR L58201 bondpad_metal5_slot L24897;
NOT bondpad_metal5_filled L24897 L91512;
INTE L91512 L91512 -eq 5 -metric opposite -para only -output region L26632;
SELECT -outside L61825 L26632 rule_BONDPAD_W_5_metal5;
SIZE bondpad_metal6_filled -by -25 L97802;
SIZE L97802 -by 20 L15441;
EDGE_EXPAND L15441 -outside_by 5 L19957;
EXTE bondpad_metal6_slot bondpad_metal6_slot -le 10 -metric opposite -para only -notch not -output region L55194;
OR L55194 bondpad_metal6_slot L74852;
NOT bondpad_metal6_filled L74852 L77773;
INTE L77773 L77773 -eq 5 -metric opposite -para only -output region L17229;
SELECT -outside L19957 L17229 rule_BONDPAD_W_5_metal6;
SIZE bondpad_metal7_filled -by -25 L10869;
SIZE L10869 -by 20 L5615;
EDGE_EXPAND L5615 -outside_by 5 L24363;
EXTE bondpad_metal7_slot bondpad_metal7_slot -le 10 -metric opposite -para only -notch not -output region L52187;
OR L52187 bondpad_metal7_slot L83586;
NOT bondpad_metal7_filled L83586 L20526;
INTE L20526 L20526 -eq 5 -metric opposite -para only -output region L2261;
SELECT -outside L24363 L2261 rule_BONDPAD_W_5_metal7;
SIZE bondpad_metal8_filled -by -25 L52244;
SIZE L52244 -by 20 L85496;
EDGE_EXPAND L85496 -outside_by 5 L3964;
EXTE bondpad_metal8_slot bondpad_metal8_slot -le 10 -metric opposite -para only -notch not -output region L49180;
OR L49180 bondpad_metal8_slot L18418;
NOT bondpad_metal8_filled L18418 L11829;
INTE L11829 L11829 -eq 5 -metric opposite -para only -output region L12231;
SELECT -outside L3964 L12231 rule_BONDPAD_W_5_metal8;
SIZE bondpad_metal9_filled -by -25 L93619;
SIZE L93619 -by 20 L53065;
EDGE_EXPAND L53065 -outside_by 5 L79015;
EXTE bondpad_metal9_slot bondpad_metal9_slot -le 10 -metric opposite -para only -notch not -output region L46173;
OR L46173 bondpad_metal9_slot L9560;
NOT bondpad_metal9_filled L9560 L46654;
INTE L46654 L46654 -eq 5 -metric opposite -para only -output region L54989;
SELECT -outside L79015 L54989 rule_BONDPAD_W_5_metal9;
SIZE bondpad_metal10_filled -by -25 L22427;
SIZE L22427 -by 20 L40524;
EDGE_EXPAND L40524 -outside_by 5 L22723;
EXTE bondpad_metal10_slot bondpad_metal10_slot -le 10 -metric opposite -para only -notch not -output region L97563;
OR L97563 bondpad_metal10_slot L62913;
NOT bondpad_metal10_filled L62913 L90437;
INTE L90437 L90437 -eq 5 -metric opposite -para only -output region L45819;
SELECT -outside L22723 L45819 rule_BONDPAD_W_5_metal10;
SELECT -enclose L38712 via1_x_2 L8073;
SIZE via1_x_2 -by 0.15 L62796;
AND L38712 L62796 L3292;
SELECT -enclose L3292 via1_x_2 -gt 3 L84071;
SELECT -outside L8073 L84071 L71267;
SIZE via1_x_2 -by 0.3 L62739;
AND L38712 L62739 L3109;
SELECT -enclose L3109 via1_x_2 -gt 8 L29299;
SELECT -outside L71267 L29299 rule_VIA1_X_2;
SELECT -enclose L18248 via2_x_2 L18588;
SIZE via2_x_2 -by 0.15 L90995;
AND L18248 L90995 L49606;
SELECT -enclose L49606 via2_x_2 -gt 3 L66271;
SELECT -outside L18588 L66271 L89859;
SIZE via2_x_2 -by 0.3 L91052;
AND L18248 L91052 L70621;
SELECT -enclose L70621 via2_x_2 -gt 8 L66389;
SELECT -outside L89859 L66389 rule_VIA2_X_2;
SELECT -enclose L92088 via3_x_2 L45131;
SIZE via3_x_2 -by 0.15 L77490;
AND L77490 L92088 L64637;
SELECT -enclose L64637 via3_x_2 -gt 3 L11835;
SELECT -outside L45131 L11835 L17874;
SIZE via3_x_2 -by 0.3 L77547;
AND L77547 L92088 L97334;
SELECT -enclose L97334 via3_x_2 -gt 8 L31676;
SELECT -outside L17874 L31676 rule_VIA3_X_2;
SELECT -enclose L2424 via4_x_2 L91763;
SIZE via4_x_2 -by 0.15 L63985;
AND L2424 L63985 L2406;
SELECT -enclose L2406 via4_x_2 -gt 3 L1562;
SELECT -outside L91763 L1562 L98807;
SIZE via4_x_2 -by 0.3 L64042;
AND L2424 L64042 L23421;
SELECT -enclose L23421 via4_x_2 -gt 8 L65761;
SELECT -outside L98807 L65761 rule_VIA4_X_2;
SELECT -enclose L54536 via5_x_2 L74091;
SIZE via5_x_2 -by 0.15 L50480;
AND L50480 L54536 L47841;
SELECT -enclose L47841 via5_x_2 -gt 3 L17351;
SELECT -outside L74091 L17351 L12707;
SIZE via5_x_2 -by 0.3 L50537;
AND L50537 L54536 L53166;
SELECT -enclose L53166 via5_x_2 -gt 8 L35999;
SELECT -outside L12707 L35999 rule_VIA5_X_2;
SELECT -enclose L55800 via6_x_2 L62391;
SIZE via6_x_2 -by 0.15 L36975;
AND L36975 L55800 L17051;
SELECT -enclose L17051 via6_x_2 -gt 3 L59980;
SELECT -outside L62391 L59980 L15581;
SIZE via6_x_2 -by 0.3 L37032;
AND L37032 L55800 L93212;
SELECT -enclose L93212 via6_x_2 -gt 8 L40196;
SELECT -outside L15581 L40196 rule_VIA6_X_2;
SELECT -enclose L1160 via7_x_2 L66944;
SIZE via7_x_2 -by 0.15 L23470;
AND L1160 L23470 L29245;
SELECT -enclose L29245 via7_x_2 -gt 3 L94577;
SELECT -outside L66944 L94577 L75238;
SIZE via7_x_2 -by 0.3 L23527;
AND L1160 L23527 L28432;
SELECT -enclose L28432 via7_x_2 -gt 8 L32727;
SELECT -outside L75238 L32727 rule_VIA7_X_2;
SELECT -enclose L9176 via8_x_2 L34724;
SIZE via8_x_2 -by 0.15 L9965;
AND L9176 L9965 L72731;
SELECT -enclose L72731 via8_x_2 -gt 3 L85854;
SELECT -outside L34724 L85854 L59769;
SIZE via8_x_2 -by 0.3 L10022;
AND L10022 L9176 L98961;
SELECT -enclose L98961 via8_x_2 -gt 8 L27934;
SELECT -outside L59769 L27934 rule_VIA8_X_2;
SELECT -enclose L38712 via1_x_1 L8074;
SIZE via1_x_1 -by 0.15 L91947;
AND L38712 L91947 L45832;
SELECT -enclose L45832 via1_x_1 -gt 1 L70080;
SELECT -outside L8074 L70080 L96413;
SIZE via1_x_1 -by 0.3 L91890;
AND L38712 L91890 L45019;
SELECT -enclose L45019 via1_x_1 -gt 3 L53699;
SELECT -outside L96413 L53699 L53828;
NOT L53828 rule_VIA1_X_2 rule_VIA1_X_1;
SELECT -enclose L18248 via2_x_1 L18587;
SIZE via2_x_1 -by 0.15 L61844;
AND L18248 L61844 L7717;
SELECT -enclose L7717 via2_x_1 -gt 1 L38181;
SELECT -outside L18587 L38181 L67613;
SIZE via2_x_1 -by 0.3 L61901;
AND L18248 L61901 L8551;
SELECT -enclose L8551 via2_x_1 -gt 3 L51226;
SELECT -outside L67613 L51226 L36344;
NOT L36344 rule_VIA2_X_2 rule_VIA2_X_1;
SELECT -enclose L92088 via3_x_1 L45132;
SIZE via3_x_1 -by 0.15 L48339;
AND L48339 L92088 L32665;
SELECT -enclose L32665 via3_x_1 -gt 1 L4930;
SELECT -outside L45132 L4930 L84908;
SIZE via3_x_1 -by 0.3 L48396;
AND L48396 L92088 L44066;
SELECT -enclose L44066 via3_x_1 -gt 3 L42854;
SELECT -outside L84908 L42854 L59033;
NOT L59033 rule_VIA3_X_2 rule_VIA3_X_1;
SELECT -enclose L2424 via4_x_1 L91762;
SIZE via4_x_1 -by 0.15 L34834;
AND L2424 L34834 L60517;
SELECT -enclose L60517 via4_x_1 -gt 1 L96440;
SELECT -outside L91762 L96440 L31171;
SIZE via4_x_1 -by 0.3 L34891;
AND L2424 L34891 L60700;
SELECT -enclose L60700 via4_x_1 -gt 3 L80442;
SELECT -outside L31171 L80442 L53778;
NOT L53778 rule_VIA4_X_2 rule_VIA4_X_1;
SELECT -enclose L54536 via5_x_1 L74092;
SIZE via5_x_1 -by 0.15 L21329;
AND L21329 L54536 L17835;
SELECT -enclose L17835 via5_x_1 -gt 1 L62342;
SELECT -outside L74092 L62342 L75634;
SIZE via5_x_1 -by 0.3 L21386;
AND L21386 L54536 L6434;
SELECT -enclose L6434 via5_x_1 -gt 3 L39709;
SELECT -outside L75634 L39709 L46534;
NOT L46534 rule_VIA5_X_2 rule_VIA5_X_1;
SELECT -enclose L55800 via6_x_1 L62390;
SIZE via6_x_1 -by 0.15 L7824;
AND L55800 L7824 L86972;
SELECT -enclose L86972 via6_x_1 -gt 1 L41787;
SELECT -outside L62390 L41787 L89680;
SIZE via6_x_1 -by 0.3 L7881;
AND L55800 L7881 L86789;
SELECT -enclose L86789 via6_x_1 -gt 3 L25793;
SELECT -outside L89680 L25793 L95770;
NOT L95770 rule_VIA6_X_2 rule_VIA6_X_1;
SELECT -enclose L1160 via7_x_1 L66945;
SIZE via7_x_1 -by 0.15 L94319;
AND L1160 L94319 L35945;
SELECT -enclose L35945 via7_x_1 -gt 1 L71964;
SELECT -outside L66945 L71964 L14328;
SIZE via7_x_1 -by 0.3 L94384;
AND L1160 L94384 L35733;
SELECT -enclose L35733 via7_x_1 -gt 3 L32987;
SELECT -outside L14328 L32987 L70360;
NOT L70360 rule_VIA7_X_2 rule_VIA7_X_1;
SELECT -enclose L9176 via8_x_1 L34723;
SIZE via8_x_1 -by 0.15 L80814;
AND L80814 L9176 L4547;
SELECT -enclose L4547 via8_x_1 -gt 1 L11363;
SELECT -outside L34723 L11363 L58690;
SIZE via8_x_1 -by 0.3 L80871;
AND L80871 L9176 L79078;
SELECT -enclose L79078 via8_x_1 -gt 3 L32204;
SELECT -outside L58690 L32204 L17966;
NOT L17966 rule_VIA8_X_2 rule_VIA8_X_1;
EXTE bondpad_metal1_filled bondpad_metal1_filled -le 40 -metric opposite -para only -notch not -output region L75346;
NOT bondpad_metal1_filled L75346 L78279;
VERTEX L78279 -lt 8 rule_BONDPAD_B_1_m1;
EXTE bondpad_metal2_filled bondpad_metal2_filled -le 40 -metric opposite -para only -notch not -output region L76463;
NOT bondpad_metal2_filled L76463 L6397;
VERTEX L6397 -lt 8 rule_BONDPAD_B_1_m2;
EXTE bondpad_metal3_filled bondpad_metal3_filled -le 40 -metric opposite -para only -notch not -output region L28272;
NOT bondpad_metal3_filled L28272 L85497;
VERTEX L85497 -lt 8 rule_BONDPAD_B_1_m3;
EXTE bondpad_metal4_filled bondpad_metal4_filled -le 40 -metric opposite -para only -notch not -output region L87215;
NOT bondpad_metal4_filled L87215 L48458;
VERTEX L48458 -lt 8 rule_BONDPAD_B_1_m4;
EXTE bondpad_metal5_filled bondpad_metal5_filled -le 40 -metric opposite -para only -notch not -output region L64594;
NOT bondpad_metal5_filled L64594 L314;
VERTEX L314 -lt 8 rule_BONDPAD_B_1_m5;
EXTE bondpad_metal6_filled bondpad_metal6_filled -le 40 -metric opposite -para only -notch not -output region L50893;
NOT bondpad_metal6_filled L50893 L11692;
VERTEX L11692 -lt 8 rule_BONDPAD_B_1_m6;
EXTE bondpad_metal7_filled bondpad_metal7_filled -le 40 -metric opposite -para only -notch not -output region L99084;
NOT bondpad_metal7_filled L99084 L17986;
VERTEX L17986 -lt 8 rule_BONDPAD_B_1_m7;
EXTE bondpad_metal8_filled bondpad_metal8_filled -le 40 -metric opposite -para only -notch not -output region L52725;
NOT bondpad_metal8_filled L52725 L93580;
VERTEX L93580 -lt 8 rule_BONDPAD_B_1_m8;
EXTE bondpad_metal9_filled bondpad_metal9_filled -le 40 -metric opposite -para only -notch not -output region L62762;
NOT bondpad_metal9_filled L62762 L81871;
VERTEX L81871 -lt 8 rule_BONDPAD_B_1_m9;
EXTE bondpad_metal10_filled bondpad_metal10_filled -le 40 -metric opposite -para only -notch not -output region L10594;
NOT bondpad_metal10_filled L10594 L9655;
VERTEX L9655 -lt 8 rule_BONDPAD_B_1_m10;
EXTE bondpad_metal11_filled bondpad_metal11_filled -le 40 -metric opposite -para only -notch not -output region L58785;
NOT bondpad_metal11_filled L58785 L71528;
VERTEX L71528 -lt 8 rule_BONDPAD_B_1_m11;
CONNECT Bondpad metal11_conn -by bp_tap;
CONNECT metal11_conn CapMetal -by via10_cap;
CONNECT metal11_conn metal10_conn -by via10_nocap;
CONNECT metal10_conn metal9_conn -by Via9;
CONNECT metal9_conn metal8_conn -by Via8;
CONNECT metal8_conn metal7_conn -by Via7;
CONNECT metal7_conn metal6_conn -by Via6;
CONNECT metal6_conn metal5_conn -by Via5;
CONNECT metal5_conn metal4_conn -by Via4;
CONNECT metal4_conn metal3_conn -by Via3;
CONNECT metal3_conn metal2_conn -by Via2;
CONNECT metal2_conn metal1_conn -by Via1;
CONNECT metal1_conn poly_conn -by cont_poly;
CONNECT metal1_conn pdiff_conn -by cont_pdiff;
CONNECT metal1_conn npn_emit -by cont_ndiff;
CONNECT metal1_conn ndiff_conn -by cont_ndiff;
SCONNECT pdiff_conn ptap;

RULE soft_check_1 {
    CAPTION soft_check_1: pdiff_conn causing multiple stamped connections to ptap;
    EXTE pdiff_conn ptap -eq 0 -inside_also -not_connected -output region;
}

RULE soft_check_2 {
    CAPTION soft_check_2: ptap has multiple stamped connections from pdiff_conn;
    SELECT -interact ptap pdiff_conn -gt 1 -by_net;
}

RULE soft_check_3 {
    CAPTION soft_check_3: ptap missing stamped connections from pdiff_conn;
    SELECT -interact -not ptap pdiff_conn;
}
SCONNECT ptap psubstrate;

RULE soft_check_4 {
    CAPTION soft_check_4: ptap causing multiple stamped connections to psubstrate;
    EXTE ptap psubstrate -eq 0 -inside_also -not_connected -output region;
}

RULE soft_check_5 {
    CAPTION soft_check_5: psubstrate has multiple stamped connections from ptap;
    SELECT -interact psubstrate ptap -gt 1 -by_net;
}

RULE soft_check_6 {
    CAPTION soft_check_6: psubstrate missing stamped connections from ptap;
    SELECT -interact -not psubstrate ptap;
}
SCONNECT ndiff_conn ntap;

RULE soft_check_7 {
    CAPTION soft_check_7: ndiff_conn causing multiple stamped connections to ntap;
    EXTE ndiff_conn ntap -eq 0 -inside_also -not_connected -output region;
}

RULE soft_check_8 {
    CAPTION soft_check_8: ntap has multiple stamped connections from ndiff_conn;
    SELECT -interact ntap ndiff_conn -gt 1 -by_net;
}

RULE soft_check_9 {
    CAPTION soft_check_9: ntap missing stamped connections from ndiff_conn;
    SELECT -interact -not ntap ndiff_conn;
}
SCONNECT ntap nwell_conn;

RULE soft_check_10 {
    CAPTION soft_check_10: ntap causing multiple stamped connections to nwell_conn;
    EXTE ntap nwell_conn -eq 0 -inside_also -not_connected -output region;
}

RULE soft_check_11 {
    CAPTION soft_check_11: nwell_conn has multiple stamped connections from ntap;
    SELECT -interact nwell_conn ntap -gt 1 -by_net;
}

RULE soft_check_12 {
    CAPTION soft_check_12: nwell_conn missing stamped connections from ntap;
    SELECT -interact -not nwell_conn ntap;
}
SCONNECT nwell_conn nb_tap;

RULE soft_check_13 {
    CAPTION soft_check_13: nwell_conn causing multiple stamped connections to nb_tap;
    EXTE nwell_conn nb_tap -eq 0 -inside_also -not_connected -output region;
}

RULE soft_check_14 {
    CAPTION soft_check_14: nb_tap has multiple stamped connections from nwell_conn;
    SELECT -interact nb_tap nwell_conn -gt 1 -by_net;
}

RULE soft_check_15 {
    CAPTION soft_check_15: nb_tap missing stamped connections from nwell_conn;
    SELECT -interact -not nb_tap nwell_conn;
}
SCONNECT nb_tap Nburied;

RULE soft_check_16 {
    CAPTION soft_check_16: nb_tap causing multiple stamped connections to Nburied;
    EXTE nb_tap Nburied -eq 0 -inside_also -not_connected -output region;
}

RULE soft_check_17 {
    CAPTION soft_check_17: Nburied has multiple stamped connections from nb_tap;
    SELECT -interact Nburied nb_tap -gt 1 -by_net;
}

RULE soft_check_18 {
    CAPTION soft_check_18: Nburied missing stamped connections from nb_tap;
    SELECT -interact -not Nburied nb_tap;
}
ATTACH metal11_conn_text metal11_conn;
ATTACH metal10_conn_text metal10_conn;
ATTACH metal9_conn_text metal9_conn;
ATTACH metal8_conn_text metal8_conn;
ATTACH metal7_conn_text metal7_conn;
ATTACH metal6_conn_text metal6_conn;
ATTACH metal5_conn_text metal5_conn;
ATTACH metal4_conn_text metal4_conn;
ATTACH metal3_conn_text metal3_conn;
ATTACH metal2_conn_text metal2_conn;
ATTACH metal1_conn_text metal1_conn;
ATTACH poly_conn_text poly_conn;
ANTENNA ndiff_conn Bondpad -gt 0 L80382;
SELECT -touch Poly L80382 L73764;
AND ndiff_conn ESDdummy esd_ndiff_conn;
SELECT -touch esd_ndiff_conn L73764 nmos_io_esd;
ANTENNA pdiff_conn Bondpad -gt 0 L64324;
SELECT -touch Poly L64324 L1826;
AND pdiff_conn ESDdummy esd_pdiff_conn;
SELECT -touch esd_pdiff_conn L1826 pmos_io_esd;
SELECT -touch nsd_esd Poly -eq 1 L78152;
ANTENNA ndiff_conn psubstrate -gt 0 L10595;
OR L10595 L80382 L87558;
NOT L78152 L87558 rule_ESD_4_nmos;
SELECT -touch psd_esd Poly -eq 1 L90202;
ANTENNA pdiff_conn nwell_conn -gt 0 L65219;
OR L64324 L65219 L40217;
NOT L90202 L40217 rule_ESD_4_pmos;
SELECT -touch nsd_esd Poly -eq 2 L78153;
NOT L78153 L87558 L40153;
SELECT -outside L40153 SiProt rule_ESD_8_nmos;
SELECT -touch psd_esd Poly -eq 2 L90201;
ANTENNA pdiff_conn psubstrate -gt 0 L12421;
OR L12421 L64324 L42888;
NOT L90201 L42888 L65050;
SELECT -outside L65050 SiProt rule_ESD_8_pmos;

RULE NBL.W.1 {
    CAPTION NBL.W.1: Minimum Nburied Width >= 0.8 um;
    INTE Nburied Nburied -lt 0.8 -output region -singular -abut lt 90;
}

RULE NBL.E.1 {
    CAPTION NBL.E.1: Minimum Nburied to Nwell enclosure >= 0.2 um;
    SELECT -cut Nwell Nburied L99284;
    NOT L99284 Nburied;
    ENC Nwell Nburied -lt 0.2 -output region -singular -abut lt 90;
}

RULE NBL.SP.1 {
    CAPTION NBL.SP.1: Minimum Nburied to Nburied spacing >= 2.0 um;
    EXTE Nburied Nburied -lt 2 -output region -singular -abut lt 90;
}

RULE NBL.SE.1 {
    CAPTION NBL.SE.1: Minimum Nburied to non-related Nwell spacing >= 2.2 um;
    SELECT -cut Nburied Nwell L27316;
    SELECT -cut Nwell Nburied L90252;
    AND L27316 L90252;
    EXTE Nburied Nwell -lt 2.2 -output region -singular -abut lt 90;
}

RULE NBL.SE.2 {
    CAPTION NBL.SE.2: Minimum Nburied to non-related Oxide spacing >= 1.2 um;
    SELECT -cut Nburied Oxide L70415;
    SELECT -cut Oxide Nburied L80783;
    AND L70415 L80783;
    EXTE Nburied Oxide -lt 1.2 -output region -singular -abut lt 90;
}

RULE NBL.X.1 {
    CAPTION NBL.X.1: Nburied must have an Nwell isolation ring;
    COPY rule_NBL_X_1;
}
AND Nburied Pimp L76974;
AND L76974 Oxide L50485;
AND L90545 Nburied L92339;

RULE NBL.SE.3 {
    CAPTION NBL.SE.3: Minimum Nwell ring (on Nburied) to P+ Active spacing >= 0.09 um;
    SELECT -cut L50485 L92339 L68349;
    NOT L68349 L92339;
    ENC L50485 L92339 -lt 0.09 -output region -singular -abut lt 90;
}
AND Nburied Nimp L17392;
AND L17392 Oxide L18556;

RULE NBL.SE.4 {
    CAPTION NBL.SE.4: Minimum Nwell ring (on Nburied) to N+ Active spacing >= 0.09 um;
    SELECT -cut L18556 L92339 L15286;
    NOT L15286 L92339;
    ENC L18556 L92339 -lt 0.09 -output region -singular -abut lt 90;
}

RULE NW.SP.1 {
    CAPTION NW.SP.1: Minimum Nwell spacing to Nwell (same potential) >= 0.3 um;
    EXTE nwell_conn nwell_conn -lt 0.3 -output region -connected -singular -abut lt 90;
}

RULE NW.SP.2 {
    CAPTION NW.SP.2: Minimum Nwell spacing to Nwell (different potential) >= 0.6 um;
    SELECT -cut nwell_conn nwellres L84526;
    SELECT -cut nwellres nwell_conn L68740;
    AND L84526 L68740;
    EXTE nwell_conn nwellres -lt 0.6 -output region -singular -abut ltgt 0 90;
}

RULE NW.SP.2_2 {
    CAPTION NW.SP.2: Minimum Nwell spacing to Nwell (different potential) >= 0.6 um;
    EXTE nwellres nwellres -lt 0.6 -output region -singular -abut lt 90;
}

RULE NW.W.1 {
    CAPTION NW.W.1: Minimum Nwell Width >= 0.3 um;
    INTE Nwell Nwell -lt 0.3 -output region -singular -abut lt 90;
}

RULE NW.SP.2_3 {
    CAPTION NW.SP.2: Minimum Nwell spacing to Nwell (different potential) >= 0.6 um;
    EXTE nwell_conn nwell_conn -lt 0.6 -output region -not_connected -singular -notch not;
}

RULE NW.SE.2 {
    CAPTION NW.SE.2: Minimum Nwell spacing to P+ Active Area >= 0.16 um;
    SELECT -cut Nwell pactive L37621;
    SELECT -cut pactive Nwell L46539;
    AND L37621 L46539;
    EXTE Nwell pactive -lt 0.16 -output region -singular -abut lt 90;
}
NOT Nwell nwell_in_od_res L66724;

RULE NW.SE.1 {
    CAPTION NW.SE.1: Minimum Nwell spacing to N+ Active Area >= 0.16 um;
    SELECT -cut L66724 nactive L71704;
    SELECT -cut nactive L66724 L46976;
    AND L71704 L46976;
    EXTE L66724 nactive -lt 0.16 -output region -singular -abut lt 90;
}
AND Nimp Oxide_thk L512;
AND L512 Oxide L40980;

RULE NW.SE.3 {
    CAPTION NW.SE.3: Minimum Nwell spacing to N+ 1.8V Active Area >= 0.24 um;
    SELECT -cut Nwell L40980 L98636;
    SELECT -cut L40980 Nwell L92116;
    AND L98636 L92116;
    EXTE Nwell L40980 -lt 0.24 -output region -singular -abut lt 90;
}
AND Oxide_thk Pimp L4884;
AND L4884 Oxide L13412;

RULE NW.SE.4 {
    CAPTION NW.SE.4: Minimum Nwell spacing to P+ 1.8V Active Area >= 0.24 um;
    SELECT -cut Nwell L13412 L84846;
    SELECT -cut L13412 Nwell L38518;
    AND L84846 L38518;
    EXTE Nwell L13412 -lt 0.24 -output region -singular -abut lt 90;
}
NOT Nimp nwell_in_od_res L72408;
AND L72408 Oxide L48097;

RULE NW.E.1 {
    CAPTION NW.E.1: Minimum Nwell enclosure of N+ Active Area >= 0.06 um;
    SELECT -cut L48097 L66724 L87416;
    NOT L87416 L66724;
    ENC L48097 L66724 -lt 0.06 -output region -singular -abut lt 90;
}

RULE NW.E.2 {
    CAPTION NW.E.2: Minimum Nwell enclosure of P+ Active Area >= 0.06 um;
    SELECT -cut pactive Nwell L42997;
    NOT L42997 Nwell;
    ENC pactive Nwell -lt 0.06 -output region -singular -abut lt 90;
}

RULE NW.E.3 {
    CAPTION NW.E.3: Minimum Nwell enclosure of N+ 1.8V Active Area >= 0.24 um;
    SELECT -cut L40980 Nwell L59084;
    NOT L59084 Nwell;
    ENC L40980 Nwell -lt 0.24 -output region -singular -abut lt 90;
}

RULE NW.E.4 {
    CAPTION NW.E.4: Minimum Nwell enclosure of P+ 1.8V Active Area >= 0.24 um;
    SELECT -cut L13412 Nwell L12682;
    NOT L12682 Nwell;
    ENC L13412 Nwell -lt 0.24 -output region -singular -abut lt 90;
}

RULE NW.A.1 {
    CAPTION NW.A.1: Minimum Nwell area >= 0.18 um;
    AREA Nwell -lt 0.18;
}

RULE NW.EA.1 {
    CAPTION NW.EA.1: Minimum Nwell enclosed area >= 0.18 um;
    AREA L90545 -lt 0.18;
}

RULE NWR.SE.1 {
    CAPTION NWR.SE.1: Minimum Resist Protect Oxide to Nwell spacing >= 0.16 um;
    EXTE SiProt nwell_in_od_res -lt 0.16 -output region -singular -abut lt 90;
}

RULE NWR.E.1 {
    CAPTION NWR.E.1: Minimum Active Area to Nwell (in resistor) enclosure >= 0.6 um;
    ENC nwell_in_od_res Oxide -lt 0.6 -output region -singular -abut lt 90;
}

RULE NWR.E.2 {
    CAPTION NWR.E.2: Minimum salicided Nwell to Contact enclosure >= 0.16 um;
    SELECT -cut Cont nwell_in_od_res L61306;
    NOT L61306 nwell_in_od_res;
    ENC Cont nwell_in_od_res -lt 0.16 -output region -singular -abut lt 90;
}
AND Oxide_thk nwell_in_od_res L48131;

RULE NWR.X.1 {
    CAPTION NWR.X.1: Thick Oxide is NOT allowed over Nwell resistor;
    COPY L48131;
}
EDGE_BOOLEAN -inside Nimp Nwell L26283;
EDGE_BOOLEAN -inside SiProt Nwell L62966;

RULE NWR.O.1 {
    CAPTION NWR.O.1: Minimum N+ Implant to Resist Protect Oxide overlap >= 0.22 um;
    INTE L26283 L62966 -lt 0.22 -output region -abut lt 90;
}

RULE OXIDE.W.1 {
    CAPTION OXIDE.W.1: Minimum Active Area width >= 0.05 um;
    INTE Oxide Oxide -lt 0.05 -output region -singular -abut lt 90;
}
AND Nimp Poly L30789;
NOT L30789 Oxide_thk L71851;
EDGE_BOOLEAN -inside Oxide L71851 L7166;

RULE OXIDE.W.2.1.1 {
    CAPTION OXIDE.W.2.1.1: Minimum 1.1V N-channel gate width >= 0.12 um;
    INTE L7166 L7166 -lt 0.12 -output region -abut lt 90;
}
AND L512 Poly L94841;
EDGE_BOOLEAN -inside Oxide L94841 L43550;

RULE OXIDE.W.2.1.2 {
    CAPTION OXIDE.W.2.1.2: Minimum 1.8V N-channel gate width >= 0.32 um;
    INTE L43550 L43550 -lt 0.32 -output region -abut lt 90;
}
AND Pimp Poly L78137;
NOT L78137 Oxide_thk L6254;
EDGE_BOOLEAN -inside Oxide L6254 L47177;

RULE OXIDE.W.2.2.1 {
    CAPTION OXIDE.W.2.2.1: Minimum 1.1V P-channel gate width >= 0.12 um;
    INTE L47177 L47177 -lt 0.12 -output region -abut lt 90;
}
AND L4884 Poly L54679;
EDGE_BOOLEAN -inside Oxide L54679 L47645;

RULE OXIDE.W.2.2.2 {
    CAPTION OXIDE.W.2.2.2: Minimum 1.8V P-channel gate width >= 0.32 um;
    INTE L47645 L47645 -lt 0.32 -output region -abut lt 90;
}
ANGLE Oxide -ltgt 0 90 L19535;

RULE OXIDE.W.3 {
    CAPTION OXIDE.W.3: Minimum Active Area bent 45 degress width >= 0.06 um;
    INTE L19535 L19535 -lt 0.06 -output region -abut lt 90;
}

RULE OXIDE.SP.1 {
    CAPTION OXIDE.SP.1: Minimum N+ Active Area to N+ Active Area spacing >= 0.08 um;
    EXTE nactive nactive -lt 0.08 -output region -singular -abut lt 90;
}

RULE OXIDE.SP.2 {
    CAPTION OXIDE.SP.2: Minimum P+ Active Area to P+ Active Area spacing >= 0.08 um;
    EXTE pactive pactive -lt 0.08 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside Oxide Nimp L95182;
EDGE_BOOLEAN -inside Oxide Pimp L54764;

RULE OXIDE.SP.3 {
    CAPTION OXIDE.SP.3: Minimum N+ Active Area to P+ Active Area spacing >= 0.1 um;
    EXTE L95182 L54764 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE OXIDE.SE.1 {
    CAPTION OXIDE.SE.1: Minimum Active Area to Thick Active Area spacing >= 0.18 um;
    EXTE Oxide Oxide_thk -lt 0.18 -output region -singular -abut lt 90;
}

RULE OXIDE.SP.4 {
    CAPTION OXIDE.SP.4: Minimum Active Area bent 45 degress to Active Area spacing >= 0.1 um;
    EXTE Oxide L19535 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE OXIDE.A.1 {
    CAPTION OXIDE.A.1: Minimum area for Active Area >= 0.035 um;
    AREA Oxide -lt 0.035;
}
HOLES Oxide L33644;
NOT L33644 Oxide L65624;

RULE OXIDE.EA.1 {
    CAPTION OXIDE.EA.1: Minimum Active Area enclosed area >= 0.04 um;
    AREA L65624 -lt 0.04;
}

RULE OXIDE.L.1_OXIDE.L.2 {
    CAPTION OXIDE.L.1_OXIDE.L.2: Maximum Oxide length between two contacts (when the Oxide width is <= 0.18um) must be <= 12.0um and Maximum Oxide length between one contact and the end of the Oxide line (when the Oxide width is <= 0.18um) must be <= 6.0um;
    COPY rule_OXIDE_L_1_L_2;
}
OR Nimp Nzvt L70159;
OR L70159 Pimp L66257;
OR L66257 SiProt L23048;
NOT Oxide L23048 L12243;

RULE OXIDE.X.1 {
    CAPTION OXIDE.X.1: Oxide must be covered by N+ Implant or Nzvt or Salicide Block;
    COPY L12243;
}

RULE OXIDER.SE.2 {
    CAPTION OXIDER.SE.2: Minimum Active Resistor to N+ or P+ Implant spacing >= 0.16 um;
    SELECT -cut Nimp oxide_in_res L10785;
    SELECT -cut oxide_in_res Nimp L93677;
    AND L10785 L93677;
    EXTE Nimp oxide_in_res -lt 0.16 -output region -singular -abut lt 90;
}

RULE OXIDER.SE.2_2 {
    CAPTION OXIDER.SE.2: Minimum Active Resistor to N+ or P+ Implant spacing >= 0.16 um;
    SELECT -cut Pimp oxide_in_res L8609;
    SELECT -cut oxide_in_res Pimp L34095;
    AND L8609 L34095;
    EXTE Pimp oxide_in_res -lt 0.16 -output region -singular -abut lt 90;
}

RULE OXIDER.E.1 {
    CAPTION OXIDER.E.1: Minimum Salicide Block to Active Resistor enclosure >= 0.12 um;
    ENC oxide_in_res SiProt -lt 0.12 -output region -singular -abut lt 90;
}
OR Nimp Pimp L13121;
NOT oxide_in_res L13121 L23345;

RULE OXIDER.X.1 {
    CAPTION OXIDER.X.1: Oxide resistors must have N+ or P+ Implant;
    COPY L23345;
}

RULE OXIDETHK.W.1 {
    CAPTION OXIDETHK.W.1: Minimum Thick Active Area width >= 0.35 um;
    INTE Oxide_thk Oxide_thk -lt 0.35 -output region -singular -abut lt 90;
}

RULE OXIDETHK.SP.1 {
    CAPTION OXIDETHK.SP.1: Minimum Thick Active Area to Thick Active Area spacing >= 0.16 um;
    EXTE Oxide_thk Oxide_thk -lt 0.16 -output region -singular -abut lt 90;
}
ANGLE Oxide_thk -ltgt 0 90 L59527;

RULE OXIDETHK.SP.2 {
    CAPTION OXIDETHK.SP.2: Minimum Thick Active Area bent 45 degrees to Thick Active Area spacing >= 0.32 um;
    EXTE Oxide_thk L59527 -lt 0.32 -output region -abut ltgt 0 90;
}

RULE OXIDETHK.SE.1 {
    CAPTION OXIDETHK.SE.1: Minimum N+ 1.8V Active Area to 1.8V N+ Active Area spacing >= 0.1 um;
    EXTE L40980 L40980 -lt 0.1 -output region -singular -abut lt 90;
}

RULE OXIDETHK.SE.2 {
    CAPTION OXIDETHK.SE.2: Minimum P+ 1.8V Active Area to 1.8V P+ Active Area spacing >= 0.1 um;
    EXTE L13412 L13412 -lt 0.1 -output region -singular -abut lt 90;
}

RULE OXIDETHK.SE.3 {
    CAPTION OXIDETHK.SE.3: Minimum N+ 1.8V Active Area to 1.8V P+ Active Area spacing >= 0.12 um;
    EXTE L40980 L13412 -lt 0.12 -output region -singular -abut ltgt 0 90;
}

RULE OXIDETHK.E.1 {
    CAPTION OXIDETHK.E.1: Minimum Thick Active Area to Active Area enclosure >= 0.16 um;
    ENC Oxide Oxide_thk -lt 0.16 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside Oxide_thk Oxide L2679;
EDGE_BOOLEAN -inside Poly Oxide L19486;

RULE OXIDETHK.SE.5 {
    CAPTION OXIDETHK.SE.5: Minimum Thick Active Area to 1.1V Poly gate spacing >= 0.18 um;
    EDGE_EXPAND L2679 -inside_by 0.001 L63662;
    EDGE_EXPAND L19486 -inside_by 0.001 L24866;
    AND L63662 L24866;
    EXTE L2679 L19486 -lt 0.18 -output region -abut lt 90;
}

RULE OXIDETHK.E.2 {
    CAPTION OXIDETHK.E.2: Minimum Thick Active Area to Thick Poly gate enclosure >= 0.18 um;
    ENC L19486 L2679 -lt 0.18 -output region -abut lt 90;
}

RULE NHVT.W.1 {
    CAPTION NHVT.W.1: Minimum Nhvt width >= 0.12;
    INTE Nhvt Nhvt -lt 0.12 -output region -singular -abut lt 90;
}

RULE NHVT.SP.1 {
    CAPTION NHVT.SP.1: Minimum Nhvt spacing >= 0.12;
    EXTE Nhvt Nhvt -lt 0.12 -output region -singular -abut lt 90;
}
AND Nhvt Nwell L89597;

RULE NHVT.X.2 {
    CAPTION NHVT.X.2: Nhvt is NOT allowed on Nwell;
    COPY L89597;
}
AND Nhvt pactive L87497;

RULE NHVT.X.3 {
    CAPTION NHVT.X.3: Nhvt is NOT allowed on P+ Oxide;
    COPY L87497;
}
AND Nhvt Nzvt L13111;

RULE NHVT.X.4 {
    CAPTION NHVT.X.4: Nhvt is NOT allowed on Nzvt;
    COPY L13111;
}

RULE PHVT.W.1 {
    CAPTION PHVT.W.1: Minimum Phvt width >= 0.12;
    INTE Phvt Phvt -lt 0.12 -output region -singular -abut lt 90;
}

RULE PHVT.SP.1 {
    CAPTION PHVT.SP.1: Minimum Phvt spacing >= 0.12;
    EXTE Phvt Phvt -lt 0.12 -output region -singular -abut lt 90;
}
NOT Phvt Nwell L88255;

RULE PHVT.X.2 {
    CAPTION PHVT.X.2: Phvt is NOT allowed outside Nwell;
    COPY L88255;
}
AND Phvt nactive L37875;

RULE PHVT.X.3 {
    CAPTION PHVT.X.3: Phvt is NOT allowed on N+ Oxide;
    COPY L37875;
}
AND Nzvt Phvt L44131;

RULE PHVT.X.4 {
    CAPTION PHVT.X.4: Phvt is NOT allowed on Nzvt;
    COPY L44131;
}

RULE NLVT.W.1 {
    CAPTION NLVT.W.1: Minimum Nlvt width >= 0.12;
    INTE Nlvt Nlvt -lt 0.12 -output region -singular -abut lt 90;
}

RULE NLVT.SP.1 {
    CAPTION NLVT.SP.1: Minimum Nlvt spacing >= 0.12;
    EXTE Nlvt Nlvt -lt 0.12 -output region -singular -abut lt 90;
}
AND Nlvt Nwell L60959;

RULE NLVT.X.2 {
    CAPTION NLVT.X.2: Nlvt is NOT allowed on Nwell;
    COPY L60959;
}
AND Nlvt pactive L58341;

RULE NLVT.X.3 {
    CAPTION NLVT.X.3: Nlvt is NOT allowed on P+ Oxide;
    COPY L58341;
}
AND Nlvt Nzvt L6363;

RULE NLVT.X.4 {
    CAPTION NLVT.X.4: Nlvt is NOT allowed on Nzvt;
    COPY L6363;
}

RULE PLVT.W.1 {
    CAPTION PLVT.W.1: Minimum Plvt width >= 0.12;
    INTE Plvt Plvt -lt 0.12 -output region -singular -abut lt 90;
}

RULE PLVT.SP.1 {
    CAPTION PLVT.SP.1: Minimum Plvt spacing >= 0.12;
    EXTE Plvt Plvt -lt 0.12 -output region -singular -abut lt 90;
}
NOT Plvt Nwell L62301;

RULE PLVT.X.2 {
    CAPTION PLVT.X.2: Plvt is NOT allowed outside Nwell;
    COPY L62301;
}
AND Plvt nactive L265;

RULE PLVT.X.3 {
    CAPTION PLVT.X.3: Plvt is NOT allowed on N+ Oxide;
    COPY L265;
}
AND Nzvt Plvt L47975;

RULE PLVT.X.4 {
    CAPTION PLVT.X.4: Plvt is NOT allowed on Nzvt;
    COPY L47975;
}

RULE NZVT.W.1 {
    CAPTION NZVT.W.1: Minimum Nzvt width >= 0.35 um;
    INTE Nzvt Nzvt -lt 0.35 -output region -singular -abut lt 90;
}

RULE NZVT.SP.1 {
    CAPTION NZVT.SP.1: Minimum Nzvt to Nzvt spacing >= 0.3 um;
    EXTE Nzvt Nzvt -lt 0.3 -output region -singular -abut lt 90;
}

RULE NZVT.O.1 {
    CAPTION NZVT.O.1: Minimum and maximum Nzvt to Active Area overlap == 0.16 um;
    COPY rule_NZVT_O_1;
}

RULE NZVT.SE.1 {
    CAPTION NZVT.SE.1: Minimum Nzvt to Active spacing >= 0.18 um;
    SELECT -cut Nzvt Oxide L17075;
    SELECT -cut Oxide Nzvt L53744;
    AND L17075 L53744;
    EXTE Nzvt Oxide -lt 0.18 -output region -singular -abut lt 90;
}

RULE NZVT.SE.2 {
    CAPTION NZVT.SE.2: Minimum Nzvt to Nwell spacing >= 0.6 um;
    EXTE Nwell Nzvt -lt 0.6 -output region -singular -abut lt 90 -inside_also;
}
AND Nzvt Oxide L62764;

RULE NZVT.E.1 {
    CAPTION NZVT.E.1: Minimum N+ Poly gate end cap to Native Active Area enclosure >= 0.1 um;
    ENC L62764 Poly -lt 0.1 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside Poly L62764 L55408;

RULE NZVT.L.1 {
    CAPTION NZVT.L.1: Minimum Native device Poly gate length >= 0.30 um;
    INTE L55408 L55408 -lt 0.3 -output region -abut lt 90;
}
AND Nzvt Poly L50553;
EDGE_BOOLEAN -inside Oxide L50553 L27452;

RULE NZVT.W.2 {
    CAPTION NZVT.W.2: Minimum Native device Poly gate width >= 0.50 um;
    INTE L27452 L27452 -lt 0.5 -output region -abut lt 90;
}
AND Nzvt Pimp L44809;
AND L44809 Oxide L32095;

RULE NZVT.X.3 {
    CAPTION NZVT.X.3: P+ Oxide is NOT allowed in Nzvt;
    COPY L32095;
}

RULE NZVT.X.4 {
    CAPTION NZVT.X.4: Only one Oxide region may be in an Nzvt region;
    COPY rule_NZVT_X_4;
}
EDGE_BOOLEAN -inside Poly nactive L78161;

RULE POLY.W.1 {
    CAPTION POLY.W.1: Minimum 1.1V N-channel gate length >= 0.045 um;
    INTE L78161 L78161 -lt 0.045 -output region -abut lt 90;
}
EDGE_BOOLEAN -inside Poly pactive L81773;

RULE POLY.W.2 {
    CAPTION POLY.W.2: Minimum 1.1V P-channel gate length >= 0.045 um;
    INTE L81773 L81773 -lt 0.045 -output region -abut lt 90;
}
AND Oxide_thk nactive L29500;
EDGE_BOOLEAN -inside Poly L29500 L43067;

RULE POLY.W.3 {
    CAPTION POLY.W.3: Minimum 1.8V N-channel gate length >= 0.15 um;
    INTE L43067 L43067 -lt 0.15 -output region -abut lt 90;
}
AND Oxide Oxide_thk L24975;
AND L24975 Pimp L93098;
EDGE_BOOLEAN -inside Poly L93098 L61684;

RULE POLY.W.4 {
    CAPTION POLY.W.4: Minimum 1.8V P-channel gate length >= 0.15 um;
    INTE L61684 L61684 -lt 0.15 -output region -abut lt 90;
}
EDGE_BOOLEAN -outside Poly Oxide L90757;

RULE POLY.W.5 {
    CAPTION POLY.W.5: Minimum Poly interconnect width >= 0.045 um;
    INTE L90757 L90757 -lt 0.045 -output region -abut lt 90;
}
EDGE_BOOLEAN -inside Poly Resdum L6655;

RULE POLY.SP.1 {
    CAPTION POLY.SP.1: Minimum Poly resistor space >= 0.3 um;
    EXTE L6655 L6655 -lt 0.3 -output region -abut lt 90;
}

RULE POLY.SP.2 {
    CAPTION POLY.SP.2: Minimum Poly gate space  >= 0.06 um;
    EXTE L19486 L19486 -lt 0.06 -output region -abut lt 90;
}

RULE POLY.SP.3 {
    CAPTION POLY.SP.3: Minimum Poly interconnect space >= 0.06 um;
    EXTE L90757 L90757 -lt 0.06 -output region -abut lt 90;
}
EDGE_BOOLEAN -inside Poly L24975 L87956;

RULE POLY.SP.4 {
    CAPTION POLY.SP.4: Minimum gate space in thick active >= 0.20 um;
    EXTE L87956 L87956 -lt 0.2 -output region -abut lt 90;
}
AND Nimp gate L2756;

RULE POLY.E.1 {
    CAPTION POLY.E.1: Minimum N-channel gate extension beyond Active Area >= 0.1 um;
    SELECT -cut L2756 Poly L71009;
    NOT L71009 Poly;
    ENC L2756 Poly -lt 0.1 -output region -singular -abut ltgt 0 90 -metric opposite;
}
AND Pimp gate L6170;

RULE POLY.E.2 {
    CAPTION POLY.E.2: Minimum P-channel gate extension beyond Active Area >= 0.1 um;
    SELECT -cut L6170 Poly L74509;
    NOT L74509 Poly;
    ENC L6170 Poly -lt 0.1 -output region -singular -abut ltgt 0 90 -metric opposite;
}

RULE POLY.SE.1_POLY.SE.2 {
    CAPTION POLY.SE.1_POLY.SE.2: Minimum Poly interconnect to related Active Area space >= 0.05 um;
    EXTE Oxide Poly -lt 0.05 -output region -singular -abut lt 90;
}

RULE POLY.E.3 {
    CAPTION POLY.E.3: Minimum Active Area (source/drain) to gate enclosure >= 0.1 um;
    ENC Poly Oxide -lt 0.1 -output region -singular -abut lt 90;
}
ANGLE Poly -ltgt 0 90 L92308;

RULE POLY.W.6 {
    CAPTION POLY.W.6: Minimum bent Poly width >= 0.1 um;
    INTE L92308 L92308 -lt 0.1 -output region -abut lt 90;
}

RULE POLY.SP.5 {
    CAPTION POLY.SP.5: Minimum bent Poly space >= 0.1 um;
    EXTE L92308 L92308 -lt 0.1 -output region -abut lt 90;
}

RULE POLY.X.1 {
    CAPTION POLY.X.1: Poly gate cannot have bends;
    EDGE_EXPAND L19486 -outside_by 0.001 -corner_fill L60979;
    VERTEX L60979 -gt 4;
}

RULE POLY.X.2 {
    CAPTION POLY.X.2: Poly resistor cannot have bends;
    EDGE_EXPAND L6655 -outside_by 0.001 -corner_fill L45735;
    VERTEX L45735 -gt 4;
}

RULE POLY.SE.3 {
    CAPTION POLY.SE.3: Maximum Poly segment length (width < 0.14) between two contacts >= 12.0 um;
    COPY rule_POLY_SE_3;
}

RULE POLY.A.1 {
    CAPTION POLY.A.1: Minimum area for Poly interconnect >= 0.02 um;
    AREA Poly -lt 0.02;
}
HOLES Poly L5639;
NOT L5639 Poly L42202;

RULE POLY.EA.1 {
    CAPTION POLY.EA.1: Minimum enclosed area for Poly interconnect >= 0.05 um;
    AREA L42202 -lt 0.05;
}

RULE POLYR.E.1 {
    CAPTION POLYR.E.1: Minimum Salicide Block to Poly resistor enclosure >= 0.14 um;
    ENC poly_in_res SiProt -lt 0.14 -output region -singular -abut lt 90;
}

RULE POLYR.E.2 {
    CAPTION POLYR.E.2: Minimum N+ Implant to Poly used in resistor enclosure >= 0.07 um;
    SELECT -cut poly_in_res Nimp L51116;
    NOT L51116 Nimp;
    ENC poly_in_res Nimp -lt 0.07 -output region -singular -abut lt 90;
}

RULE POLYR.E.3 {
    CAPTION POLYR.E.3: Minimum P+ Implant to Poly used in resistor enclosure >= 0.07 um;
    SELECT -cut poly_in_res Pimp L10698;
    NOT L10698 Pimp;
    ENC poly_in_res Pimp -lt 0.07 -output region -singular -abut lt 90;
}

RULE POLYR.SE.2 {
    CAPTION POLYR.SE.2: Minimum Poly resistor to other Implant spacing >= 0.15 um;
    SELECT -cut Nimp poly_in_res L9602;
    SELECT -cut poly_in_res Nimp L14036;
    AND L9602 L14036;
    EXTE Nimp poly_in_res -lt 0.15 -output region -singular -abut lt 90;
}

RULE POLYR.SE.2_2 {
    CAPTION POLYR.SE.2: Minimum Poly resistor to other Implant spacing >= 0.15 um;
    EXTE Nzvt poly_in_res -lt 0.15 -output region -singular -abut lt 90 -inside_also;
}

RULE POLYR.SE.2_3 {
    CAPTION POLYR.SE.2: Minimum Poly resistor to other Implant spacing >= 0.15 um;
    SELECT -cut Pimp poly_in_res L89340;
    SELECT -cut poly_in_res Pimp L54454;
    AND L89340 L54454;
    EXTE Pimp poly_in_res -lt 0.15 -output region -singular -abut lt 90;
}
NOT poly_in_res L13121 L83018;

RULE POLYR.X.1 {
    CAPTION POLYR.X.1: Poly resistors must have N+ or P+ Implant;
    COPY L83018;
}

RULE NIMP.W.1 {
    CAPTION NIMP.W.1: Minimum N+ Implant width >= 0.12 um;
    INTE Nimp Nimp -lt 0.12 -output region -singular -abut lt 90;
}

RULE NIMP.SP.1 {
    CAPTION NIMP.SP.1: Minimum N+ Implant space >= 0.12 um;
    EXTE Nimp Nimp -lt 0.12 -output region -singular -abut lt 90;
}
NOT Oxide Nwell L53776;

RULE NIMP.E.1 {
    CAPTION NIMP.E.1: Minimum N+ Implant to Active Area enclosure >= 0.07 um;
    ENC L53776 Nimp -lt 0.07 -output region -singular -abut lt 90;
}

RULE NIMP.O.1 {
    CAPTION NIMP.O.1: Minimum N+ Implant to Active Area overlap >= 0.08 um;
    INTE Nimp Oxide -lt 0.08 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -outside Nimp Oxide L27059;
AND Nwell Pimp L85193;
EDGE_BOOLEAN -inside Oxide L85193 L43250;

RULE NIMP.SE.1 {
    CAPTION NIMP.SE.1: Minimum N+ Implant to P+ Active Area (inside Nwell) spacing >= 0.08 um;
    EDGE_EXPAND L27059 -inside_by 0.001 L79769;
    EDGE_EXPAND L43250 -inside_by 0.001 L98970;
    AND L79769 L98970;
    EXTE L27059 L43250 -lt 0.08 -output region -abut lt 90;
}
AND Nwell Oxide L25620;

RULE NIMP.E.2 {
    CAPTION NIMP.E.2: Minimum N+ Implant to Active Area (Nwell tie) enclosure >= 0.01 um;
    ENC L25620 Nimp -lt 0.01 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside Nimp Oxide L83184;

RULE NIMP.E.3 {
    CAPTION NIMP.E.3: Minimum N+ Implant to gate side enclosure >= 0.1 um;
    ENC L19486 L83184 -lt 0.1 -output region -abut lt 90;
}
EDGE_BOOLEAN -inside Oxide Poly L60508;

RULE NIMP.E.4 {
    CAPTION NIMP.E.4: Minimum N+ Implant to gate (endcap) enclosure >= 0.1 um;
    EDGE_EXPAND L60508 -inside_by 0.001 L23899;
    EDGE_EXPAND Nimp -outside_by 0.001 L50221;
    AND L23899 L50221;
    ENC L60508 Nimp -lt 0.1 -output region -abut lt 90;
}
OR Nwell Oxide L45216;
EDGE_BOOLEAN -outside Nimp L45216 L10142;
NOT Pimp Nwell L62533;
EDGE_BOOLEAN -inside Oxide L62533 L10493;

RULE NIMP.SE.2 {
    CAPTION NIMP.SE.2: Minimum N+ Implant to P+ Active Area (substrate tie) spacing >= 0.02 um;
    EDGE_EXPAND L10142 -inside_by 0.001 L99192;
    EDGE_EXPAND L10493 -inside_by 0.001 L37895;
    AND L99192 L37895;
    EXTE L10142 L10493 -lt 0.02 -output region -abut lt 90;
}

RULE NIMP.A.1 {
    CAPTION NIMP.A.1: Minimum area for N+ Implant >= 0.018 um;
    AREA Nimp -lt 0.018;
}
HOLES Nimp L70965;
NOT L70965 Nimp L89538;

RULE NIMP.EA.1 {
    CAPTION NIMP.EA.1: Minimum N+ Implant ring enclosed area  >= 0.04 um;
    AREA L89538 -lt 0.04;
}

RULE NIMP.SE.3 {
    CAPTION NIMP.SE.3: Minimum N+ Implant to P+ gate side (butted Implant) spacing >= 0.1 um;
    EDGE_EXPAND L83184 -inside_by 0.001 L5098;
    EDGE_EXPAND L81773 -inside_by 0.001 L8050;
    AND L5098 L8050;
    EXTE L83184 L81773 -lt 0.1 -output region -abut lt 90;
}
AND Nimp Pimp L25045;

RULE NIMP.X.1 {
    CAPTION NIMP.X.1: Nimp is NOT allowed over Pimp;
    COPY L25045;
}

RULE PIMP.W.1 {
    CAPTION PIMP.W.1: Minimum P+ Implant width >= 0.12 um;
    INTE Pimp Pimp -lt 0.12 -output region -singular -abut lt 90;
}

RULE PIMP.SP.1 {
    CAPTION PIMP.SP.1: Minimum P+ Implant space >= 0.12 um;
    EXTE Pimp Pimp -lt 0.12 -output region -singular -abut lt 90;
}

RULE PIMP.E.1 {
    CAPTION PIMP.E.1: Minimum P+ Implant to Active Area enclosure >= 0.07 um;
    ENC L25620 Pimp -lt 0.07 -output region -singular -abut lt 90;
}

RULE PIMP.O.1 {
    CAPTION PIMP.O.1: Minimum P+ Implant to Active Area overlap >= 0.08 um;
    INTE Oxide Pimp -lt 0.08 -output region -singular -abut lt 90;
}
NOT Nimp Nwell L89543;
EDGE_BOOLEAN -inside Oxide L89543 L66103;
EDGE_BOOLEAN -outside Pimp Oxide L54069;

RULE PIMP.SE.1 {
    CAPTION PIMP.SE.1: Minimum P+ Implant to N+ Active Area (outside Nwell) spacing >= 0.08 um;
    EDGE_EXPAND L66103 -inside_by 0.001 L94348;
    EDGE_EXPAND L54069 -inside_by 0.001 L46412;
    AND L94348 L46412;
    EXTE L66103 L54069 -lt 0.08 -output region -abut lt 90;
}

RULE PIMP.E.2 {
    CAPTION PIMP.E.2: Minimum P+ Implant to Active Area (substrate tie) enclosure >= 0.01 um;
    ENC L53776 Pimp -lt 0.01 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside Pimp Oxide L56174;

RULE PIMP.E.3 {
    CAPTION PIMP.E.3: Minimum P+ Implant to gate side enclosure >= 0.1 um;
    ENC L19486 L56174 -lt 0.1 -output region -abut lt 90;
}

RULE PIMP.E.4 {
    CAPTION PIMP.E.4: Minimum P+ Implant to gate (endcap) enclosure >= 0.1 um;
    EDGE_EXPAND L60508 -inside_by 0.001 L23900;
    EDGE_EXPAND Pimp -outside_by 0.001 L95503;
    AND L23900 L95503;
    ENC L60508 Pimp -lt 0.1 -output region -abut lt 90;
}
AND Nimp Nwell L3421;
EDGE_BOOLEAN -inside Oxide L3421 L34725;
NOT Nwell Oxide L90512;
EDGE_BOOLEAN -inside Pimp L90512 L56230;

RULE PIMP.SE.2 {
    CAPTION PIMP.SE.2: Minimum P+ Implant to N+ Active Area (Nwell tie) spacing >= 0.02 um;
    EDGE_EXPAND L34725 -inside_by 0.001 L61105;
    EDGE_EXPAND L56230 -inside_by 0.001 L39162;
    AND L61105 L39162;
    EXTE L34725 L56230 -lt 0.02 -output region -abut lt 90;
}

RULE PIMP.A.1 {
    CAPTION PIMP.A.1: Minimum area for P+ Implant >= 0.018 um;
    AREA Pimp -lt 0.018;
}
HOLES Pimp L11383;
NOT L11383 Pimp L81747;

RULE PIMP.EA.1 {
    CAPTION PIMP.EA.1: Minimum P+ Implant ring enclosed area  >= 0.04 um;
    AREA L81747 -lt 0.04;
}

RULE PIMP.SE.3 {
    CAPTION PIMP.SE.3: Minimum P+ Implant to N+ gate side (butted Implant) spacing >= 0.1 um;
    EDGE_EXPAND L56174 -inside_by 0.001 L46213;
    EDGE_EXPAND L78161 -inside_by 0.001 L68035;
    AND L46213 L68035;
    EXTE L56174 L78161 -lt 0.1 -output region -abut lt 90;
}

RULE CONT.W.1 {
    CAPTION CONT.W.1: Maximum and minimum Contact width/length == 0.06 um;
    RECT_CHK -not Cont -eq 0.06 -by -eq 0.06;
}

RULE CONT.SP.1 {
    CAPTION CONT.SP.1: Minimum Contact to Contact spacing >= 0.06 um;
    EXTE Cont Cont -lt 0.06 -output region -singular -abut lt 90;
}

RULE CONT.SP.2 {
    CAPTION CONT.SP.2: Space to three adjacent Contacts ( < 0.10um apart) >= 0.08 um;
    EXTE cont_cluster_lt_pt1 cont_cluster_lt_pt1 -lt 0.08 -output region -singular -abut lt 90;
}
AND Cont Oxide L32388;

RULE CONT.SE.1 {
    CAPTION CONT.SE.1: Minimum Contact on Active Area to gate spacing >= 0.05 um;
    EDGE_EXPAND L32388 -inside_by 0.001 L20276;
    EDGE_EXPAND L19486 -inside_by 0.001 L24867;
    AND L20276 L24867;
    EXTE L32388 L19486 -lt 0.05 -output region -abut lt 90;
}
AND Cont L24975 L78798;

RULE CONT.SE.2 {
    CAPTION CONT.SE.2: Minimum Contact on 1.8V Active Area to gate spacing >= 0.06 um;
    EDGE_EXPAND L78798 -inside_by 0.001 L33581;
    EDGE_EXPAND L87956 -inside_by 0.001 L42957;
    AND L33581 L42957;
    EXTE L78798 L87956 -lt 0.06 -output region -abut lt 90;
}

RULE CONT.SE.3 {
    CAPTION CONT.SE.3: Minimum gate Contact on Active Area spacing >= 0.06 um;
    EDGE_EXPAND cont_poly -inside_by 0.001 L39381;
    EDGE_EXPAND L60508 -inside_by 0.001 L23901;
    AND L39381 L23901;
    EXTE cont_poly L60508 -lt 0.06 -output region -abut lt 90;
}
AND Oxide_thk Poly L99140;
EDGE_BOOLEAN -inside Oxide L99140 L85777;

RULE CONT.SE.4 {
    CAPTION CONT.SE.4: Minimum 1.8V gate Contact on Active Area spacing >= 0.07 um;
    EDGE_EXPAND cont_poly -inside_by 0.001 L39382;
    EDGE_EXPAND L85777 -inside_by 0.001 L26514;
    AND L39382 L26514;
    EXTE cont_poly L85777 -lt 0.07 -output region -abut lt 90;
}

RULE CONT.E.1 {
    CAPTION CONT.E.1: Minimum Active Area to Contact enclosure >= 0.03 um;
    SELECT -cut Cont Oxide L47450;
    NOT L47450 Oxide;
    ENC Cont Oxide -lt 0.03 -output region -singular -abut lt 90;
}

RULE CONT.E.2 {
    CAPTION CONT.E.2: Minimum Poly to Contact enclosure >= 0.02 um;
    SELECT -cut Cont Poly L67661;
    NOT L67661 Poly;
    ENC Cont Poly -lt 0.02 -output region -singular -abut lt 90;
}

RULE CONT.E.3 {
    CAPTION CONT.E.3: Minimum Poly to Contact enclosure on at least two opposite sides >= 0.03 um;
    GROW cont_poly -left 0.03 -right 0.03 L95731;
    SELECT -inside L95731 Poly L76668;
    NOT cont_poly L76668 L39551;
    GROW L39551 -top 0.03 -bottom 0.03 L13020;
    SELECT -inside L13020 Poly L30287;
    NOT L39551 L30287;
}

RULE CONT.E.4 {
    CAPTION CONT.E.4: Minimum N+/P+ Implant on Active Area to Contact enclosure >= 0.03 um;
    EDGE_EXPAND L32388 -inside_by 0.001 L20277;
    EDGE_EXPAND L83184 -outside_by 0.001 L63483;
    AND L20277 L63483;
    ENC L32388 L83184 -lt 0.03 -output region -abut lt 90;
}

RULE CONT.E.4_2 {
    CAPTION CONT.E.4: Minimum N+/P+ Implant on Active Area to Contact enclosure >= 0.03 um;
    EDGE_EXPAND L32388 -inside_by 0.001 L20278;
    EDGE_EXPAND L56174 -outside_by 0.001 L40010;
    AND L20278 L40010;
    ENC L32388 L56174 -lt 0.03 -output region -abut lt 90;
}
AND Cont gate L54224;

RULE CONT.X.1 {
    CAPTION CONT.X.1: Cont on gate is NOT allowed;
    COPY L54224;
}
EDGE_BOOLEAN -inside Nimp L32388 L8409;

RULE CONT.X.2 {
    CAPTION CONT.X.2: Nimp edge is NOT allowed on Oxide Cont;
    EDGE_LENGTH L8409 -ge 0.005;
}
EDGE_BOOLEAN -inside Pimp L32388 L72987;

RULE CONT.X.2_2 {
    CAPTION CONT.X.2: Pimp edge is NOT allowed on Oxide Cont;
    EDGE_LENGTH L72987 -ge 0.005;
}
NOT Cont L32232 L775;

RULE CONT.X.3 {
    CAPTION CONT.X.3: CONT must be covered by Oxide or Poly;
    COPY L775;
}

RULE SIPROT.W.1 {
    CAPTION SIPROT.W.1: Minimum Salicide Block width >= 0.22 um;
    INTE SiProt SiProt -lt 0.22 -output region -singular -abut lt 90;
}

RULE SIPROT.SP.1 {
    CAPTION SIPROT.SP.1: Minimum Salicide Block space >= 0.22 um;
    EXTE SiProt SiProt -lt 0.22 -output region -singular -abut lt 90;
}

RULE SIPROT.SE.1 {
    CAPTION SIPROT.SE.1: Minimum Salicide Block to Contact spacing >= 0.12 um;
    SELECT -cut Cont SiProt L30884;
    SELECT -cut SiProt Cont L89298;
    AND L30884 L89298;
    EXTE Cont SiProt -lt 0.12 -output region -singular -abut lt 90;
}

RULE SIPROT.SE.2 {
    CAPTION SIPROT.SE.2: Minimum Salicide Block to unrelated Active Area spacing >= 0.12 um;
    EXTE Oxide SiProt -lt 0.12 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside SiProt Oxide L6065;

RULE SIPROT.SE.3 {
    CAPTION SIPROT.SE.3: Minimum Salicide Block to gate spacing >= 0.22 um;
    EDGE_EXPAND L19486 -inside_by 0.001 L24868;
    EDGE_EXPAND L6065 -inside_by 0.001 L87969;
    AND L24868 L87969;
    EXTE L19486 L6065 -lt 0.22 -output region -abut lt 90;
}

RULE SIPROT.E.2 {
    CAPTION SIPROT.E.2: Minimum Active Area to Salicide Block enclosure >= 0.12 um;
    ENC SiProt Oxide -lt 0.12 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -outside Oxide Resdum L9687;

RULE SIPROT.E.1 {
    CAPTION SIPROT.E.1: Minimum Salicide Block to Active Area enclosure >= 0.12 um;
    ENC L9687 SiProt -lt 0.12 -output region -abut lt 90;
}

RULE SIPROT.E.3 {
    CAPTION SIPROT.E.3: Minimum Salicide Block to Poly (on field) enclosure >= 0.14 um;
    ENC L90757 SiProt -lt 0.14 -output region -abut lt 90;
}

RULE SIPROT.A.1 {
    CAPTION SIPROT.A.1: Minimum Salicide Block area >= 0.6 um;
    AREA SiProt -lt 0.6;
}

RULE SIPROT.SE.4 {
    CAPTION SIPROT.SE.4: Minimum Salicide Block to Poly (on field) spacing >= 0.18 um;
    EXTE L90757 SiProt -lt 0.18 -output region -abut lt 90;
}
HOLES SiProt L24522;
NOT L24522 SiProt L65079;

RULE SIPROT.EA.1 {
    CAPTION SIPROT.EA.1: Minimum Salicide Block enclosed area >= 0.6 um;
    AREA L65079 -lt 0.6;
}

RULE METAL2.E.1_METAL2.E.2 {
    CAPTION METAL2.E.1_METAL2.E.2: Metal2 Enc 0.005 & 0.03;
    RECT_ENC Via1 metal2_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL3.E.1_METAL3.E.2 {
    CAPTION METAL3.E.1_METAL3.E.2: Metal3 Enc 0.005 & 0.03;
    RECT_ENC Via2 metal3_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL4.E.1_METAL4.E.2 {
    CAPTION METAL4.E.1_METAL4.E.2: Metal4 Enc 0.005 & 0.03;
    RECT_ENC Via3 metal4_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL5.E.1_METAL5.E.2 {
    CAPTION METAL5.E.1_METAL5.E.2: Metal5 Enc 0.005 & 0.03;
    RECT_ENC Via4 metal5_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL6.E.1_METAL6.E.2 {
    CAPTION METAL6.E.1_METAL6.E.2: Metal6 Enc 0.005 & 0.03;
    RECT_ENC Via5 metal6_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL7.E.1_METAL7.E.2 {
    CAPTION METAL7.E.1_METAL7.E.2: Metal7 Enc 0.005 & 0.03;
    RECT_ENC Via6 metal7_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL8.E.1_METAL8.E.2 {
    CAPTION METAL8.E.1_METAL8.E.2: Metal8 Enc 0.005 & 0.03;
    RECT_ENC Via7 metal8_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL9.E.1_METAL9.E.2 {
    CAPTION METAL9.E.1_METAL9.E.2: Metal9 Enc 0.005 & 0.03;
    RECT_ENC Via8 metal9_conn -outside_also -abut -ltgt 0 90 -good 0.005 0.03 0.005 0.03;
}

RULE METAL10.E.1_METAL10.E.2 {
    CAPTION METAL10.E.1_METAL10.E.2: Metal10 Enc 0.005 & 0.03;
    RECT_ENC Via9 metal10_conn -outside_also -abut -ltgt 0 90 -good 0.03 0.005 0.03 0.005;
}

RULE METAL11.E.1_METAL11.E.2 {
    CAPTION METAL11.E.1_METAL11.E.2: Metal11 Enc 0.005 & 0.03;
    RECT_ENC Via10 metal11_conn -outside_also -abut -ltgt 0 90 -good 0.03 0.005 0.03 0.005;
}

RULE METAL1.E.1_METAL1.E.2 {
    CAPTION METAL1.E.1_METAL1.E.2: Metal1 Enc 0 & 0.03;
    RECT_ENC Cont metal1_conn -outside_also -abut -ltgt 0 90 -good 0 0.03 0 0.03;
}

RULE METAL1.W.1 {
    CAPTION METAL1.W.1: Metal1 width must be >= 0.06 um;
    INTE metal1_conn metal1_conn -lt 0.06 -output region -singular -abut lt 90;
}

RULE METAL2.W.1 {
    CAPTION METAL2.W.1: Metal2 width must be >= 0.08 um;
    INTE metal2_conn metal2_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL3.W.1 {
    CAPTION METAL3.W.1: Metal3 width must be >= 0.08 um;
    INTE metal3_conn metal3_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL4.W.1 {
    CAPTION METAL4.W.1: Metal4 width must be >= 0.08 um;
    INTE metal4_conn metal4_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL5.W.1 {
    CAPTION METAL5.W.1: Metal5 width must be >= 0.08 um;
    INTE metal5_conn metal5_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL6.W.1 {
    CAPTION METAL6.W.1: Metal6 width must be >= 0.08 um;
    INTE metal6_conn metal6_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL7.W.1 {
    CAPTION METAL7.W.1: Metal7 width must be >= 0.08 um;
    INTE metal7_conn metal7_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL8.W.1 {
    CAPTION METAL8.W.1: Metal8 width must be >= 0.08 um;
    INTE metal8_conn metal8_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL9.W.1 {
    CAPTION METAL9.W.1: Metal9 width must be >= 0.08 um;
    INTE metal9_conn metal9_conn -lt 0.08 -output region -singular -abut lt 90;
}

RULE METAL10.W.1 {
    CAPTION METAL10.W.1: Metal10 width must be >= 0.22 um;
    INTE Metal10 Metal10 -lt 0.22 -output region -singular -abut lt 90;
}

RULE METAL11.W.1 {
    CAPTION METAL11.W.1: Metal11 width must be >= 0.22 um;
    INTE Metal11 Metal11 -lt 0.22 -output region -singular -abut lt 90;
}
OR Bondpad cont_array_zone L15026;
OR L15026 via1_array_zone L40879;
NOT metal1_conn L40879 L78366;

RULE METAL1.W.2 {
    CAPTION METAL1.W.2: Metal1 width must be <= 6.0 um;
    SIZE L78366 -by -3 L84065;
    SIZE L84065 -by 3;
}
OR Bondpad via1_array_zone L23007;
OR L23007 via2_array_zone L10068;
NOT metal2_conn L10068 L97076;

RULE METAL2.W.2 {
    CAPTION METAL2.W.2: Metal2 width must be <= 6.0 um;
    SIZE L97076 -by -3 L69472;
    SIZE L69472 -by 3;
}
OR Bondpad via2_array_zone L40288;
OR L40288 via3_array_zone L78285;
NOT metal3_conn L78285 L75504;

RULE METAL3.W.2 {
    CAPTION METAL3.W.2: Metal3 width must be <= 6.0 um;
    SIZE L75504 -by -3 L76330;
    SIZE L76330 -by 3;
}
OR Bondpad via3_array_zone L57569;
OR L57569 via4_array_zone L91858;
NOT metal4_conn L91858 L16678;

RULE METAL4.W.2 {
    CAPTION METAL4.W.2: Metal4 width must be <= 6.0 um;
    SIZE L16678 -by -3 L43487;
    SIZE L43487 -by 3;
}
OR Bondpad via4_array_zone L74850;
OR L74850 via5_array_zone L46863;
NOT metal5_conn L46863 L45047;

RULE METAL5.W.2 {
    CAPTION METAL5.W.2: Metal5 width must be <= 6.0 um;
    SIZE L45047 -by -3 L74591;
    SIZE L74591 -by 3;
}
OR Bondpad via5_array_zone L92131;
OR L92131 via6_array_zone L90960;
NOT metal6_conn L90960 L81857;

RULE METAL6.W.2 {
    CAPTION METAL6.W.2: Metal6 width must be <= 6.0 um;
    SIZE L81857 -by -3 L37488;
    SIZE L37488 -by 3;
}
OR Bondpad via6_array_zone L9413;
OR L9413 via7_array_zone L97204;
NOT metal7_conn L97204 L80478;

RULE METAL7.W.2 {
    CAPTION METAL7.W.2: Metal7 width must be <= 6.0 um;
    SIZE L80478 -by -3 L14284;
    SIZE L14284 -by 3;
}
OR Bondpad via7_array_zone L26693;
OR L26693 via8_array_zone L18300;
NOT metal8_conn L18300 L20051;

RULE METAL8.W.2 {
    CAPTION METAL8.W.2: Metal8 width must be <= 6.0 um;
    SIZE L20051 -by -3 L30749;
    SIZE L30749 -by 3;
}
NOT Metal9 L9413 L30808;

RULE METAL9.W.2 {
    CAPTION METAL9.W.2: Metal9 width must be <= 6.0 um;
    SIZE L30808 -by -3 L67342;
    SIZE L67342 -by 3;
}
NOT Metal10 Bondpad L29449;

RULE METAL10.W.2 {
    CAPTION METAL10.W.2: Metal10 width must be <= 6.0 um;
    SIZE L29449 -by -3 L83679;
    SIZE L83679 -by 3;
}
NOT Metal11 Bondpad L25014;

RULE METAL11.W.2 {
    CAPTION METAL11.W.2: Metal11 width must be <= 6.0 um;
    SIZE L25014 -by -3 L48159;
    SIZE L48159 -by 3;
}

RULE METAL1.SP.1.1 {
    CAPTION METAL1.SP.1.1: Metal1 to Metal1 spacing must be >= 0.06 um;
    EXTE Metal1 Metal1 -lt 0.06 -output region -singular -abut lt 90;
}

RULE METAL2.SP.1.1 {
    CAPTION METAL2.SP.1.1: Metal2 to Metal2 spacing must be >= 0.07 um;
    EXTE Metal2 Metal2 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL3.SP.1.1 {
    CAPTION METAL3.SP.1.1: Metal3 to Metal3 spacing must be >= 0.07 um;
    EXTE Metal3 Metal3 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL4.SP.1.1 {
    CAPTION METAL4.SP.1.1: Metal4 to Metal4 spacing must be >= 0.07 um;
    EXTE Metal4 Metal4 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL5.SP.1.1 {
    CAPTION METAL5.SP.1.1: Metal5 to Metal5 spacing must be >= 0.07 um;
    EXTE Metal5 Metal5 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL6.SP.1.1 {
    CAPTION METAL6.SP.1.1: Metal6 to Metal6 spacing must be >= 0.07 um;
    EXTE Metal6 Metal6 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL7.SP.1.1 {
    CAPTION METAL7.SP.1.1: Metal7 to Metal7 spacing must be >= 0.07 um;
    EXTE Metal7 Metal7 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL8.SP.1.1 {
    CAPTION METAL8.SP.1.1: Metal8 to Metal8 spacing must be >= 0.07 um;
    EXTE Metal8 Metal8 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL9.SP.1.1 {
    CAPTION METAL9.SP.1.1: Metal9 to Metal9 spacing must be >= 0.07 um;
    EXTE Metal9 Metal9 -lt 0.07 -output region -singular -abut lt 90;
}

RULE METAL10.SP.1.1 {
    CAPTION METAL10.SP.1.1: Metal10 to Metal10 spacing must be >= 0.20 um;
    EXTE Metal10 Metal10 -lt 0.2 -output region -singular -abut lt 90;
}

RULE METAL11.SP.1.1 {
    CAPTION METAL11.SP.1.1: Metal11 to Metal11 spacing must be >= 0.20 um;
    EXTE Metal11 Metal11 -lt 0.2 -output region -singular -abut lt 90;
}
SIZE Metal1 -by 0.05 -underover L78025;
AND L78025 Metal1 L80731;
SIZE Metal1 -by 0.375 -underover L83743;
AND L83743 Metal1 L96114;
NOT L80731 L96114 L94515;
EDGE_BOOLEAN -coincident_only Metal1 L94515 L26590;

RULE METAL1.SP.1.2 {
    CAPTION METAL1.SP.1.2: Metal1 to Metal1 spacing must be >= 0.1 um;
    EXTE Metal1 L26590 -lt 0.1 -output positive2 -project gt 0.32 -abut ltgt 0 90 L92336;
    EDGE_LENGTH L92336 -gt 0.32;
}
SIZE Metal2 -by 0.05 -underover L28938;
AND L28938 Metal2 L45162;
SIZE Metal2 -by 0.375 -underover L27454;
AND L27454 Metal2 L41952;
NOT L45162 L41952 L88928;
EDGE_BOOLEAN -coincident_only Metal2 L88928 L16734;

RULE METAL2.SP.1.2 {
    CAPTION METAL2.SP.1.2: Metal2 to Metal2 spacing must be >= 0.15 um;
    EXTE Metal2 L16734 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L44095;
    EDGE_LENGTH L44095 -gt 0.32;
}
SIZE Metal3 -by 0.05 -underover L87445;
AND L87445 Metal3 L48135;
SIZE Metal3 -by 0.375 -underover L28835;
AND L28835 Metal3 L71931;
NOT L48135 L71931 L32449;
EDGE_BOOLEAN -coincident_only Metal3 L32449 L92508;

RULE METAL3.SP.1.2 {
    CAPTION METAL3.SP.1.2: Metal3 to Metal3 spacing must be >= 0.15 um;
    EXTE Metal3 L92508 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L85233;
    EDGE_LENGTH L85233 -gt 0.32;
}
SIZE Metal4 -by 0.05 -underover L36532;
AND L36532 Metal4 L66879;
SIZE Metal4 -by 0.375 -underover L82172;
AND L82172 Metal4 L22078;
NOT L66879 L22078 L34070;
EDGE_BOOLEAN -coincident_only Metal4 L34070 L8631;

RULE METAL4.SP.1.2 {
    CAPTION METAL4.SP.1.2: Metal4 to Metal4 spacing must be >= 0.15 um;
    EXTE Metal4 L8631 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L86514;
    EDGE_LENGTH L86514 -gt 0.32;
}
SIZE Metal5 -by 0.05 -underover L85619;
AND L85619 Metal5 L30416;
SIZE Metal5 -by 0.375 -underover L74118;
AND L74118 Metal5 L11050;
NOT L30416 L11050 L46846;
EDGE_BOOLEAN -coincident_only Metal5 L46846 L92408;

RULE METAL5.SP.1.2 {
    CAPTION METAL5.SP.1.2: Metal5 to Metal5 spacing must be >= 0.15 um;
    EXTE Metal5 L92408 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L52050;
    EDGE_LENGTH L52050 -gt 0.32;
}
SIZE Metal6 -by 0.05 -underover L34706;
AND L34706 Metal6 L21866;
SIZE Metal6 -by 0.375 -underover L36890;
AND L36890 Metal6 L19194;
NOT L21866 L19194 L65954;
EDGE_BOOLEAN -coincident_only Metal6 L65954 L46312;

RULE METAL6.SP.1.2 {
    CAPTION METAL6.SP.1.2: Metal6 to Metal6 spacing must be >= 0.15 um;
    EXTE Metal6 L46312 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L49476;
    EDGE_LENGTH L49476 -gt 0.32;
}
SIZE Metal7 -by 0.05 -underover L83793;
AND L83793 Metal7 L58397;
SIZE Metal7 -by 0.375 -underover L19399;
AND L19399 Metal7 L87240;
NOT L58397 L87240 L55084;
EDGE_BOOLEAN -coincident_only Metal7 L55084 L68054;

RULE METAL7.SP.1.2 {
    CAPTION METAL7.SP.1.2: Metal7 to Metal7 spacing must be >= 0.15 um;
    EXTE Metal7 L68054 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L9898;
    EDGE_LENGTH L9898 -gt 0.32;
}
SIZE Metal8 -by 0.05 -underover L32880;
AND L32880 Metal8 L93885;
SIZE Metal8 -by 0.375 -underover L91608;
AND L91608 Metal8 L28110;
NOT L93885 L28110 L19170;
EDGE_BOOLEAN -coincident_only Metal8 L19170 L68287;

RULE METAL8.SP.1.2 {
    CAPTION METAL8.SP.1.2: Metal8 to Metal8 spacing must be >= 0.15 um;
    EXTE Metal8 L68287 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L72343;
    EDGE_LENGTH L72343 -gt 0.32;
}
SIZE Metal9 -by 0.05 -underover L81967;
AND L81967 Metal9 L30348;
SIZE Metal9 -by 0.375 -underover L64681;
AND L64681 Metal9 L56196;
NOT L30348 L56196 L35366;
EDGE_BOOLEAN -coincident_only Metal9 L35366 L58899;

RULE METAL9.SP.1.2 {
    CAPTION METAL9.SP.1.2: Metal9 to Metal9 spacing must be >= 0.15 um;
    EXTE Metal9 L58899 -lt 0.15 -output positive2 -project gt 0.32 -abut ltgt 0 90 L86404;
    EDGE_LENGTH L86404 -gt 0.32;
}
SIZE Metal1 -by 0.75 -underover L43024;
AND L43024 Metal1 L55558;
NOT L96114 L55558 L18892;
EDGE_BOOLEAN -coincident_only Metal1 L18892 L92466;

RULE METAL1.SP.1.3 {
    CAPTION METAL1.SP.1.3: Metal1 to Metal1 spacing must be >= 0.25 um;
    EXTE Metal1 L92466 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L7339;
    EDGE_LENGTH L7339 -gt 0.75;
}
SIZE Metal2 -by 0.75 -underover L7889;
AND L7889 Metal2 L37818;
NOT L41952 L37818 L39659;
EDGE_BOOLEAN -coincident_only Metal2 L39659 L7337;

RULE METAL2.SP.1.3 {
    CAPTION METAL2.SP.1.3: Metal2 to Metal2 spacing must be >= 0.25 um;
    EXTE Metal2 L7337 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L71477;
    EDGE_LENGTH L71477 -gt 0.75;
}
SIZE Metal3 -by 0.75 -underover L58802;
AND L58802 Metal3 L52472;
NOT L71931 L52472 L1512;
EDGE_BOOLEAN -coincident_only Metal3 L1512 L44317;

RULE METAL3.SP.1.3 {
    CAPTION METAL3.SP.1.3: Metal3 to Metal3 spacing must be >= 0.25 um;
    EXTE Metal3 L44317 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L54105;
    EDGE_LENGTH L54105 -gt 0.75;
}
SIZE Metal4 -by 0.75 -underover L9715;
AND L9715 Metal4 L12872;
NOT L22078 L12872 L55060;
EDGE_BOOLEAN -coincident_only Metal4 L55060 L31829;

RULE METAL4.SP.1.3 {
    CAPTION METAL4.SP.1.3: Metal4 to Metal4 spacing must be >= 0.25 um;
    EXTE Metal4 L31829 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L99602;
    EDGE_LENGTH L99602 -gt 0.75;
}
SIZE Metal5 -by 0.75 -underover L60628;
AND L60628 Metal5 L77617;
NOT L11050 L77617 L72516;
EDGE_BOOLEAN -coincident_only Metal5 L72516 L40831;

RULE METAL5.SP.1.3 {
    CAPTION METAL5.SP.1.3: Metal5 to Metal5 spacing must be >= 0.25 um;
    EXTE Metal5 L40831 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L90470;
    EDGE_LENGTH L90470 -gt 0.75;
}
SIZE Metal6 -by 0.75 -underover L11541;
AND L11541 Metal6 L26144;
NOT L19194 L26144 L78596;
EDGE_BOOLEAN -coincident_only Metal6 L78596 L37136;

RULE METAL6.SP.1.3 {
    CAPTION METAL6.SP.1.3: Metal6 to Metal6 spacing must be >= 0.25 um;
    EXTE Metal6 L37136 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L61285;
    EDGE_LENGTH L61285 -gt 0.75;
}
SIZE Metal7 -by 0.75 -underover L62454;
AND L62454 Metal7 L88868;
NOT L87240 L88868 L60830;
EDGE_BOOLEAN -coincident_only Metal7 L60830 L85959;

RULE METAL7.SP.1.3 {
    CAPTION METAL7.SP.1.3: Metal7 to Metal7 spacing must be >= 0.25 um;
    EXTE Metal7 L85959 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L99702;
    EDGE_LENGTH L99702 -gt 0.75;
}
SIZE Metal8 -by 0.75 -underover L13367;
AND L13367 Metal8 L36226;
NOT L28110 L36226 L39676;
EDGE_BOOLEAN -coincident_only Metal8 L39676 L20140;

RULE METAL8.SP.1.3 {
    CAPTION METAL8.SP.1.3: Metal8 to Metal8 spacing must be >= 0.25 um;
    EXTE Metal8 L20140 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L19640;
    EDGE_LENGTH L19640 -gt 0.75;
}
SIZE Metal9 -by 0.75 -underover L64280;
AND L64280 Metal9 L99881;
NOT L56196 L99881 L53303;
EDGE_BOOLEAN -coincident_only Metal9 L53303 L71628;

RULE METAL9.SP.1.3 {
    CAPTION METAL9.SP.1.3: Metal9 to Metal9 spacing must be >= 0.25 um;
    EXTE Metal9 L71628 -lt 0.25 -output positive2 -project gt 0.75 -abut ltgt 0 90 L59222;
    EDGE_LENGTH L59222 -gt 0.75;
}
SIZE Metal10 -by 0.375 -underover L38977;
AND L38977 Metal10 L93129;
SIZE Metal10 -by 0.75 -underover L71634;
AND L71634 Metal10 L52704;
NOT L93129 L52704 L57101;
EDGE_BOOLEAN -coincident_only Metal10 L57101 L7292;

RULE METAL10.SP.1.2 {
    CAPTION METAL10.SP.1.2: Metal10 to Metal10 spacing must be >= 0.35 um;
    EXTE Metal10 L7292 -lt 0.35 -output positive2 -project gt 0.75 -abut ltgt 0 90 L77459;
    EDGE_LENGTH L77459 -gt 0.75;
}
SIZE Metal11 -by 0.375 -underover L17312;
AND L17312 Metal11 L44814;
SIZE Metal11 -by 0.75 -underover L20721;
AND L20721 Metal11 L43260;
NOT L44814 L43260 L89733;
EDGE_BOOLEAN -coincident_only Metal11 L89733 L39049;

RULE METAL11.SP.1.2 {
    CAPTION METAL11.SP.1.2: Metal11 to Metal11 spacing must be >= 0.35 um;
    EXTE Metal11 L39049 -lt 0.35 -output positive2 -project gt 0.75 -abut ltgt 0 90 L35461;
    EDGE_LENGTH L35461 -gt 0.75;
}
SIZE Metal1 -by 1.25 -underover L43476;
AND L43476 Metal1 L73369;
NOT L55558 L73369 L43371;
EDGE_BOOLEAN -coincident_only Metal1 L43371 L75726;

RULE METAL1.SP.1.4 {
    CAPTION METAL1.SP.1.4: Metal1 to Metal1 spacing must be >= 0.45 um;
    EXTE Metal1 L75726 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L53457;
    EDGE_LENGTH L53457 -gt 1.5;
}
SIZE Metal2 -by 1.25 -underover L92563;
AND L92563 Metal2 L48277;
NOT L37818 L48277 L43270;
EDGE_BOOLEAN -coincident_only Metal2 L43270 L66353;

RULE METAL2.SP.1.4 {
    CAPTION METAL2.SP.1.4: Metal2 to Metal2 spacing must be >= 0.45 um;
    EXTE Metal2 L66353 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L32322;
    EDGE_LENGTH L32322 -gt 1.5;
}
SIZE Metal3 -by 1.25 -underover L41650;
AND L41650 Metal3 L4005;
NOT L52472 L4005 L11104;
EDGE_BOOLEAN -coincident_only Metal3 L11104 L12663;

RULE METAL3.SP.1.4 {
    CAPTION METAL3.SP.1.4: Metal3 to Metal3 spacing must be >= 0.45 um;
    EXTE Metal3 L12663 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L69918;
    EDGE_LENGTH L69918 -gt 1.5;
}
SIZE Metal4 -by 1.25 -underover L90737;
AND L90737 Metal4 L40468;
NOT L12872 L40468 L11291;
EDGE_BOOLEAN -coincident_only Metal4 L11291 L43061;

RULE METAL4.SP.1.4 {
    CAPTION METAL4.SP.1.4: Metal4 to Metal4 spacing must be >= 0.45 um;
    EXTE Metal4 L43061 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L66245;
    EDGE_LENGTH L66245 -gt 1.5;
}
SIZE Metal5 -by 1.25 -underover L39824;
AND L39824 Metal5 L52579;
NOT L77617 L52579 L38481;
EDGE_BOOLEAN -coincident_only Metal5 L38481 L24744;

RULE METAL5.SP.1.4 {
    CAPTION METAL5.SP.1.4: Metal5 to Metal5 spacing must be >= 0.45 um;
    EXTE Metal5 L24744 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L4189;
    EDGE_LENGTH L4189 -gt 1.5;
}
SIZE Metal6 -by 1.25 -underover L88911;
AND L88911 Metal6 L77671;
NOT L26144 L77671 L80918;
EDGE_BOOLEAN -coincident_only Metal6 L80918 L48345;

RULE METAL6.SP.1.4 {
    CAPTION METAL6.SP.1.4: Metal6 to Metal6 spacing must be >= 0.45 um;
    EXTE Metal6 L48345 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L35837;
    EDGE_LENGTH L35837 -gt 1.5;
}
SIZE Metal7 -by 1.25 -underover L37998;
AND L37998 Metal7 L64031;
NOT L88868 L64031 L93609;
EDGE_BOOLEAN -coincident_only Metal7 L93609 L28029;

RULE METAL7.SP.1.4 {
    CAPTION METAL7.SP.1.4: Metal7 to Metal7 spacing must be >= 0.45 um;
    EXTE Metal7 L28029 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L46531;
    EDGE_LENGTH L46531 -gt 1.5;
}
SIZE Metal8 -by 1.25 -underover L12915;
AND L12915 Metal8 L76392;
NOT L36226 L76392 L87475;
EDGE_BOOLEAN -coincident_only Metal8 L87475 L76240;

RULE METAL8.SP.1.4 {
    CAPTION METAL8.SP.1.4: Metal8 to Metal8 spacing must be >= 0.45 um;
    EXTE Metal8 L76240 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L86042;
    EDGE_LENGTH L86042 -gt 1.5;
}
SIZE Metal9 -by 1.25 -underover L63828;
AND L63828 Metal9 L75892;
NOT L99881 L75892 L25931;
EDGE_BOOLEAN -coincident_only Metal9 L25931 L76752;

RULE METAL9.SP.1.4 {
    CAPTION METAL9.SP.1.4: Metal9 to Metal9 spacing must be >= 0.45 um;
    EXTE Metal9 L76752 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L16228;
    EDGE_LENGTH L16228 -gt 1.5;
}
SIZE Metal10 -by 1.25 -underover L95210;
AND L95210 Metal10 L25976;
NOT L52704 L25976 L95146;
EDGE_BOOLEAN -coincident_only Metal10 L95146 L72662;

RULE METAL10.SP.1.3 {
    CAPTION METAL10.SP.1.3: Metal10 to Metal10 spacing must be >= 0.45 um;
    EXTE Metal10 L72662 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L42715;
    EDGE_LENGTH L42715 -gt 1.5;
}
SIZE Metal11 -by 1.25 -underover L46123;
AND L46123 Metal11 L1804;
NOT L43260 L1804 L36293;
EDGE_BOOLEAN -coincident_only Metal11 L36293 L27453;

RULE METAL11.SP.1.3 {
    CAPTION METAL11.SP.1.3: Metal11 to Metal11 spacing must be >= 0.45 um;
    EXTE Metal11 L27453 -lt 0.45 -output positive2 -project gt 1.5 -abut ltgt 0 90 L24794;
    EDGE_LENGTH L24794 -gt 1.5;
}
SIZE Metal1 -by 1.75 -underover L8785;
AND L8785 Metal1 L82421;
NOT L73369 L82421 L65070;
EDGE_BOOLEAN -coincident_only Metal1 L65070 L71986;

RULE METAL1.SP.1.5 {
    CAPTION METAL1.SP.1.5: Metal1 to Metal1 spacing must be >= 0.75 um;
    EXTE Metal1 L71986 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L91954;
    EDGE_LENGTH L91954 -gt 2.5;
}
SIZE Metal2 -by 1.75 -underover L59698;
AND L59698 Metal2 L32739;
NOT L48277 L32739 L22851;
EDGE_BOOLEAN -coincident_only Metal2 L22851 L37481;

RULE METAL2.SP.1.5 {
    CAPTION METAL2.SP.1.5: Metal2 to Metal2 spacing must be >= 0.75 um;
    EXTE Metal2 L37481 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L38211;
    EDGE_LENGTH L38211 -gt 2.5;
}
SIZE Metal3 -by 1.75 -underover L10611;
AND L10611 Metal3 L7208;
NOT L4005 L7208 L93777;
EDGE_BOOLEAN -coincident_only Metal3 L93777 L66399;

RULE METAL3.SP.1.5 {
    CAPTION METAL3.SP.1.5: Metal3 to Metal3 spacing must be >= 0.75 um;
    EXTE Metal3 L66399 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L42694;
    EDGE_LENGTH L42694 -gt 2.5;
}
SIZE Metal4 -by 1.75 -underover L61524;
AND L61524 Metal4 L22220;
NOT L40468 L22220 L73961;
EDGE_BOOLEAN -coincident_only Metal4 L73961 L35719;

RULE METAL4.SP.1.5 {
    CAPTION METAL4.SP.1.5: Metal4 to Metal4 spacing must be >= 0.75 um;
    EXTE Metal4 L35719 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L34833;
    EDGE_LENGTH L34833 -gt 2.5;
}
SIZE Metal5 -by 1.75 -underover L54859;
AND L54859 Metal5 L43948;
NOT L52579 L43948 L20041;
EDGE_BOOLEAN -coincident_only Metal5 L20041 L58927;

RULE METAL5.SP.1.5 {
    CAPTION METAL5.SP.1.5: Metal5 to Metal5 spacing must be >= 0.75 um;
    EXTE Metal5 L58927 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L75372;
    EDGE_LENGTH L75372 -gt 2.5;
}
SIZE Metal6 -by 1.75 -underover L3946;
AND L3946 Metal6 L93628;
NOT L77671 L93628 L10853;
EDGE_BOOLEAN -coincident_only Metal6 L10853 L13834;

RULE METAL6.SP.1.5 {
    CAPTION METAL6.SP.1.5: Metal6 to Metal6 spacing must be >= 0.75 um;
    EXTE Metal6 L13834 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L38425;
    EDGE_LENGTH L38425 -gt 2.5;
}
SIZE Metal7 -by 1.75 -underover L53033;
AND L53033 Metal7 L29665;
NOT L64031 L29665 L93425;
EDGE_BOOLEAN -coincident_only Metal7 L93425 L29893;

RULE METAL7.SP.1.5 {
    CAPTION METAL7.SP.1.5: Metal7 to Metal7 spacing must be >= 0.75 um;
    EXTE Metal7 L29893 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L54182;
    EDGE_LENGTH L54182 -gt 2.5;
}
SIZE Metal8 -by 1.75 -underover L2120;
AND L2120 Metal8 L20015;
NOT L76392 L20015 L44316;
EDGE_BOOLEAN -coincident_only Metal8 L44316 L91637;

RULE METAL8.SP.1.5 {
    CAPTION METAL8.SP.1.5: Metal8 to Metal8 spacing must be >= 0.75 um;
    EXTE Metal8 L91637 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L98640;
    EDGE_LENGTH L98640 -gt 2.5;
}
SIZE Metal9 -by 1.75 -underover L51207;
AND L51207 Metal9 L59080;
NOT L75892 L59080 L252;
EDGE_BOOLEAN -coincident_only Metal9 L252 L71211;

RULE METAL9.SP.1.5 {
    CAPTION METAL9.SP.1.5: Metal9 to Metal9 spacing must be >= 0.75 um;
    EXTE Metal9 L71211 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L51397;
    EDGE_LENGTH L51397 -gt 2.5;
}
SIZE Metal10 -by 1.75 -underover L19825;
AND L19825 Metal10 L56118;
NOT L25976 L56118 L299;
EDGE_BOOLEAN -coincident_only Metal10 L299 L48838;

RULE METAL10.SP.1.4 {
    CAPTION METAL10.SP.1.4: Metal10 to Metal10 spacing must be >= 0.75 um;
    EXTE Metal10 L48838 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L71050;
    EDGE_LENGTH L71050 -gt 2.5;
}
SIZE Metal11 -by 1.75 -underover L68912;
AND L68912 Metal11 L83396;
NOT L1804 L83396 L54079;
EDGE_BOOLEAN -coincident_only Metal11 L54079 L12934;

RULE METAL11.SP.1.4 {
    CAPTION METAL11.SP.1.4: Metal11 to Metal11 spacing must be >= 0.75 um;
    EXTE Metal11 L12934 -lt 0.75 -output positive2 -project gt 2.5 -abut ltgt 0 90 L62441;
    EDGE_LENGTH L62441 -gt 2.5;
}
EDGE_BOOLEAN -coincident_only Metal1 L82421 L10627;

RULE METAL1.SP.1.6 {
    CAPTION METAL1.SP.1.6: Metal1 to Metal1 spacing must be >= 1.25 um;
    EXTE Metal1 L10627 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L79181;
    EDGE_LENGTH L79181 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal2 L32739 L14975;

RULE METAL2.SP.1.6 {
    CAPTION METAL2.SP.1.6: Metal2 to Metal2 spacing must be >= 1.25 um;
    EXTE Metal2 L14975 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L51652;
    EDGE_LENGTH L51652 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal3 L7208 L68479;

RULE METAL3.SP.1.6 {
    CAPTION METAL3.SP.1.6: Metal3 to Metal3 spacing must be >= 1.25 um;
    EXTE Metal3 L68479 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L76733;
    EDGE_LENGTH L76733 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal4 L22220 L89967;

RULE METAL4.SP.1.6 {
    CAPTION METAL4.SP.1.6: Metal4 to Metal4 spacing must be >= 1.25 um;
    EXTE Metal4 L89967 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L56711;
    EDGE_LENGTH L56711 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal5 L43948 L3998;

RULE METAL5.SP.1.6 {
    CAPTION METAL5.SP.1.6: Metal5 to Metal5 spacing must be >= 1.25 um;
    EXTE Metal5 L3998 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L66366;
    EDGE_LENGTH L66366 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal6 L93628 L38303;

RULE METAL6.SP.1.6 {
    CAPTION METAL6.SP.1.6: Metal6 to Metal6 spacing must be >= 1.25 um;
    EXTE Metal6 L38303 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L69059;
    EDGE_LENGTH L69059 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal7 L29665 L13748;

RULE METAL7.SP.1.6 {
    CAPTION METAL7.SP.1.6: Metal7 to Metal7 spacing must be >= 1.25 um;
    EXTE Metal7 L13748 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L18364;
    EDGE_LENGTH L18364 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal8 L20015 L22547;

RULE METAL8.SP.1.6 {
    CAPTION METAL8.SP.1.6: Metal8 to Metal8 spacing must be >= 1.25 um;
    EXTE Metal8 L22547 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L27358;
    EDGE_LENGTH L27358 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal9 L59080 L95520;

RULE METAL9.SP.1.6 {
    CAPTION METAL9.SP.1.6: Metal9 to Metal9 spacing must be >= 1.25 um;
    EXTE Metal9 L95520 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L90432;
    EDGE_LENGTH L90432 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal10 L56118 L37045;

RULE METAL10.SP.1.5 {
    CAPTION METAL10.SP.1.5: Metal10 to Metal10 spacing must be >= 1.25 um;
    EXTE Metal10 L37045 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L62458;
    EDGE_LENGTH L62458 -gt 3.5;
}
EDGE_BOOLEAN -coincident_only Metal11 L83396 L56648;

RULE METAL11.SP.1.5 {
    CAPTION METAL11.SP.1.5: Metal11 to Metal11 spacing must be >= 1.25 um;
    EXTE Metal11 L56648 -lt 1.25 -output positive2 -project gt 3.5 -abut ltgt 0 90 L35557;
    EDGE_LENGTH L35557 -gt 3.5;
}
ANGLE Metal1 -ltgt 0 90 L79182;

RULE METAL1.L.1 {
    CAPTION METAL1.L.1: Metal1 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L79182 -lt 0.1;
}
ANGLE Metal2 -ltgt 0 90 L61902;

RULE METAL2.L.1 {
    CAPTION METAL2.L.1: Metal2 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L61902 -lt 0.1;
}
ANGLE Metal3 -ltgt 0 90 L44620;

RULE METAL3.L.1 {
    CAPTION METAL3.L.1: Metal3 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L44620 -lt 0.1;
}
ANGLE Metal4 -ltgt 0 90 L27339;

RULE METAL4.L.1 {
    CAPTION METAL4.L.1: Metal4 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L27339 -lt 0.1;
}
ANGLE Metal5 -ltgt 0 90 L10058;

RULE METAL5.L.1 {
    CAPTION METAL5.L.1: Metal5 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L10058 -lt 0.1;
}
ANGLE Metal6 -ltgt 0 90 L92777;

RULE METAL6.L.1 {
    CAPTION METAL6.L.1: Metal6 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L92777 -lt 0.1;
}
ANGLE Metal7 -ltgt 0 90 L75496;

RULE METAL7.L.1 {
    CAPTION METAL7.L.1: Metal7 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L75496 -lt 0.1;
}
ANGLE Metal8 -ltgt 0 90 L9081;

RULE METAL8.L.1 {
    CAPTION METAL8.L.1: Metal8 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L9081 -lt 0.1;
}
ANGLE Metal9 -ltgt 0 90 L26362;

RULE METAL9.L.1 {
    CAPTION METAL9.L.1: Metal9 non-90 degree segments must be >= 0.1 um;
    EDGE_LENGTH L26362 -lt 0.1;
}

RULE METAL1.SP.2 {
    CAPTION METAL1.SP.2: Metal1 to bent Metal1 spacing must be >= 0.1 um;
    EXTE Metal1 L79182 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL1.W.3 {
    CAPTION METAL1.W.3: Bent Metal1 (45 degree angle) width must be >= 0.07;
    INTE L79182 L79182 -lt 0.07 -output region -abut lt 90;
}

RULE METAL2.SP.2 {
    CAPTION METAL2.SP.2: Metal2 to bent Metal2 spacing must be >= 0.1 um;
    EXTE Metal2 L61902 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL2.W.3 {
    CAPTION METAL2.W.3: Bent Metal2 (45 degree angle) width must be >= 0.09;
    INTE L61902 L61902 -lt 0.09 -output region -abut lt 90;
}

RULE METAL3.SP.2 {
    CAPTION METAL3.SP.2: Metal3 to bent Metal3 spacing must be >= 0.1 um;
    EXTE Metal3 L44620 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL3.W.3 {
    CAPTION METAL3.W.3: Bent Metal3 (45 degree angle) width must be >= 0.09;
    INTE L44620 L44620 -lt 0.09 -output region -abut lt 90;
}

RULE METAL4.SP.2 {
    CAPTION METAL4.SP.2: Metal4 to bent Metal4 spacing must be >= 0.1 um;
    EXTE Metal4 L27339 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL4.W.3 {
    CAPTION METAL4.W.3: Bent Metal4 (45 degree angle) width must be >= 0.09;
    INTE L27339 L27339 -lt 0.09 -output region -abut lt 90;
}

RULE METAL5.SP.2 {
    CAPTION METAL5.SP.2: Metal5 to bent Metal5 spacing must be >= 0.1 um;
    EXTE Metal5 L10058 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL5.W.3 {
    CAPTION METAL5.W.3: Bent Metal5 (45 degree angle) width must be >= 0.09;
    INTE L10058 L10058 -lt 0.09 -output region -abut lt 90;
}

RULE METAL6.SP.2 {
    CAPTION METAL6.SP.2: Metal6 to bent Metal6 spacing must be >= 0.1 um;
    EXTE Metal6 L92777 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL6.W.3 {
    CAPTION METAL6.W.3: Bent Metal6 (45 degree angle) width must be >= 0.09;
    INTE L92777 L92777 -lt 0.09 -output region -abut lt 90;
}

RULE METAL7.SP.2 {
    CAPTION METAL7.SP.2: Metal7 to bent Metal7 spacing must be >= 0.1 um;
    EXTE Metal7 L75496 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL7.W.3 {
    CAPTION METAL7.W.3: Bent Metal7 (45 degree angle) width must be >= 0.09;
    INTE L75496 L75496 -lt 0.09 -output region -abut lt 90;
}

RULE METAL8.SP.2 {
    CAPTION METAL8.SP.2: Metal8 to bent Metal8 spacing must be >= 0.1 um;
    EXTE Metal8 L9081 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL8.W.3 {
    CAPTION METAL8.W.3: Bent Metal8 (45 degree angle) width must be >= 0.09;
    INTE L9081 L9081 -lt 0.09 -output region -abut lt 90;
}

RULE METAL9.SP.2 {
    CAPTION METAL9.SP.2: Metal9 to bent Metal9 spacing must be >= 0.1 um;
    EXTE Metal9 L26362 -lt 0.1 -output region -abut ltgt 0 90;
}

RULE METAL9.W.3 {
    CAPTION METAL9.W.3: Bent Metal9 (45 degree angle) width must be >= 0.09;
    INTE L26362 L26362 -lt 0.09 -output region -abut lt 90;
}

RULE METAL1.SP.3 {
    CAPTION METAL1.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal1 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.09 met1_lw;
    EXTE met1_lw Metal1 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.025 met1_sp;
    EDGE_SELECT -inside met1_lw met1_sp met1Edge1;
    INTE met1Edge1 Metal1 -lt 0.1 -abut -eq 90 -intersecting only met1_q1;
    EDGE_LENGTH met1_q1 -ge 0.06 met1_q2;
    EDGE_EXPAND met1_q2 -inside_by 0.001 -extend_by 0.025 met1exp1;
    EDGE_EXPAND met1_q2 -inside_by 0.001 met1exp2;
    NOT met1exp1 met1exp2 met1Exp;
    SELECT -with_edge met1Exp met1_lw met1_lwEdg;
    OR met1_lwEdg met1exp2 met1_allEdg;
    EDGE_SELECT met1_allEdg met1_q2 met1_extEdg;
    EDGE_SELECT -not met1_extEdg met1_sp met1_last;
    EXTE met1_last Metal1 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL2.SP.3 {
    CAPTION METAL2.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal2 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met2_lw;
    EXTE met2_lw Metal2 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met2_sp;
    EDGE_SELECT -inside met2_lw met2_sp met2Edge1;
    INTE met2Edge1 Metal2 -lt 0.1 -abut -eq 90 -intersecting only met2_q1;
    EDGE_LENGTH met2_q1 -ge 0.07 met2_q2;
    EDGE_EXPAND met2_q2 -inside_by 0.001 -extend_by 0.035 met2exp1;
    EDGE_EXPAND met2_q2 -inside_by 0.001 met2exp2;
    NOT met2exp1 met2exp2 met2Exp;
    SELECT -with_edge met2Exp met2_lw met2_lwEdg;
    OR met2_lwEdg met2exp2 met2_allEdg;
    EDGE_SELECT met2_allEdg met2_q2 met2_extEdg;
    EDGE_SELECT -not met2_extEdg met2_sp met2_last;
    EXTE met2_last Metal2 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL3.SP.3 {
    CAPTION METAL3.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal3 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met3_lw;
    EXTE met3_lw Metal3 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met3_sp;
    EDGE_SELECT -inside met3_lw met3_sp met3Edge1;
    INTE met3Edge1 Metal3 -lt 0.1 -abut -eq 90 -intersecting only met3_q1;
    EDGE_LENGTH met3_q1 -ge 0.07 met3_q2;
    EDGE_EXPAND met3_q2 -inside_by 0.001 -extend_by 0.035 met3exp1;
    EDGE_EXPAND met3_q2 -inside_by 0.001 met3exp2;
    NOT met3exp1 met3exp2 met3Exp;
    SELECT -with_edge met3Exp met3_lw met3_lwEdg;
    OR met3_lwEdg met3exp2 met3_allEdg;
    EDGE_SELECT met3_allEdg met3_q2 met3_extEdg;
    EDGE_SELECT -not met3_extEdg met3_sp met3_last;
    EXTE met3_last Metal3 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL4.SP.3 {
    CAPTION METAL4.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal4 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met4_lw;
    EXTE met4_lw Metal4 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met4_sp;
    EDGE_SELECT -inside met4_lw met4_sp met4Edge1;
    INTE met4Edge1 Metal4 -lt 0.1 -abut -eq 90 -intersecting only met4_q1;
    EDGE_LENGTH met4_q1 -ge 0.07 met4_q2;
    EDGE_EXPAND met4_q2 -inside_by 0.001 -extend_by 0.035 met4exp1;
    EDGE_EXPAND met4_q2 -inside_by 0.001 met4exp2;
    NOT met4exp1 met4exp2 met4Exp;
    SELECT -with_edge met4Exp met4_lw met4_lwEdg;
    OR met4_lwEdg met4exp2 met4_allEdg;
    EDGE_SELECT met4_allEdg met4_q2 met4_extEdg;
    EDGE_SELECT -not met4_extEdg met4_sp met4_last;
    EXTE met4_last Metal4 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL5.SP.3 {
    CAPTION METAL5.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal5 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met5_lw;
    EXTE met5_lw Metal5 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met5_sp;
    EDGE_SELECT -inside met5_lw met5_sp met5Edge1;
    INTE met5Edge1 Metal5 -lt 0.1 -abut -eq 90 -intersecting only met5_q1;
    EDGE_LENGTH met5_q1 -ge 0.07 met5_q2;
    EDGE_EXPAND met5_q2 -inside_by 0.001 -extend_by 0.035 met5exp1;
    EDGE_EXPAND met5_q2 -inside_by 0.001 met5exp2;
    NOT met5exp1 met5exp2 met5Exp;
    SELECT -with_edge met5Exp met5_lw met5_lwEdg;
    OR met5_lwEdg met5exp2 met5_allEdg;
    EDGE_SELECT met5_allEdg met5_q2 met5_extEdg;
    EDGE_SELECT -not met5_extEdg met5_sp met5_last;
    EXTE met5_last Metal5 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL6.SP.3 {
    CAPTION METAL6.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal6 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met6_lw;
    EXTE met6_lw Metal6 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met6_sp;
    EDGE_SELECT -inside met6_lw met6_sp met6Edge1;
    INTE met6Edge1 Metal6 -lt 0.1 -abut -eq 90 -intersecting only met6_q1;
    EDGE_LENGTH met6_q1 -ge 0.07 met6_q2;
    EDGE_EXPAND met6_q2 -inside_by 0.001 -extend_by 0.035 met6exp1;
    EDGE_EXPAND met6_q2 -inside_by 0.001 met6exp2;
    NOT met6exp1 met6exp2 met6Exp;
    SELECT -with_edge met6Exp met6_lw met6_lwEdg;
    OR met6_lwEdg met6exp2 met6_allEdg;
    EDGE_SELECT met6_allEdg met6_q2 met6_extEdg;
    EDGE_SELECT -not met6_extEdg met6_sp met6_last;
    EXTE met6_last Metal6 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL7.SP.3 {
    CAPTION METAL7.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal7 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met7_lw;
    EXTE met7_lw Metal7 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met7_sp;
    EDGE_SELECT -inside met7_lw met7_sp met7Edge1;
    INTE met7Edge1 Metal7 -lt 0.1 -abut -eq 90 -intersecting only met7_q1;
    EDGE_LENGTH met7_q1 -ge 0.07 met7_q2;
    EDGE_EXPAND met7_q2 -inside_by 0.001 -extend_by 0.035 met7exp1;
    EDGE_EXPAND met7_q2 -inside_by 0.001 met7exp2;
    NOT met7exp1 met7exp2 met7Exp;
    SELECT -with_edge met7Exp met7_lw met7_lwEdg;
    OR met7_lwEdg met7exp2 met7_allEdg;
    EDGE_SELECT met7_allEdg met7_q2 met7_extEdg;
    EDGE_SELECT -not met7_extEdg met7_sp met7_last;
    EXTE met7_last Metal7 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL8.SP.3 {
    CAPTION METAL8.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal8 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met8_lw;
    EXTE met8_lw Metal8 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met8_sp;
    EDGE_SELECT -inside met8_lw met8_sp met8Edge1;
    INTE met8Edge1 Metal8 -lt 0.1 -abut -eq 90 -intersecting only met8_q1;
    EDGE_LENGTH met8_q1 -ge 0.07 met8_q2;
    EDGE_EXPAND met8_q2 -inside_by 0.001 -extend_by 0.035 met8exp1;
    EDGE_EXPAND met8_q2 -inside_by 0.001 met8exp2;
    NOT met8exp1 met8exp2 met8Exp;
    SELECT -with_edge met8Exp met8_lw met8_lwEdg;
    OR met8_lwEdg met8exp2 met8_allEdg;
    EDGE_SELECT met8_allEdg met8_q2 met8_extEdg;
    EDGE_SELECT -not met8_extEdg met8_sp met8_last;
    EXTE met8_last Metal8 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL9.SP.3 {
    CAPTION METAL9.SP.3: Min End Of Line Spacing >= 0.08;
    CONVEX_EDGE Metal9 -angle1 -eq 90 -angle2 -eq 90 -with_length -lt 0.1 met9_lw;
    EXTE met9_lw Metal9 -lt 0.08 -abut -lt 90 -metric opposite_extended 0.035 met9_sp;
    EDGE_SELECT -inside met9_lw met9_sp met9Edge1;
    INTE met9Edge1 Metal9 -lt 0.1 -abut -eq 90 -intersecting only met9_q1;
    EDGE_LENGTH met9_q1 -ge 0.07 met9_q2;
    EDGE_EXPAND met9_q2 -inside_by 0.001 -extend_by 0.035 met9exp1;
    EDGE_EXPAND met9_q2 -inside_by 0.001 met9exp2;
    NOT met9exp1 met9exp2 met9Exp;
    SELECT -with_edge met9Exp met9_lw met9_lwEdg;
    OR met9_lwEdg met9exp2 met9_allEdg;
    EDGE_SELECT met9_allEdg met9_q2 met9_extEdg;
    EDGE_SELECT -not met9_extEdg met9_sp met9_last;
    EXTE met9_last Metal9 -lt 0.08 -abut -lt 90 -metric opposite -output region;
}

RULE METAL1.A.1 {
    CAPTION METAL1.A.1: Metal1 area must be >= 0.02 um;
    AREA Metal1 -lt 0.02;
}

RULE METAL2.A.1 {
    CAPTION METAL2.A.1: Metal2 area must be >= 0.02 um;
    AREA Metal2 -lt 0.02;
}

RULE METAL3.A.1 {
    CAPTION METAL3.A.1: Metal3 area must be >= 0.02 um;
    AREA Metal3 -lt 0.02;
}

RULE METAL4.A.1 {
    CAPTION METAL4.A.1: Metal4 area must be >= 0.02 um;
    AREA Metal4 -lt 0.02;
}

RULE METAL5.A.1 {
    CAPTION METAL5.A.1: Metal5 area must be >= 0.02 um;
    AREA Metal5 -lt 0.02;
}

RULE METAL6.A.1 {
    CAPTION METAL6.A.1: Metal6 area must be >= 0.02 um;
    AREA Metal6 -lt 0.02;
}

RULE METAL7.A.1 {
    CAPTION METAL7.A.1: Metal7 area must be >= 0.02 um;
    AREA Metal7 -lt 0.02;
}

RULE METAL8.A.1 {
    CAPTION METAL8.A.1: Metal8 area must be >= 0.02 um;
    AREA Metal8 -lt 0.02;
}

RULE METAL9.A.1 {
    CAPTION METAL9.A.1: Metal9 area must be >= 0.02 um;
    AREA Metal9 -lt 0.02;
}

RULE METAL10.A.1 {
    CAPTION METAL10.A.1: Metal10 area must be >= 0.10 um;
    AREA Metal10 -lt 0.1;
}

RULE METAL11.A.1 {
    CAPTION METAL11.A.1: Metal11 area must be >= 0.10 um;
    AREA Metal11 -lt 0.1;
}
NOT L11511 Metal1 L70100;

RULE METAL1.EA.1 {
    CAPTION METAL1.EA.1: Metal1 enclosed area must be >= 0.05 um;
    AREA L70100 -lt 0.045;
}
NOT L11512 Metal2 L86860;

RULE METAL2.EA.1 {
    CAPTION METAL2.EA.1: Metal2 enclosed area must be >= 0.05 um;
    AREA L86860 -lt 0.055;
}
NOT L11513 Metal3 L76524;

RULE METAL3.EA.1 {
    CAPTION METAL3.EA.1: Metal3 enclosed area must be >= 0.05 um;
    AREA L76524 -lt 0.055;
}
NOT L11514 Metal4 L33812;

RULE METAL4.EA.1 {
    CAPTION METAL4.EA.1: Metal4 enclosed area must be >= 0.05 um;
    AREA L33812 -lt 0.055;
}
NOT L11515 Metal5 L23148;

RULE METAL5.EA.1 {
    CAPTION METAL5.EA.1: Metal5 enclosed area must be >= 0.05 um;
    AREA L23148 -lt 0.055;
}
NOT L11516 Metal6 L87188;

RULE METAL6.EA.1 {
    CAPTION METAL6.EA.1: Metal6 enclosed area must be >= 0.05 um;
    AREA L87188 -lt 0.055;
}
NOT L11517 Metal7 L69772;

RULE METAL7.EA.1 {
    CAPTION METAL7.EA.1: Metal7 enclosed area must be >= 0.05 um;
    AREA L69772 -lt 0.055;
}
NOT L11518 Metal8 L40565;

RULE METAL8.EA.1 {
    CAPTION METAL8.EA.1: Metal8 enclosed area must be >= 0.05 um;
    AREA L40565 -lt 0.055;
}
NOT L11519 Metal9 L50900;

RULE METAL9.EA.1 {
    CAPTION METAL9.EA.1: Metal9 enclosed area must be >= 0.05 um;
    AREA L50900 -lt 0.055;
}
NOT L77703 Metal10 L15903;

RULE METAL10.EA.1 {
    CAPTION METAL10.EA.1: Metal10 enclosed area must be >= 0.05 um;
    AREA L15903 -lt 0.11;
}
NOT L77702 Metal11 L38561;

RULE METAL11.EA.1 {
    CAPTION METAL11.EA.1: Metal11 enclosed area must be >= 0.05 um;
    AREA L38561 -lt 0.11;
}

RULE CMET.S.1 {
    CAPTION CMET.S.1: Minimum space of CapMetal >= 1.0 um;
    EXTE CapMetal CapMetal -lt 1 -output region -singular -abut lt 90;
}

RULE CMET.W.1 {
    CAPTION CMET.W.1: Minimum width of CapMetal >= 1.0 um;
    INTE CapMetal CapMetal -lt 1 -output region -singular -abut lt 90;
}

RULE CMET.E.1 {
    CAPTION CMET.E.1: Minimum Metal 1 overlap of Via 10 on CapMetal >= 0.05 um;
    SELECT -cut via10_cap Metal11 L49600;
    NOT L49600 Metal11;
    ENC via10_cap Metal11 -lt 0.05 -output region -singular -abut lt 90;
}

RULE CMET.E.2 {
    CAPTION CMET.E.2: Minimum CapMetal overlap of Via 10 >= 0.15 um;
    SELECT -cut via10_cap CapMetal L86172;
    NOT L86172 CapMetal;
    ENC via10_cap CapMetal -lt 0.15 -output region -singular -abut lt 90;
}

RULE CMET.E.4 {
    CAPTION CMET.E.4: Minimum Metal 10 overlap of CapMetal >= 0.2 um;
    SELECT -cut CapMetal Metal10 L87618;
    NOT L87618 Metal10;
    ENC CapMetal Metal10 -lt 0.2 -output region -singular -abut lt 90;
}

RULE CMET.E.3 {
    CAPTION CMET.E.3: Minimum CapMetal extension over Metal 11 >= 0.1 um;
    ENC Metal11 CapMetal -lt 0.1 -output region -singular -abut lt 90;
}

RULE VIA1.W.1 {
    CAPTION VIA1.W.1: Via1 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via1 -eq 0.07 -by -eq 0.07;
}

RULE VIA1.SP.1 {
    CAPTION VIA1.SP.1: Via1 to Via1 spacing must be >= 0.07 um;
    EXTE Via1 Via1 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA2.W.1 {
    CAPTION VIA2.W.1: Via2 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via2 -eq 0.07 -by -eq 0.07;
}

RULE VIA2.SP.1 {
    CAPTION VIA2.SP.1: Via2 to Via2 spacing must be >= 0.07 um;
    EXTE Via2 Via2 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA3.W.1 {
    CAPTION VIA3.W.1: Via3 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via3 -eq 0.07 -by -eq 0.07;
}

RULE VIA3.SP.1 {
    CAPTION VIA3.SP.1: Via3 to Via3 spacing must be >= 0.07 um;
    EXTE Via3 Via3 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA4.W.1 {
    CAPTION VIA4.W.1: Via4 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via4 -eq 0.07 -by -eq 0.07;
}

RULE VIA4.SP.1 {
    CAPTION VIA4.SP.1: Via4 to Via4 spacing must be >= 0.07 um;
    EXTE Via4 Via4 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA5.W.1 {
    CAPTION VIA5.W.1: Via5 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via5 -eq 0.07 -by -eq 0.07;
}

RULE VIA5.SP.1 {
    CAPTION VIA5.SP.1: Via5 to Via5 spacing must be >= 0.07 um;
    EXTE Via5 Via5 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA6.W.1 {
    CAPTION VIA6.W.1: Via6 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via6 -eq 0.07 -by -eq 0.07;
}

RULE VIA6.SP.1 {
    CAPTION VIA6.SP.1: Via6 to Via6 spacing must be >= 0.07 um;
    EXTE Via6 Via6 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA7.W.1 {
    CAPTION VIA7.W.1: Via7 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via7 -eq 0.07 -by -eq 0.07;
}

RULE VIA7.SP.1 {
    CAPTION VIA7.SP.1: Via7 to Via7 spacing must be >= 0.07 um;
    EXTE Via7 Via7 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA8.W.1 {
    CAPTION VIA8.W.1: Via8 shapes must be 0.07x0.07 rectangles;
    RECT_CHK -not Via8 -eq 0.07 -by -eq 0.07;
}

RULE VIA8.SP.1 {
    CAPTION VIA8.SP.1: Via8 to Via8 spacing must be >= 0.07 um;
    EXTE Via8 Via8 -lt 0.07 -output region -singular -abut lt 90;
}

RULE VIA9.W.1 {
    CAPTION VIA9.W.1: Via9 shapes must be 0.18x0.18 rectangles;
    RECT_CHK -not Via9 -eq 0.18 -by -eq 0.18;
}

RULE VIA9.SP.1 {
    CAPTION VIA9.SP.1: Via9 to Via9 spacing must be >= 0.18 um;
    EXTE Via9 Via9 -lt 0.18 -output region -singular -abut lt 90;
}

RULE VIA10.W.1 {
    CAPTION VIA10.W.1: Via10 shapes must be 0.18x0.18 rectangles;
    RECT_CHK -not Via10 -eq 0.18 -by -eq 0.18;
}

RULE VIA10.SP.1 {
    CAPTION VIA10.SP.1: Via10 to Via10 spacing must be >= 0.18 um;
    EXTE Via10 Via10 -lt 0.18 -output region -singular -abut lt 90;
}

RULE VIA1.E.1 {
    CAPTION VIA1.E.1: Metal1 to Via1 enclosure must be >= 0.005 um;
    ENC Via1 metal1_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via1 metal1_conn L48147;

RULE VIA1.E.2 {
    CAPTION VIA1.E.2: Metal1 to Via1 enclosure on opposite sides must be >= 0.03 um;
    GROW L48147 -left 0.03 -right 0.03 L79310;
    SELECT -inside L79310 metal1_conn L61312;
    NOT L48147 L61312 L97988;
    GROW L97988 -top 0.03 -bottom 0.03 L45492;
    SELECT -inside L45492 metal1_conn L57692;
    NOT L97988 L57692;
}

RULE VIA2.E.1 {
    CAPTION VIA2.E.1: Metal2 to Via2 enclosure must be >= 0.005 um;
    ENC Via2 metal2_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via2 metal2_conn L22003;

RULE VIA2.E.2 {
    CAPTION VIA2.E.2: Metal2 to Via2 enclosure on opposite sides must be >= 0.03 um;
    GROW L22003 -left 0.03 -right 0.03 L45579;
    SELECT -inside L45579 metal2_conn L32443;
    NOT L22003 L32443 L60436;
    GROW L60436 -top 0.03 -bottom 0.03 L50898;
    SELECT -inside L50898 metal2_conn L22027;
    NOT L60436 L22027;
}

RULE VIA3.E.1 {
    CAPTION VIA3.E.1: Metal3 to Via3 enclosure must be >= 0.005 um;
    ENC Via3 metal3_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via3 metal3_conn L95859;

RULE VIA3.E.2 {
    CAPTION VIA3.E.2: Metal3 to Via3 enclosure on opposite sides must be >= 0.03 um;
    GROW L95859 -left 0.03 -right 0.03 L62370;
    SELECT -inside L62370 metal3_conn L42078;
    NOT L95859 L42078 L54118;
    GROW L54118 -top 0.03 -bottom 0.03 L54678;
    SELECT -inside L54678 metal3_conn L95398;
    NOT L54118 L95398;
}

RULE VIA4.E.1 {
    CAPTION VIA4.E.1: Metal4 to Via4 enclosure must be >= 0.005 um;
    ENC Via4 metal4_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via4 metal4_conn L69715;

RULE VIA4.E.2 {
    CAPTION VIA4.E.2: Metal4 to Via4 enclosure on opposite sides must be >= 0.03 um;
    GROW L69715 -left 0.03 -right 0.03 L46022;
    SELECT -inside L46022 metal4_conn L85893;
    NOT L69715 L85893 L16336;
    GROW L16336 -top 0.03 -bottom 0.03 L36674;
    SELECT -inside L36674 metal4_conn L51171;
    NOT L16336 L51171;
}

RULE VIA5.E.1 {
    CAPTION VIA5.E.1: Metal5 to Via5 enclosure must be >= 0.005 um;
    ENC Via5 metal5_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via5 metal5_conn L43571;

RULE VIA5.E.2 {
    CAPTION VIA5.E.2: Metal5 to Via5 enclosure on opposite sides must be >= 0.03 um;
    GROW L43571 -left 0.03 -right 0.03 L64466;
    SELECT -inside L64466 metal5_conn L24418;
    NOT L43571 L24418 L89764;
    GROW L89764 -top 0.03 -bottom 0.03 L18437;
    SELECT -inside L18437 metal5_conn L20611;
    NOT L89764 L20611;
}

RULE VIA6.E.1 {
    CAPTION VIA6.E.1: Metal6 to Via6 enclosure must be >= 0.005 um;
    ENC Via6 metal6_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via6 metal6_conn L17427;

RULE VIA6.E.2 {
    CAPTION VIA6.E.2: Metal6 to Via6 enclosure on opposite sides must be >= 0.03 um;
    GROW L17427 -left 0.03 -right 0.03 L85740;
    SELECT -inside L85740 metal6_conn L72383;
    NOT L17427 L72383 L40141;
    GROW L40141 -top 0.03 -bottom 0.03 L11011;
    SELECT -inside L11011 metal6_conn L24165;
    NOT L40141 L24165;
}

RULE VIA7.E.1 {
    CAPTION VIA7.E.1: Metal7 to Via7 enclosure must be >= 0.005 um;
    ENC Via7 metal7_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via7 metal7_conn L76013;

RULE VIA7.E.2 {
    CAPTION VIA7.E.2: Metal7 to Via7 enclosure on opposite sides must be >= 0.03 um;
    GROW L76013 -left 0.03 -right 0.03 L9579;
    SELECT -inside L9579 metal7_conn L77354;
    NOT L76013 L77354 L90834;
    GROW L90834 -top 0.03 -bottom 0.03 L33997;
    SELECT -inside L33997 metal7_conn L99327;
    NOT L90834 L99327;
}

RULE VIA8.E.1 {
    CAPTION VIA8.E.1: Metal8 to Via8 enclosure must be >= 0.005 um;
    ENC Via8 metal8_conn -lt 0.005 -output region -singular -abut lt 90 -outside_also;
}
AND Via8 metal8_conn L2157;

RULE VIA8.E.2 {
    CAPTION VIA8.E.2: Metal8 to Via8 enclosure on opposite sides must be >= 0.03 um;
    GROW L2157 -left 0.03 -right 0.03 L82623;
    SELECT -inside L82623 metal8_conn L55130;
    NOT L2157 L55130 L10147;
    GROW L10147 -top 0.03 -bottom 0.03 L58106;
    SELECT -inside L58106 metal8_conn L29085;
    NOT L10147 L29085;
}

RULE VIA9.E.1 {
    CAPTION VIA9.E.1: Metal9 to Via9 enclosure must be >= 0.015 um;
    ENC Via9 metal9_conn -lt 0.015 -output region -singular -abut lt 90 -outside_also;
}
AND Via9 metal9_conn L28301;

RULE VIA9.E.2 {
    CAPTION VIA9.E.2: Metal9 to Via9 enclosure on opposite sides must be >= 0.04 um;
    GROW L28301 -left 0.04 -right 0.04 L32306;
    SELECT -inside L32306 metal9_conn L19774;
    NOT L28301 L19774 L42543;
    GROW L42543 -top 0.04 -bottom 0.04 L24121;
    SELECT -inside L24121 metal9_conn L36362;
    NOT L42543 L36362;
}

RULE VIA10.E.1 {
    CAPTION VIA10.E.1: Metal10 to Via10 enclosure must be >= 0.015 um;
    ENC Via10 Metal10 -lt 0.015 -output region -singular -abut lt 90 -outside_also;
}
AND Metal10 Via10 L1578;

RULE VIA10.E.2 {
    CAPTION VIA10.E.2: Metal10 to Via10 enclosure on opposite sides must be >= 0.04 um;
    GROW L1578 -left 0.04 -right 0.04 L13315;
    SELECT -inside L13315 Metal10 L77898;
    NOT L1578 L77898 L22439;
    GROW L22439 -top 0.04 -bottom 0.04 L21067;
    SELECT -inside L21067 Metal10 L87079;
    NOT L22439 L87079;
}

RULE VIA1.E.3 {
    CAPTION VIA1.E.3: At least 2 Via1 must be used to join Metal1 and Metal2 when they are within 3.0um of a metal plate (Metal1/Metal2) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA1_E_3;
}

RULE VIA2.E.3 {
    CAPTION VIA2.E.3: At least 2 Via2 must be used to join Metal2 and Metal3 when they are within 3.0um of a metal plate (Metal2/Metal3) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA2_E_3;
}

RULE VIA3.E.3 {
    CAPTION VIA3.E.3: At least 2 Via3 must be used to join Metal3 and Metal4 when they are within 3.0um of a metal plate (Metal3/Metal4) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA3_E_3;
}

RULE VIA4.E.3 {
    CAPTION VIA4.E.3: At least 2 Via4 must be used to join Metal4 and Metal5 when they are within 3.0um of a metal plate (Metal4/Metal5) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA4_E_3;
}

RULE VIA5.E.3 {
    CAPTION VIA5.E.3: At least 2 Via5 must be used to join Metal5 and Metal6 when they are within 3.0um of a metal plate (Metal5/Metal6) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA5_E_3;
}

RULE VIA6.E.3 {
    CAPTION VIA6.E.3: At least 2 Via6 must be used to join Metal6 and Metal7 when they are within 3.0um of a metal plate (Metal6/Metal7) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA6_E_3;
}

RULE VIA7.E.3 {
    CAPTION VIA7.E.3: At least 2 Via7 must be used to join Metal7 and Metal8 when they are within 3.0um of a metal plate (Metal7/Metal8) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA7_E_3;
}

RULE VIA8.E.3 {
    CAPTION VIA8.E.3: At least 2 Via8 must be used to join Metal8 and Metal9 when they are within 3.0um of a metal plate (Metal8/Metal9) when the metal plate size is has width > 1.5 and length > 1.5;
    COPY rule_VIA8_E_3;
}

RULE VIA1.X.1 {
    CAPTION VIA1.X.1: Metal1 must connect to Metal2 with >= 2 Via1 spaced < 0.30 um or >= 4 Via1 spaced < 0.60 um;
    COPY rule_VIA1_X_1;
}

RULE VIA2.X.1 {
    CAPTION VIA2.X.1: Metal2 must connect to Metal3 with >= 2 Via2 spaced < 0.30 um or >= 4 Via2 spaced < 0.60 um;
    COPY rule_VIA2_X_1;
}

RULE VIA3.X.1 {
    CAPTION VIA3.X.1: Metal3 must connect to Metal4 with >= 2 Via3 spaced < 0.30 um or >= 4 Via3 spaced < 0.60 um;
    COPY rule_VIA3_X_1;
}

RULE VIA4.X.1 {
    CAPTION VIA4.X.1: Metal4 must connect to Metal5 with >= 2 Via4 spaced < 0.30 um or >= 4 Via4 spaced < 0.60 um;
    COPY rule_VIA4_X_1;
}

RULE VIA5.X.1 {
    CAPTION VIA5.X.1: Metal5 must connect to Metal6 with >= 2 Via5 spaced < 0.30 um or >= 4 Via5 spaced < 0.60 um;
    COPY rule_VIA5_X_1;
}

RULE VIA6.X.1 {
    CAPTION VIA6.X.1: Metal6 must connect to Metal7 with >= 2 Via6 spaced < 0.30 um or >= 4 Via6 spaced < 0.60 um;
    COPY rule_VIA6_X_1;
}

RULE VIA7.X.1 {
    CAPTION VIA7.X.1: Metal7 must connect to Metal8 with >= 2 Via7 spaced < 0.30 um or >= 4 Via7 spaced < 0.60 um;
    COPY rule_VIA7_X_1;
}

RULE VIA8.X.1 {
    CAPTION VIA8.X.1: Metal8 must connect to Metal9 with >= 2 Via8 spaced < 0.30 um or >= 4 Via8 spaced < 0.60 um;
    COPY rule_VIA8_X_1;
}

RULE VIA1.X.2 {
    CAPTION VIA1.X.2: Metal1 must connect to Metal2 with >= 4 Via1 spaced < 0.30 um or >= 9 Via1 spaced < 0.60 um;
    COPY rule_VIA1_X_2;
}

RULE VIA2.X.2 {
    CAPTION VIA2.X.2: Metal2 must connect to Metal3 with >= 4 Via2 spaced < 0.30 um or >= 9 Via2 spaced < 0.60 um;
    COPY rule_VIA2_X_2;
}

RULE VIA3.X.2 {
    CAPTION VIA3.X.2: Metal3 must connect to Metal4 with >= 4 Via3 spaced < 0.30 um or >= 9 Via3 spaced < 0.60 um;
    COPY rule_VIA3_X_2;
}

RULE VIA4.X.2 {
    CAPTION VIA4.X.2: Metal4 must connect to Metal5 with >= 4 Via4 spaced < 0.30 um or >= 9 Via4 spaced < 0.60 um;
    COPY rule_VIA4_X_2;
}

RULE VIA5.X.2 {
    CAPTION VIA5.X.2: Metal5 must connect to Metal6 with >= 4 Via5 spaced < 0.30 um or >= 9 Via5 spaced < 0.60 um;
    COPY rule_VIA5_X_2;
}

RULE VIA6.X.2 {
    CAPTION VIA6.X.2: Metal6 must connect to Metal7 with >= 4 Via6 spaced < 0.30 um or >= 9 Via6 spaced < 0.60 um;
    COPY rule_VIA6_X_2;
}

RULE VIA7.X.2 {
    CAPTION VIA7.X.2: Metal7 must connect to Metal8 with >= 4 Via7 spaced < 0.30 um or >= 9 Via7 spaced < 0.60 um;
    COPY rule_VIA7_X_2;
}

RULE VIA8.X.2 {
    CAPTION VIA8.X.2: Metal8 must connect to Metal9 with >= 4 Via8 spaced < 0.30 um or >= 9 Via8 spaced < 0.60 um;
    COPY rule_VIA8_X_2;
}

RULE VIAk.X.3_VIAk.X.4 {
    CAPTION VIAk.X.3_VIAk.X.4: Metal1 through Metal6 stack must have two or more stacked Vias at all levels;
    COPY rule_VIAk_X_3_X_4a;
}

RULE VIAk.X.3_VIAk.X.4_2 {
    CAPTION VIAk.X.3_VIAk.X.4: Metal2 through Metal7 stack must have two or more stacked Vias at all levels;
    COPY rule_VIAk_X_3_X_4b;
}

RULE VIAk.X.3_VIAk.X.4_3 {
    CAPTION VIAk.X.3_VIAk.X.4: Metal3 through Metal8 stack must have two or more stacked Vias at all levels;
    COPY rule_VIAk_X_3_X_4c;
}

RULE VIAk.X.3_VIAk.X.4_4 {
    CAPTION VIAk.X.3_VIAk.X.4: Metal4 through Metal9 stack must have two or more stacked Vias at all levels;
    COPY rule_VIAk_X_3_X_4d;
}
AND Nwell ntap L89122;
AND Nwell psd L19028;
SIZE L89122 -by 20 -inside_of Nwell -step 0.6 L97857;

RULE LATCHUP.1 {
    CAPTION LATCHUP.1: The maximum distance from any point in a P+ source/drain Active Area to the nearest Nwell pick-up in the same Nwell >= 20.0 um;
    NOT L19028 L97857;
}
NOT bulk Nwell L8219;
NOT ptap Nwell L47516;
OR NPNdummy Nwell L88683;
OR L88683 PNPdummy L29684;
NOT nsd L29684 L62163;
SIZE L47516 -by 20 -inside_of L8219 -step 0.21 L35547;

RULE LATCHUP.2 {
    CAPTION LATCHUP.2: The maximum distance from any point in a N+ source/drain Active Area to the nearest Psub pick-up in the same Psub >= 20.0 um;
    NOT L62163 L35547;
}

RULE LATCHUP.3 {
    CAPTION LATCHUP.3: Minimum I/O or ESD NMOS to PMOS spacing >= 10.0 um;
    SELECT -cut nmos_io_esd pmos_io_esd L53421;
    SELECT -cut pmos_io_esd nmos_io_esd L63347;
    AND L53421 L63347;
    EXTE nmos_io_esd pmos_io_esd -lt 10 -output region -singular -abut lt 90;
}

RULE LATCHUP.4 {
    CAPTION LATCHUP.4: Minimum I/O or ESD NMOS to PMOS spacing when not blocked by a double guardring >= 30.0 um;
    SELECT -cut nmos_io_esd pmos_io_esd L53422;
    SELECT -cut pmos_io_esd nmos_io_esd L63348;
    AND L53422 L63348;
    EXTE nmos_io_esd pmos_io_esd -lt 30 -output region -singular -abut lt 90 L51316;
    NOT L51316 ntap L35560;
    SELECT -interact L35560 nmos_io_esd L11845;
    SELECT -interact L11845 pmos_io_esd;
    NOT L51316 ptap L75978;
    SELECT -interact L75978 nmos_io_esd L83094;
    SELECT -interact L83094 pmos_io_esd;
}
AND ESDdummy Oxide L23388;
EDGE_BOOLEAN -inside Poly L23388 L23479;

RULE ESD.1 {
    CAPTION ESD.1: ESD gate width must be >= 10.0 um and <= 30.0 um;
    EDGE_LENGTH -not L23479 -lege 10 30;
}
AND ESDdummy rule_ESD_4_nmos L59531;

RULE ESD.4 {
    CAPTION ESD.4: N+ source should connect to Pad or Bulk;
    COPY L59531;
}
AND ESDdummy rule_ESD_4_pmos L99949;

RULE ESD.4_2 {
    CAPTION ESD.4: P+ source should connect to Pad or Nwell;
    COPY L99949;
}
AND ESDdummy rule_ESD_5 L90158;

RULE ESD.5 {
    CAPTION ESD.5: NMOS I/O and ESD devices must be inside P+ rings;
    COPY L90158;
}
AND ESDdummy rule_ESD_6 L90159;

RULE ESD.6 {
    CAPTION ESD.6: PMOS I/O and ESD devices must be inside N+ rings;
    COPY L90159;
}
AND ESDdummy rule_ESD_7_nmos L72078;

RULE ESD.7 {
    CAPTION ESD.7: P+ taps can NOT butt NMOS I/O and ESD devices;
    COPY L72078;
}
AND ESDdummy rule_ESD_7_pmos L12496;

RULE ESD.7_2 {
    CAPTION ESD.7: N+ taps can NOT butt PMOS I/O and ESD devices;
    COPY L12496;
}
AND ESDdummy rule_ESD_8_nmos L42927;

RULE ESD.8 {
    CAPTION ESD.8: N+ drains must be non-salicided (except Contact area);
    COPY L42927;
}
AND ESDdummy rule_ESD_8_pmos L83345;

RULE ESD.8_2 {
    CAPTION ESD.8: P+ drains must be non-salicided (except Contact area);
    COPY L83345;
}
EDGE_BOOLEAN -inside SiProt L23388 L9896;

RULE ESD.11 {
    CAPTION ESD.11: Minimum SiProt to Poly gate overlap in NMOS and PMOS drains >= 0.05 um;
    INTE L23479 L9896 -lt 0.05 -output region -abut lt 90;
}

RULE ESD.12 {
    CAPTION ESD.12: Minimum enclosure of SiProt edge to Poly gate edge in NMOS and PMOS drains >= 0.9 um;
    ENC L23479 L9896 -lt 0.9 -output region -abut lt 90;
}
AND ESDdummy SiProt L88738;

RULE ESD.13 {
    CAPTION ESD.13: Minimum SiProt to Oxide overlap in NMOS and PMOS I/O drains >= 0.9 um;
    INTE L23388 L88738 -lt 0.9 -output region -singular -abut lt 90;
}
AND ESDdummy Poly L23215;
EDGE_BOOLEAN -inside Oxide L23215 L43257;

RULE ESD.14 {
    CAPTION ESD.14: Exact gate length of NMOS and PMOS in I/O buffers and in Vdd to Vss ESD protection == 0.2 um;
    EDGE_LENGTH L43257 -ne 0.2;
}
AND Cont L23388 L43275;

RULE ESD.15 {
    CAPTION ESD.15: Minimu Poly gate to Contact spacing in NMOS and PMOS in I/O buffers and in Vdd to Vss ESD protection >= 0.12 um;
    EDGE_EXPAND L43275 -inside_by 0.001 L39241;
    EDGE_EXPAND L23479 -inside_by 0.001 L64525;
    AND L39241 L64525;
    EXTE L43275 L23479 -lt 0.12 -output region -abut lt 90;
}

RULE BONDPAD.E.1 {
    CAPTION BONDPAD.E.1: Metal1 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal1_filled L93393;
    NOT L93393 bondpad_metal1_filled;
    ENC Bondpad bondpad_metal1_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2 {
    CAPTION BONDPAD.SP.2: Bondpad Metal1 to Metal1 spacing must be >= 3.0 um;
    EXTE Metal1 bondpad_metal1_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_2 {
    CAPTION BONDPAD.E.1: Metal2 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal2_filled L3728;
    NOT L3728 bondpad_metal2_filled;
    ENC Bondpad bondpad_metal2_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_2 {
    CAPTION BONDPAD.SP.2: Bondpad Metal2 to Metal2 spacing must be >= 3.0 um;
    EXTE Metal2 bondpad_metal2_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_3 {
    CAPTION BONDPAD.E.1: Metal3 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal3_filled L53233;
    NOT L53233 bondpad_metal3_filled;
    ENC Bondpad bondpad_metal3_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_3 {
    CAPTION BONDPAD.SP.2: Bondpad Metal3 to Metal3 spacing must be >= 3.0 um;
    EXTE Metal3 bondpad_metal3_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_4 {
    CAPTION BONDPAD.E.1: Metal4 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal4_filled L57102;
    NOT L57102 bondpad_metal4_filled;
    ENC Bondpad bondpad_metal4_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_4 {
    CAPTION BONDPAD.SP.2: Bondpad Metal4 to Metal4 spacing must be >= 3.0 um;
    EXTE Metal4 bondpad_metal4_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_5 {
    CAPTION BONDPAD.E.1: Metal5 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal5_filled L99859;
    NOT L99859 bondpad_metal5_filled;
    ENC Bondpad bondpad_metal5_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_5 {
    CAPTION BONDPAD.SP.2: Bondpad Metal5 to Metal5 spacing must be >= 3.0 um;
    EXTE Metal5 bondpad_metal5_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_6 {
    CAPTION BONDPAD.E.1: Metal6 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal6_filled L10476;
    NOT L10476 bondpad_metal6_filled;
    ENC Bondpad bondpad_metal6_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_6 {
    CAPTION BONDPAD.SP.2: Bondpad Metal6 to Metal6 spacing must be >= 3.0 um;
    EXTE Metal6 bondpad_metal6_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_7 {
    CAPTION BONDPAD.E.1: Metal7 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal7_filled L46485;
    NOT L46485 bondpad_metal7_filled;
    ENC Bondpad bondpad_metal7_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_7 {
    CAPTION BONDPAD.SP.2: Bondpad Metal7 to Metal7 spacing must be >= 3.0 um;
    EXTE Metal7 bondpad_metal7_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_8 {
    CAPTION BONDPAD.E.1: Metal8 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal8_filled L36150;
    NOT L36150 bondpad_metal8_filled;
    ENC Bondpad bondpad_metal8_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_8 {
    CAPTION BONDPAD.SP.2: Bondpad Metal8 to Metal8 spacing must be >= 3.0 um;
    EXTE Metal8 bondpad_metal8_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_9 {
    CAPTION BONDPAD.E.1: Metal9 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal9_filled L74185;
    NOT L74185 bondpad_metal9_filled;
    ENC Bondpad bondpad_metal9_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_9 {
    CAPTION BONDPAD.SP.2: Bondpad Metal9 to Metal9 spacing must be >= 3.0 um;
    EXTE Metal9 bondpad_metal9_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_10 {
    CAPTION BONDPAD.E.1: Metal10 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal10_filled L43841;
    NOT L43841 bondpad_metal10_filled;
    ENC Bondpad bondpad_metal10_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_10 {
    CAPTION BONDPAD.SP.2: Bondpad Metal10 to Metal10 spacing must be >= 3.0 um;
    EXTE Metal10 bondpad_metal10_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.1_11 {
    CAPTION BONDPAD.E.1: Metal11 to Bondpad enclosure must be >= 2.0 um;
    SELECT -cut Bondpad bondpad_metal11_filled L13120;
    NOT L13120 bondpad_metal11_filled;
    ENC Bondpad bondpad_metal11_filled -lt 2 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.2_11 {
    CAPTION BONDPAD.SP.2: Bondpad Metal11 to Metal11 spacing must be >= 3.0 um;
    EXTE Metal11 bondpad_metal11_filled -lt 3 -output region -singular -abut lt 90;
}

RULE BONDPAD.B.1A {
    CAPTION BONDPAD.B.1A: Bondpad Metal1 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m1;
}

RULE BONDPAD.B.1A_2 {
    CAPTION BONDPAD.B.1A: Bondpad Metal2 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m2;
}

RULE BONDPAD.B.1A_3 {
    CAPTION BONDPAD.B.1A: Bondpad Metal3 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m3;
}

RULE BONDPAD.B.1A_4 {
    CAPTION BONDPAD.B.1A: Bondpad Metal4 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m4;
}

RULE BONDPAD.B.1A_5 {
    CAPTION BONDPAD.B.1A: Bondpad Metal5 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m5;
}

RULE BONDPAD.B.1A_6 {
    CAPTION BONDPAD.B.1A: Bondpad Metal6 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m6;
}

RULE BONDPAD.B.1A_7 {
    CAPTION BONDPAD.B.1A: Bondpad Metal7 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m7;
}

RULE BONDPAD.B.1A_8 {
    CAPTION BONDPAD.B.1A: Bondpad Metal8 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m8;
}

RULE BONDPAD.B.1A_9 {
    CAPTION BONDPAD.B.1A: Bondpad Metal9 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m9;
}

RULE BONDPAD.B.1A_10 {
    CAPTION BONDPAD.B.1A: Bondpad Metal10 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m10;
}

RULE BONDPAD.B.1A_11 {
    CAPTION BONDPAD.B.1A: Bondpad Metal11 must have bevelled corners;
    COPY rule_BONDPAD_B_1_m11;
}

RULE BONDPAD.W.1 {
    CAPTION BONDPAD.W.1: Bondpad width must be >= 45.0 um;
    SELECT -cut bondpad_sq bondpad_to_die_edge L38661;
    SELECT -cut bondpad_to_die_edge bondpad_sq L84099;
    AND L38661 L84099;
    EXTE bondpad_sq bondpad_to_die_edge -lt 5 -output positive1 -singular -abut lt 90 L54252;
    EDGE_LENGTH L54252 -lt 45;
}

RULE BONDPAD.SP.1 {
    CAPTION BONDPAD.SP.1: Bondpad to Bondpad spacing must be >= 8.0 um;
    EXTE Bondpad Bondpad -lt 8 -output region -singular -abut lt 90;
}

RULE BONDPAD.L.1 {
    CAPTION BONDPAD.L.1: Bondpad length must be >= 68.0 um;
    COPY rule_BONDPAD_L_1;
}
ANGLE bondpad_metal1 -ltgt 0 90 L43679;

RULE BONDPAD.B.1B {
    CAPTION BONDPAD.B.1B: Bondpad Metal1 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L43679 -lege 1.8 3.2;
}
ANGLE bondpad_metal2 -ltgt 0 90 L26398;

RULE BONDPAD.B.1B_2 {
    CAPTION BONDPAD.B.1B: Bondpad Metal2 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L26398 -lege 1.8 3.2;
}
ANGLE bondpad_metal3 -ltgt 0 90 L9117;

RULE BONDPAD.B.1B_3 {
    CAPTION BONDPAD.B.1B: Bondpad Metal3 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L9117 -lege 1.8 3.2;
}
ANGLE bondpad_metal4 -ltgt 0 90 L91836;

RULE BONDPAD.B.1B_4 {
    CAPTION BONDPAD.B.1B: Bondpad Metal4 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L91836 -lege 1.8 3.2;
}
ANGLE bondpad_metal5 -ltgt 0 90 L74555;

RULE BONDPAD.B.1B_5 {
    CAPTION BONDPAD.B.1B: Bondpad Metal5 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L74555 -lege 1.8 3.2;
}
ANGLE bondpad_metal6 -ltgt 0 90 L57274;

RULE BONDPAD.B.1B_6 {
    CAPTION BONDPAD.B.1B: Bondpad Metal6 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L57274 -lege 1.8 3.2;
}
ANGLE bondpad_metal7 -ltgt 0 90 L39993;

RULE BONDPAD.B.1B_7 {
    CAPTION BONDPAD.B.1B: Bondpad Metal7 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L39993 -lege 1.8 3.2;
}
ANGLE bondpad_metal8 -ltgt 0 90 L22712;

RULE BONDPAD.B.1B_8 {
    CAPTION BONDPAD.B.1B: Bondpad Metal8 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L22712 -lege 1.8 3.2;
}
ANGLE bondpad_metal9 -ltgt 0 90 L5431;

RULE BONDPAD.B.1B_9 {
    CAPTION BONDPAD.B.1B: Bondpad Metal9 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L5431 -lege 1.8 3.2;
}
ANGLE bondpad_metal10 -ltgt 0 90 L35077;

RULE BONDPAD.B.1B_10 {
    CAPTION BONDPAD.B.1B: Bondpad Metal10 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L35077 -lege 1.8 3.2;
}
ANGLE bondpad_metal11 -ltgt 0 90 L52358;

RULE BONDPAD.B.1B_11 {
    CAPTION BONDPAD.B.1B: Bondpad Metal11 beveled segments must be >= 1.8 um and <= 3.2 um;
    EDGE_LENGTH -not L52358 -lege 1.8 3.2;
}
AND Via1 bondpad_metal1 L87123;

RULE BONDPAD.SP.3 {
    CAPTION BONDPAD.SP.3: Bondpad Via1 to Bondpad Via1 spacing must be >= 0.22 um;
    EXTE L87123 L87123 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via2 bondpad_metal2 L21299;

RULE BONDPAD.SP.3_2 {
    CAPTION BONDPAD.SP.3: Bondpad Via2 to Bondpad Via2 spacing must be >= 0.22 um;
    EXTE L21299 L21299 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via3 bondpad_metal3 L55475;

RULE BONDPAD.SP.3_3 {
    CAPTION BONDPAD.SP.3: Bondpad Via3 to Bondpad Via3 spacing must be >= 0.22 um;
    EXTE L55475 L55475 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via4 bondpad_metal4 L77645;

RULE BONDPAD.SP.3_4 {
    CAPTION BONDPAD.SP.3: Bondpad Via4 to Bondpad Via4 spacing must be >= 0.22 um;
    EXTE L77645 L77645 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via5 bondpad_metal5 L43469;

RULE BONDPAD.SP.3_5 {
    CAPTION BONDPAD.SP.3: Bondpad Via5 to Bondpad Via5 spacing must be >= 0.22 um;
    EXTE L43469 L43469 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via6 bondpad_metal6 L9293;

RULE BONDPAD.SP.3_6 {
    CAPTION BONDPAD.SP.3: Bondpad Via6 to Bondpad Via6 spacing must be >= 0.22 um;
    EXTE L9293 L9293 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via7 bondpad_metal7 L75117;

RULE BONDPAD.SP.4 {
    CAPTION BONDPAD.SP.4: Bondpad Via7 to Bondpad Via7 spacing must be >= 0.22 um;
    EXTE L75117 L75117 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via8 bondpad_metal8 L40941;

RULE BONDPAD.SP.4_2 {
    CAPTION BONDPAD.SP.4: Bondpad Via8 to Bondpad Via8 spacing must be >= 0.22 um;
    EXTE L40941 L40941 -lt 0.22 -output region -singular -abut lt 90;
}
AND Via9 bondpad_metal9 L93235;

RULE BONDPAD.SP.4_3 {
    CAPTION BONDPAD.SP.4: Bondpad Via9 to Bondpad Via9 spacing must be >= 0.54 um;
    EXTE L93235 L93235 -lt 0.54 -output region -singular -abut lt 90;
}
AND Via10 bondpad_metal10 L88219;

RULE BONDPAD.SP.4_4 {
    CAPTION BONDPAD.SP.4: Bondpad Via10 to Bondpad Via10 spacing must be >= 0.54 um;
    EXTE L88219 L88219 -lt 0.54 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2 {
    CAPTION BONDPAD.E.2: Bondpad Metal1 to Via1 enclosure must be >= 0.05 um;
    SELECT -cut Via1 bondpad_metal1 L91026;
    NOT L91026 bondpad_metal1;
    ENC Via1 bondpad_metal1 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_2 {
    CAPTION BONDPAD.E.2: Bondpad Metal2 to Via2 enclosure must be >= 0.05 um;
    SELECT -cut Via2 bondpad_metal2 L25201;
    NOT L25201 bondpad_metal2;
    ENC Via2 bondpad_metal2 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_3 {
    CAPTION BONDPAD.E.2: Bondpad Metal3 to Via3 enclosure must be >= 0.05 um;
    SELECT -cut Via3 bondpad_metal3 L59377;
    NOT L59377 bondpad_metal3;
    ENC Via3 bondpad_metal3 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_4 {
    CAPTION BONDPAD.E.2: Bondpad Metal4 to Via4 enclosure must be >= 0.05 um;
    SELECT -cut Via4 bondpad_metal4 L73743;
    NOT L73743 bondpad_metal4;
    ENC Via4 bondpad_metal4 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_5 {
    CAPTION BONDPAD.E.2: Bondpad Metal5 to Via5 enclosure must be >= 0.05 um;
    SELECT -cut Via5 bondpad_metal5 L39567;
    NOT L39567 bondpad_metal5;
    ENC Via5 bondpad_metal5 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_6 {
    CAPTION BONDPAD.E.2: Bondpad Metal6 to Via6 enclosure must be >= 0.05 um;
    SELECT -cut Via6 bondpad_metal6 L5391;
    NOT L5391 bondpad_metal6;
    ENC Via6 bondpad_metal6 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3 {
    CAPTION BONDPAD.E.3: Bondpad Metal7 to Via7 enclosure must be >= 0.05 um;
    SELECT -cut Via7 bondpad_metal7 L71215;
    NOT L71215 bondpad_metal7;
    ENC Via7 bondpad_metal7 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_2 {
    CAPTION BONDPAD.E.3: Bondpad Metal8 to Via8 enclosure must be >= 0.05 um;
    SELECT -cut Via8 bondpad_metal8 L62961;
    NOT L62961 bondpad_metal8;
    ENC Via8 bondpad_metal8 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_3 {
    CAPTION BONDPAD.E.3: Bondpad Metal9 to Via9 enclosure must be >= 0.09 um;
    SELECT -cut Via9 bondpad_metal9 L97137;
    NOT L97137 bondpad_metal9;
    ENC Via9 bondpad_metal9 -lt 0.09 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_4 {
    CAPTION BONDPAD.E.3: Bondpad Metal9 to Via10 enclosure must be >= 0.09 um;
    SELECT -cut Via10 bondpad_metal10 L75427;
    NOT L75427 bondpad_metal10;
    ENC Via10 bondpad_metal10 -lt 0.09 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_7 {
    CAPTION BONDPAD.E.2: Bondpad Metal2 to Via1 enclosure must be >= 0.05 um;
    SELECT -cut Via1 bondpad_metal2 L91024;
    NOT L91024 bondpad_metal2;
    ENC Via1 bondpad_metal2 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_8 {
    CAPTION BONDPAD.E.2: Bondpad Metal3 to Via2 enclosure must be >= 0.05 um;
    SELECT -cut Via2 bondpad_metal3 L25200;
    NOT L25200 bondpad_metal3;
    ENC Via2 bondpad_metal3 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_9 {
    CAPTION BONDPAD.E.2: Bondpad Metal4 to Via3 enclosure must be >= 0.05 um;
    SELECT -cut Via3 bondpad_metal4 L59376;
    NOT L59376 bondpad_metal4;
    ENC Via3 bondpad_metal4 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_10 {
    CAPTION BONDPAD.E.2: Bondpad Metal5 to Via4 enclosure must be >= 0.05 um;
    SELECT -cut Via4 bondpad_metal5 L73744;
    NOT L73744 bondpad_metal5;
    ENC Via4 bondpad_metal5 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_11 {
    CAPTION BONDPAD.E.2: Bondpad Metal6 to Via5 enclosure must be >= 0.05 um;
    SELECT -cut Via5 bondpad_metal6 L39568;
    NOT L39568 bondpad_metal6;
    ENC Via5 bondpad_metal6 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.2_12 {
    CAPTION BONDPAD.E.2: Bondpad Metal7 to Via6 enclosure must be >= 0.05 um;
    SELECT -cut Via6 bondpad_metal7 L5392;
    NOT L5392 bondpad_metal7;
    ENC Via6 bondpad_metal7 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_5 {
    CAPTION BONDPAD.E.3: Bondpad Metal8 to Via7 enclosure must be >= 0.05 um;
    SELECT -cut Via7 bondpad_metal8 L71216;
    NOT L71216 bondpad_metal8;
    ENC Via7 bondpad_metal8 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_6 {
    CAPTION BONDPAD.E.3: Bondpad Metal9 to Via8 enclosure must be >= 0.05 um;
    SELECT -cut Via8 bondpad_metal9 L62960;
    NOT L62960 bondpad_metal9;
    ENC Via8 bondpad_metal9 -lt 0.05 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_7 {
    CAPTION BONDPAD.E.3: Bondpad Metal10 to Via9 enclosure must be >= 0.09 um;
    SELECT -cut Via9 bondpad_metal10 L25033;
    NOT L25033 bondpad_metal10;
    ENC Via9 bondpad_metal10 -lt 0.09 -output region -singular -abut lt 90;
}

RULE BONDPAD.E.3_8 {
    CAPTION BONDPAD.E.3: Bondpad Metal11 to Via10 enclosure must be >= 0.09 um;
    SELECT -cut Via10 bondpad_metal11 L75426;
    NOT L75426 bondpad_metal11;
    ENC Via10 bondpad_metal11 -lt 0.09 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.5 {
    CAPTION BONDPAD.SP.5: Bondpad Metal1 slot to Bondpad Metal1 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal1;
}

RULE BONDPAD.SP.5_2 {
    CAPTION BONDPAD.SP.5: Bondpad Metal2 slot to Bondpad Metal2 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal2;
}

RULE BONDPAD.SP.5_3 {
    CAPTION BONDPAD.SP.5: Bondpad Metal3 slot to Bondpad Metal3 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal3;
}

RULE BONDPAD.SP.5_4 {
    CAPTION BONDPAD.SP.5: Bondpad Metal4 slot to Bondpad Metal4 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal4;
}

RULE BONDPAD.SP.5_5 {
    CAPTION BONDPAD.SP.5: Bondpad Metal5 slot to Bondpad Metal5 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal5;
}

RULE BONDPAD.SP.5_6 {
    CAPTION BONDPAD.SP.5: Bondpad Metal6 slot to Bondpad Metal6 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal6;
}

RULE BONDPAD.SP.5_7 {
    CAPTION BONDPAD.SP.5: Bondpad Metal7 slot to Bondpad Metal7 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal7;
}

RULE BONDPAD.SP.5_8 {
    CAPTION BONDPAD.SP.5: Bondpad Metal8 slot to Bondpad Metal8 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal8;
}

RULE BONDPAD.SP.5_9 {
    CAPTION BONDPAD.SP.5: Bondpad Metal9 slot to Bondpad Metal9 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal9;
}

RULE BONDPAD.SP.5_10 {
    CAPTION BONDPAD.SP.5: Bondpad Metal10 slot to Bondpad Metal10 slot spacing must be == 1.50;
    COPY rule_BONDPAD_SP_5_metal10;
}

RULE BONDPAD.W.4 {
    CAPTION BONDPAD.W.4: Bondpad Metal1 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal1;
}

RULE BONDPAD.W.4_2 {
    CAPTION BONDPAD.W.4: Bondpad Metal2 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal2;
}

RULE BONDPAD.W.4_3 {
    CAPTION BONDPAD.W.4: Bondpad Metal3 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal3;
}

RULE BONDPAD.W.4_4 {
    CAPTION BONDPAD.W.4: Bondpad Metal4 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal4;
}

RULE BONDPAD.W.4_5 {
    CAPTION BONDPAD.W.4: Bondpad Metal5 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal5;
}

RULE BONDPAD.W.4_6 {
    CAPTION BONDPAD.W.4: Bondpad Metal6 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal6;
}

RULE BONDPAD.W.4_7 {
    CAPTION BONDPAD.W.4: Bondpad Metal7 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal7;
}

RULE BONDPAD.W.4_8 {
    CAPTION BONDPAD.W.4: Bondpad Metal8 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal8;
}

RULE BONDPAD.W.4_9 {
    CAPTION BONDPAD.W.4: Bondpad Metal9 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal9;
}

RULE BONDPAD.W.4_10 {
    CAPTION BONDPAD.W.4: Bondpad Metal10 slot width must be == 1.00;
    COPY rule_BONDPAD_W_4_metal10;
}

RULE BONDPAD.W.5 {
    CAPTION BONDPAD.W.5: Bondpad Metal1 outside Metal1 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal1;
}

RULE BONDPAD.W.5_2 {
    CAPTION BONDPAD.W.5: Bondpad Metal2 outside Metal2 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal2;
}

RULE BONDPAD.W.5_3 {
    CAPTION BONDPAD.W.5: Bondpad Metal3 outside Metal3 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal3;
}

RULE BONDPAD.W.5_4 {
    CAPTION BONDPAD.W.5: Bondpad Metal4 outside Metal4 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal4;
}

RULE BONDPAD.W.5_5 {
    CAPTION BONDPAD.W.5: Bondpad Metal5 outside Metal5 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal5;
}

RULE BONDPAD.W.5_6 {
    CAPTION BONDPAD.W.5: Bondpad Metal6 outside Metal6 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal6;
}

RULE BONDPAD.W.5_7 {
    CAPTION BONDPAD.W.5: Bondpad Metal7 outside Metal7 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal7;
}

RULE BONDPAD.W.5_8 {
    CAPTION BONDPAD.W.5: Bondpad Metal8 outside Metal8 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal8;
}

RULE BONDPAD.W.5_9 {
    CAPTION BONDPAD.W.5: Bondpad Metal9 outside Metal9 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal9;
}

RULE BONDPAD.W.5_10 {
    CAPTION BONDPAD.W.5: Bondpad Metal10 outside Metal10 ring width must be == 5.00;
    COPY rule_BONDPAD_W_5_metal10;
}

RULE BONDPAD.SP.6 {
    CAPTION BONDPAD.SP.6: Bondpad Metal1 to Bondpad Metal1 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal1_slot_on_edge bondpad_metal1_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal1_slot_on_edge -by -1.75 L41647;
    SIZE L41647 -by 1.75;
}

RULE BONDPAD.SP.6_2 {
    CAPTION BONDPAD.SP.6: Bondpad Metal2 to Bondpad Metal2 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal2_slot_on_edge bondpad_metal2_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal2_slot_on_edge -by -1.75 L34894;
    SIZE L34894 -by 1.75;
}

RULE BONDPAD.SP.6_3 {
    CAPTION BONDPAD.SP.6: Bondpad Metal3 to Bondpad Metal3 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal3_slot_on_edge bondpad_metal3_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal3_slot_on_edge -by -1.75 L28141;
    SIZE L28141 -by 1.75;
}

RULE BONDPAD.SP.6_4 {
    CAPTION BONDPAD.SP.6: Bondpad Metal4 to Bondpad Metal4 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal4_slot_on_edge bondpad_metal4_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal4_slot_on_edge -by -1.75 L21388;
    SIZE L21388 -by 1.75;
}

RULE BONDPAD.SP.6_5 {
    CAPTION BONDPAD.SP.6: Bondpad Metal5 to Bondpad Metal5 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal5_slot_on_edge bondpad_metal5_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal5_slot_on_edge -by -1.75 L14635;
    SIZE L14635 -by 1.75;
}

RULE BONDPAD.SP.6_6 {
    CAPTION BONDPAD.SP.6: Bondpad Metal6 to Bondpad Metal6 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal6_slot_on_edge bondpad_metal6_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal6_slot_on_edge -by -1.75 L7882;
    SIZE L7882 -by 1.75;
}

RULE BONDPAD.SP.6_7 {
    CAPTION BONDPAD.SP.6: Bondpad Metal7 to Bondpad Metal7 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal7_slot_on_edge bondpad_metal7_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal7_slot_on_edge -by -1.75 L1129;
    SIZE L1129 -by 1.75;
}

RULE BONDPAD.SP.6_8 {
    CAPTION BONDPAD.SP.6: Bondpad Metal8 to Bondpad Metal8 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal8_slot_on_edge bondpad_metal8_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal8_slot_on_edge -by -1.75 L94385;
    SIZE L94385 -by 1.75;
}

RULE BONDPAD.SP.6_9 {
    CAPTION BONDPAD.SP.6: Bondpad Metal9 to Bondpad Metal9 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal9_slot_on_edge bondpad_metal9_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal9_slot_on_edge -by -1.75 L87623;
    SIZE L87623 -by 1.75;
}

RULE BONDPAD.SP.6_10 {
    CAPTION BONDPAD.SP.6: Bondpad Metal10 to Bondpad Metal10 spacing across first slot must be >= 1.00 um and <= 3.50 um;
    INTE bondpad_metal10_slot_on_edge bondpad_metal10_slot_on_edge -lt 1 -output region -singular -abut lt 90;
    SIZE bondpad_metal10_slot_on_edge -by -1.75 L96079;
    SIZE L96079 -by 1.75;
}

RULE BONDPAD.SP.7 {
    CAPTION BONDPAD.SP.7: Bondpad Via1 array to Bondpad Via1 array spacing must be >= 1.1 um;
    EXTE bondpad_via1_array bondpad_via1_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_2 {
    CAPTION BONDPAD.SP.7: Bondpad Via2 array to Bondpad Via2 array spacing must be >= 1.1 um;
    EXTE bondpad_via2_array bondpad_via2_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_3 {
    CAPTION BONDPAD.SP.7: Bondpad Via3 array to Bondpad Via3 array spacing must be >= 1.1 um;
    EXTE bondpad_via3_array bondpad_via3_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_4 {
    CAPTION BONDPAD.SP.7: Bondpad Via4 array to Bondpad Via4 array spacing must be >= 1.1 um;
    EXTE bondpad_via4_array bondpad_via4_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_5 {
    CAPTION BONDPAD.SP.7: Bondpad Via5 array to Bondpad Via5 array spacing must be >= 1.1 um;
    EXTE bondpad_via5_array bondpad_via5_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_6 {
    CAPTION BONDPAD.SP.7: Bondpad Via6 array to Bondpad Via6 array spacing must be >= 1.1 um;
    EXTE bondpad_via6_array bondpad_via6_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_7 {
    CAPTION BONDPAD.SP.7: Bondpad Via7 array to Bondpad Via7 array spacing must be >= 1.1 um;
    EXTE bondpad_via7_array bondpad_via7_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_8 {
    CAPTION BONDPAD.SP.7: Bondpad Via8 array to Bondpad Via8 array spacing must be >= 1.1 um;
    EXTE bondpad_via8_array bondpad_via8_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_9 {
    CAPTION BONDPAD.SP.7: Bondpad Via9 array to Bondpad Via9 array spacing must be >= 1.1 um;
    EXTE bondpad_via9_array bondpad_via9_array -lt 1.1 -output region -singular -abut lt 90;
}

RULE BONDPAD.SP.7_10 {
    CAPTION BONDPAD.SP.7: Bondpad Via10 array to Bondpad Via10 array spacing must be >= 1.1 um;
    EXTE bondpad_via10_array bondpad_via10_array -lt 1.1 -output region -singular -abut lt 90;
}
EDGE_BOOLEAN -inside oxide_in_res resdum_sz L84129;

RULE OXIDER.W.1.1 {
    CAPTION OXIDER.W.1.1: Minimum Active Resistor width >= 0.1 um;
    INTE L84129 L84129 -lt 0.1 -output region -abut lt 90;
}
EDGE_BOOLEAN -inside poly_in_res resdum_sz L11022;

RULE POLYR.W.1.1 {
    CAPTION POLYR.W.1.1: Minimum Poly resistor width >= 0.1 um;
    INTE L11022 L11022 -lt 0.1 -output region -abut lt 90;
}


########################################################################
Optimizing Rules ...
########################################################################
Two 'SIZE' operations at line 1345 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1346 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1357 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1358 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1369 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1370 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1381 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1382 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1393 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1394 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1405 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1406 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1417 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1418 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1429 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1430 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1441 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1442 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 1453 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 1454 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are converted into two 'SIZE' operations, and one operation with -underover option.
Two 'SIZE' operations at line 4011 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4012 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4025 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4026 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4039 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4040 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4053 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4054 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4067 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4068 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4081 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4082 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4095 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4096 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4109 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4110 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4122 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4123 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4134 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4135 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 4146 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 4147 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7699 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7700 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7709 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7710 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7719 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7720 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7729 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7730 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7739 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7740 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7749 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7750 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7759 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7760 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7769 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7770 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7779 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7780 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Two 'SIZE' operations at line 7789 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul and at line 7790 in file /home/saul/projects/KISTA/pvs/./pvlDRC.rul are merged into one 'SIZE' operation with -underover option.
Completed execution early, as requested by the "-get_rules" or "-gen_tags"

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)
            DFM FILL: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 0(s)
Peak Memory Used                  : 10(M)
Total Original Geometry           : 0(0)
Total DRC RuleChecks              : 0
Total DRC Results                 : 0 (0)


Design Rule Check Finished Normally. Wed Nov 24 08:29:06 2021


