\doxysection{runtime/\+EASTL/include/\+EASTL/internal/atomic/arch/arm/arch\+\_\+arm\+\_\+memory\+\_\+barrier.h 文件参考}
\hypertarget{arch__arm__memory__barrier_8h}{}\label{arch__arm__memory__barrier_8h}\index{runtime/EASTL/include/EASTL/internal/atomic/arch/arm/arch\_arm\_memory\_barrier.h@{runtime/EASTL/include/EASTL/internal/atomic/arch/arm/arch\_arm\_memory\_barrier.h}}
此图展示该文件被哪些文件直接或间接地引用了\+:
% FIG 0
\doxysubsubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{arch__arm__memory__barrier_8h_a4ec7f177ddd9238f991aeb3aa5cefcae}{EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+MB}}()
\item 
\#define \mbox{\hyperlink{arch__arm__memory__barrier_8h_a89c2b0aeebc1f8ea78eb112bc7930efe}{EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+WMB}}()
\item 
\#define \mbox{\hyperlink{arch__arm__memory__barrier_8h_a94281ea2e4b66e53c7d2804c40d089de}{EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+RMB}}()
\end{DoxyCompactItemize}


\doxysubsection{宏定义说明}
\Hypertarget{arch__arm__memory__barrier_8h_a4ec7f177ddd9238f991aeb3aa5cefcae}\index{arch\_arm\_memory\_barrier.h@{arch\_arm\_memory\_barrier.h}!EASTL\_ARCH\_ATOMIC\_CPU\_MB@{EASTL\_ARCH\_ATOMIC\_CPU\_MB}}
\index{EASTL\_ARCH\_ATOMIC\_CPU\_MB@{EASTL\_ARCH\_ATOMIC\_CPU\_MB}!arch\_arm\_memory\_barrier.h@{arch\_arm\_memory\_barrier.h}}
\doxysubsubsection{\texorpdfstring{EASTL\_ARCH\_ATOMIC\_CPU\_MB}{EASTL\_ARCH\_ATOMIC\_CPU\_MB}}
{\footnotesize\ttfamily \label{arch__arm__memory__barrier_8h_a4ec7f177ddd9238f991aeb3aa5cefcae} 
\#define EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+MB(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_EMIT\_DMB(EASTL\_ARM\_DMB\_ISH)}

\end{DoxyCode}
\Hypertarget{arch__arm__memory__barrier_8h_a94281ea2e4b66e53c7d2804c40d089de}\index{arch\_arm\_memory\_barrier.h@{arch\_arm\_memory\_barrier.h}!EASTL\_ARCH\_ATOMIC\_CPU\_RMB@{EASTL\_ARCH\_ATOMIC\_CPU\_RMB}}
\index{EASTL\_ARCH\_ATOMIC\_CPU\_RMB@{EASTL\_ARCH\_ATOMIC\_CPU\_RMB}!arch\_arm\_memory\_barrier.h@{arch\_arm\_memory\_barrier.h}}
\doxysubsubsection{\texorpdfstring{EASTL\_ARCH\_ATOMIC\_CPU\_RMB}{EASTL\_ARCH\_ATOMIC\_CPU\_RMB}}
{\footnotesize\ttfamily \label{arch__arm__memory__barrier_8h_a94281ea2e4b66e53c7d2804c40d089de} 
\#define EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+RMB(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_EMIT\_DMB(EASTL\_ARM\_DMB\_ISHLD)}

\end{DoxyCode}
\Hypertarget{arch__arm__memory__barrier_8h_a89c2b0aeebc1f8ea78eb112bc7930efe}\index{arch\_arm\_memory\_barrier.h@{arch\_arm\_memory\_barrier.h}!EASTL\_ARCH\_ATOMIC\_CPU\_WMB@{EASTL\_ARCH\_ATOMIC\_CPU\_WMB}}
\index{EASTL\_ARCH\_ATOMIC\_CPU\_WMB@{EASTL\_ARCH\_ATOMIC\_CPU\_WMB}!arch\_arm\_memory\_barrier.h@{arch\_arm\_memory\_barrier.h}}
\doxysubsubsection{\texorpdfstring{EASTL\_ARCH\_ATOMIC\_CPU\_WMB}{EASTL\_ARCH\_ATOMIC\_CPU\_WMB}}
{\footnotesize\ttfamily \label{arch__arm__memory__barrier_8h_a89c2b0aeebc1f8ea78eb112bc7930efe} 
\#define EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+WMB(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ EASTL\_ARCH\_ATOMIC\_ARM\_EMIT\_DMB(EASTL\_ARM\_DMB\_ISHST)}

\end{DoxyCode}
