@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO106 :"e:\git\my_projects\fpga\verilog\spi\spi.v":167:6:167:9|Found ROM .delname. (in view: work.SPI(verilog)) with 12 words by 2 bits.
@N: MO106 :"e:\git\my_projects\fpga\verilog\spi\spi.v":167:6:167:9|Found ROM .delname. (in view: work.SPI(verilog)) with 12 words by 7 bits.
@N: MO231 :"e:\git\my_projects\fpga\verilog\spi\spi.v":163:2:163:7|Found counter in view:work.SPI(verilog) instance clkcnt[10:0] 
@N: BN362 :"e:\git\my_projects\fpga\verilog\spi\spi.v":51:2:51:7|Removing sequential instance spcr[4] (in view: work.SPI(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"e:\git\my_projects\fpga\verilog\spi\fifo4.v":61:0:61:5|Generating RAM wfifo.mem[8:1]
@N: FO126 :"e:\git\my_projects\fpga\verilog\spi\fifo4.v":61:0:61:5|Generating RAM rfifo.mem[8:1]
@N: FX1056 |Writing EDF file: E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
