# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PynqDemoDesign.srcs/sources_1/new/Pong.vhd" \
"../../../../PynqDemoDesign.srcs/sim_1/new/PongTB.vhd" \

# Do not sort compile order
nosort
