

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit136_proc374'
================================================================
* Date:           Tue Apr 23 17:31:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    208|    -|
|Register         |        -|      -|     155|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     155|    212|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op11  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   4|           2|           2|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  50|         11|    1|         11|
    |ap_done                     |   9|          2|    1|          2|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_8_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_9_V_blk_n  |   9|          2|    1|          2|
    |tmp_data_V_blk_n            |   9|          2|    1|          2|
    |tmp_data_V_din              |  50|         11|   16|        176|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 208|         46|   29|        211|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  10|   0|   10|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |tmp_data_V_16_12_reg_110   |  16|   0|   16|          0|
    |tmp_data_V_16_23_reg_115   |  16|   0|   16|          0|
    |tmp_data_V_16_34_reg_120   |  16|   0|   16|          0|
    |tmp_data_V_16_45_reg_125   |  16|   0|   16|          0|
    |tmp_data_V_16_56_reg_130   |  16|   0|   16|          0|
    |tmp_data_V_16_67_reg_135   |  16|   0|   16|          0|
    |tmp_data_V_16_78_reg_140   |  16|   0|   16|          0|
    |tmp_data_V_16_89_reg_145   |  16|   0|   16|          0|
    |tmp_data_V_16_910_reg_150  |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 155|   0|  155|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit136_proc374 | return value |
|out_local_V_data_0_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_0_V         |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_0_V         |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  |         out_local_V_data_0_V         |    pointer   |
|out_local_V_data_1_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_1_V         |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_1_V         |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  |         out_local_V_data_1_V         |    pointer   |
|out_local_V_data_2_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_2_V         |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_2_V         |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  |         out_local_V_data_2_V         |    pointer   |
|out_local_V_data_3_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_3_V         |    pointer   |
|out_local_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_3_V         |    pointer   |
|out_local_V_data_3_V_read     | out |    1|   ap_fifo  |         out_local_V_data_3_V         |    pointer   |
|out_local_V_data_4_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_4_V         |    pointer   |
|out_local_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_4_V         |    pointer   |
|out_local_V_data_4_V_read     | out |    1|   ap_fifo  |         out_local_V_data_4_V         |    pointer   |
|out_local_V_data_5_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_5_V         |    pointer   |
|out_local_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_5_V         |    pointer   |
|out_local_V_data_5_V_read     | out |    1|   ap_fifo  |         out_local_V_data_5_V         |    pointer   |
|out_local_V_data_6_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_6_V         |    pointer   |
|out_local_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_6_V         |    pointer   |
|out_local_V_data_6_V_read     | out |    1|   ap_fifo  |         out_local_V_data_6_V         |    pointer   |
|out_local_V_data_7_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_7_V         |    pointer   |
|out_local_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_7_V         |    pointer   |
|out_local_V_data_7_V_read     | out |    1|   ap_fifo  |         out_local_V_data_7_V         |    pointer   |
|out_local_V_data_8_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_8_V         |    pointer   |
|out_local_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_8_V         |    pointer   |
|out_local_V_data_8_V_read     | out |    1|   ap_fifo  |         out_local_V_data_8_V         |    pointer   |
|out_local_V_data_9_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_9_V         |    pointer   |
|out_local_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_9_V         |    pointer   |
|out_local_V_data_9_V_read     | out |    1|   ap_fifo  |         out_local_V_data_9_V         |    pointer   |
|tmp_data_V_din                | out |   16|   ap_fifo  |              tmp_data_V              |    pointer   |
|tmp_data_V_full_n             |  in |    1|   ap_fifo  |              tmp_data_V              |    pointer   |
|tmp_data_V_write              | out |    1|   ap_fifo  |              tmp_data_V              |    pointer   |
+------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%empty = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 11 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V_16_01 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 0" [firmware/myproject_axi.cpp:30]   --->   Operation 12 'extractvalue' 'tmp_data_V_16_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_V_16_12 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 1" [firmware/myproject_axi.cpp:30]   --->   Operation 13 'extractvalue' 'tmp_data_V_16_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_16_23 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 2" [firmware/myproject_axi.cpp:30]   --->   Operation 14 'extractvalue' 'tmp_data_V_16_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_16_34 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 3" [firmware/myproject_axi.cpp:30]   --->   Operation 15 'extractvalue' 'tmp_data_V_16_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_16_45 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 4" [firmware/myproject_axi.cpp:30]   --->   Operation 16 'extractvalue' 'tmp_data_V_16_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_16_56 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 5" [firmware/myproject_axi.cpp:30]   --->   Operation 17 'extractvalue' 'tmp_data_V_16_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_16_67 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 6" [firmware/myproject_axi.cpp:30]   --->   Operation 18 'extractvalue' 'tmp_data_V_16_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_16_78 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 7" [firmware/myproject_axi.cpp:30]   --->   Operation 19 'extractvalue' 'tmp_data_V_16_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_16_89 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 8" [firmware/myproject_axi.cpp:30]   --->   Operation 20 'extractvalue' 'tmp_data_V_16_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_16_910 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 9" [firmware/myproject_axi.cpp:30]   --->   Operation 21 'extractvalue' 'tmp_data_V_16_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_01)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 22 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 23 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_12)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 23 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 24 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_23)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 24 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 25 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_34)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 25 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 26 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_45)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 26 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 27 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_56)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 27 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 28 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_67)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 28 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 29 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_78)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 29 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 30 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_89)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 30 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_16_910)" [firmware/nnet_utils/nnet_types.h:29->firmware/myproject_axi.cpp:30]   --->   Operation 42 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 00000000000]
tmp_data_V_16_01  (extractvalue ) [ 00000000000]
tmp_data_V_16_12  (extractvalue ) [ 00100000000]
tmp_data_V_16_23  (extractvalue ) [ 00110000000]
tmp_data_V_16_34  (extractvalue ) [ 00111000000]
tmp_data_V_16_45  (extractvalue ) [ 00111100000]
tmp_data_V_16_56  (extractvalue ) [ 00111110000]
tmp_data_V_16_67  (extractvalue ) [ 00111111000]
tmp_data_V_16_78  (extractvalue ) [ 00111111100]
tmp_data_V_16_89  (extractvalue ) [ 00111111110]
tmp_data_V_16_910 (extractvalue ) [ 00111111111]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
ret_ln0           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_local_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_local_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_local_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_local_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_local_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_local_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_local_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="empty_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="160" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="0" index="2" bw="16" slack="0"/>
<pin id="42" dir="0" index="3" bw="16" slack="0"/>
<pin id="43" dir="0" index="4" bw="16" slack="0"/>
<pin id="44" dir="0" index="5" bw="16" slack="0"/>
<pin id="45" dir="0" index="6" bw="16" slack="0"/>
<pin id="46" dir="0" index="7" bw="16" slack="0"/>
<pin id="47" dir="0" index="8" bw="16" slack="0"/>
<pin id="48" dir="0" index="9" bw="16" slack="0"/>
<pin id="49" dir="0" index="10" bw="16" slack="0"/>
<pin id="50" dir="1" index="11" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/1 write_ln29/2 write_ln29/3 write_ln29/4 write_ln29/5 write_ln29/6 write_ln29/7 write_ln29/8 write_ln29/9 write_ln29/10 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_data_V_16_01_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="160" slack="0"/>
<pin id="71" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_01/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_data_V_16_12_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="160" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_12/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_data_V_16_23_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="160" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_23/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_data_V_16_34_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="160" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_34/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_data_V_16_45_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="160" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_45/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_data_V_16_56_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="160" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_56/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_data_V_16_67_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="160" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_67/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_data_V_16_78_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="160" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_78/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_data_V_16_89_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="160" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_89/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_data_V_16_910_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="160" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_16_910/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="tmp_data_V_16_12_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_12 "/>
</bind>
</comp>

<comp id="115" class="1005" name="tmp_data_V_16_23_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="2"/>
<pin id="117" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_23 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_data_V_16_34_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="3"/>
<pin id="122" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_34 "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_data_V_16_45_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="4"/>
<pin id="127" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_45 "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_data_V_16_56_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="5"/>
<pin id="132" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_56 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_data_V_16_67_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="6"/>
<pin id="137" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_67 "/>
</bind>
</comp>

<comp id="140" class="1005" name="tmp_data_V_16_78_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="7"/>
<pin id="142" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_78 "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_data_V_16_89_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="8"/>
<pin id="147" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_89 "/>
</bind>
</comp>

<comp id="150" class="1005" name="tmp_data_V_16_910_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="9"/>
<pin id="152" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="tmp_data_V_16_910 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="38" pin=5"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="38" pin=6"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="38" pin=7"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="38" pin=8"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="38" pin=9"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="38" pin=10"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="38" pin="11"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="38" pin="11"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="38" pin="11"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="38" pin="11"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="38" pin="11"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="38" pin="11"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="38" pin="11"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="38" pin="11"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="11"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="11"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="74" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="118"><net_src comp="78" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="123"><net_src comp="82" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="128"><net_src comp="86" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="133"><net_src comp="90" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="138"><net_src comp="94" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="143"><net_src comp="98" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="148"><net_src comp="102" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="153"><net_src comp="106" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_data_V | {1 2 3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_0_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_1_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_2_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_3_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_4_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_5_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_6_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_7_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_8_V | {1 }
	Port: Block_myproject_axi_.exit136_proc374 : out_local_V_data_9_V | {1 }
  - Chain level:
	State 1
		write_ln29 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   |     empty_read_fu_38     |
|----------|--------------------------|
|   write  |      grp_write_fu_62     |
|----------|--------------------------|
|          |  tmp_data_V_16_01_fu_69  |
|          |  tmp_data_V_16_12_fu_74  |
|          |  tmp_data_V_16_23_fu_78  |
|          |  tmp_data_V_16_34_fu_82  |
|extractvalue|  tmp_data_V_16_45_fu_86  |
|          |  tmp_data_V_16_56_fu_90  |
|          |  tmp_data_V_16_67_fu_94  |
|          |  tmp_data_V_16_78_fu_98  |
|          |  tmp_data_V_16_89_fu_102 |
|          | tmp_data_V_16_910_fu_106 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| tmp_data_V_16_12_reg_110|   16   |
| tmp_data_V_16_23_reg_115|   16   |
| tmp_data_V_16_34_reg_120|   16   |
| tmp_data_V_16_45_reg_125|   16   |
| tmp_data_V_16_56_reg_130|   16   |
| tmp_data_V_16_67_reg_135|   16   |
| tmp_data_V_16_78_reg_140|   16   |
| tmp_data_V_16_89_reg_145|   16   |
|tmp_data_V_16_910_reg_150|   16   |
+-------------------------+--------+
|          Total          |   144  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_62 |  p2  |  10  |  16  |   160  ||    47   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   160  ||  2.0508 ||    47   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   47   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   144  |   47   |
+-----------+--------+--------+--------+
