<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r19793 - in haiku/trunk: headers/private/graphics	headers/private/graphics/vmware src/add-ons/accelerants	src/add-ons/accelerants/vmware src/add-ons/kernel/drivers/graphics	src/add-ons/kernel/drivers/graphics/vmware
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-January/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r19793%20-%20in%20haiku/trunk%3A%20headers/private/graphics%0A%09headers/private/graphics/vmware%20src/add-ons/accelerants%0A%09src/add-ons/accelerants/vmware%20src/add-ons/kernel/drivers/graphics%0A%09src/add-ons/kernel/drivers/graphics/vmware&In-Reply-To=%3C200701141416.l0EEG83P029995%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000199.html">
   <LINK REL="Next"  HREF="000205.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r19793 - in haiku/trunk: headers/private/graphics	headers/private/graphics/vmware src/add-ons/accelerants	src/add-ons/accelerants/vmware src/add-ons/kernel/drivers/graphics	src/add-ons/kernel/drivers/graphics/vmware</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r19793%20-%20in%20haiku/trunk%3A%20headers/private/graphics%0A%09headers/private/graphics/vmware%20src/add-ons/accelerants%0A%09src/add-ons/accelerants/vmware%20src/add-ons/kernel/drivers/graphics%0A%09src/add-ons/kernel/drivers/graphics/vmware&In-Reply-To=%3C200701141416.l0EEG83P029995%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r19793 - in haiku/trunk: headers/private/graphics	headers/private/graphics/vmware src/add-ons/accelerants	src/add-ons/accelerants/vmware src/add-ons/kernel/drivers/graphics	src/add-ons/kernel/drivers/graphics/vmware">axeld at mail.berlios.de
       </A><BR>
    <I>Sun Jan 14 15:16:08 CET 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="000199.html">[Haiku-commits] r19792 - in haiku/trunk/src/bin: . coreutils/src
</A></li>
        <LI>Next message: <A HREF="000205.html">[Haiku-commits] r19793 - in haiku/trunk: headers/private/graphics headers/private/graphics/vmware src/add-ons/accelerants	src/add-ons/accelerants/vmware src/add-ons/kernel/drivers/graphics	src/add-ons/kernel/drivers/graphics/vmware
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#200">[ date ]</a>
              <a href="thread.html#200">[ thread ]</a>
              <a href="subject.html#200">[ subject ]</a>
              <a href="author.html#200">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2007-01-14 15:16:06 +0100 (Sun, 14 Jan 2007)
New Revision: 19793
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=19793&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=19793&amp;view=rev</A>

Added:
   haiku/trunk/headers/private/graphics/vmware/
   haiku/trunk/headers/private/graphics/vmware/DriverInterface.h
   haiku/trunk/headers/private/graphics/vmware/svga_reg.h
   haiku/trunk/headers/private/graphics/vmware/vm_device_version.h
   haiku/trunk/src/add-ons/accelerants/vmware/
   haiku/trunk/src/add-ons/accelerants/vmware/Acceleration.c
   haiku/trunk/src/add-ons/accelerants/vmware/Cursor.c
   haiku/trunk/src/add-ons/accelerants/vmware/EngineManagment.c
   haiku/trunk/src/add-ons/accelerants/vmware/Fifo.c
   haiku/trunk/src/add-ons/accelerants/vmware/GetAccelerantHook.c
   haiku/trunk/src/add-ons/accelerants/vmware/GetModeInfo.c
   haiku/trunk/src/add-ons/accelerants/vmware/GlobalData.c
   haiku/trunk/src/add-ons/accelerants/vmware/GlobalData.h
   haiku/trunk/src/add-ons/accelerants/vmware/InitAccelerant.c
   haiku/trunk/src/add-ons/accelerants/vmware/Jamfile
   haiku/trunk/src/add-ons/accelerants/vmware/ProposeDisplayMode.c
   haiku/trunk/src/add-ons/accelerants/vmware/README
   haiku/trunk/src/add-ons/accelerants/vmware/SetDisplayMode.c
   haiku/trunk/src/add-ons/accelerants/vmware/generic.h
   haiku/trunk/src/add-ons/kernel/drivers/graphics/vmware/
   haiku/trunk/src/add-ons/kernel/drivers/graphics/vmware/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/graphics/vmware/device.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/vmware/driver.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/vmware/driver.h
Modified:
   haiku/trunk/src/add-ons/accelerants/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/graphics/Jamfile
Log:
Added Eric Petit's VMware graphics driver - thanks!
Made the following changes from the version I got from Eric:
* made BppForSpace() in DriverInterface.h inline to remove some warnings
* renamed driver source files to lower case.
* removed Be Inc. copyright from kernel driver as I couldn't see anything coming
  from Be Inc. there - correct me if I was wrong, Eric.
* Minor other changes like added missing header guards.
* The README provided in the main directory is only included in the accelerant
  directory.


Added: haiku/trunk/headers/private/graphics/vmware/DriverInterface.h
===================================================================
--- haiku/trunk/headers/private/graphics/vmware/DriverInterface.h	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/headers/private/graphics/vmware/DriverInterface.h	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,119 @@
+/*
+ * Copyright 1999, Be Incorporated.
+ * Copyright 2007, Haiku.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Be Incorporated
+ *		Eric Petit &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">eric.petit at lapsus.org</A>&gt;
+ */
+
+#ifndef DRIVERINTERFACE_H
+#define DRIVERINTERFACE_H
+
+#include &lt;GraphicsDefs.h&gt;
+#include &lt;Accelerant.h&gt;
+#include &lt;Drivers.h&gt;
+#include &lt;PCI.h&gt;
+#include &lt;OS.h&gt;
+
+#include &quot;vm_device_version.h&quot;
+#include &quot;svga_reg.h&quot;
+
+#define MAX_SAMPLE_DEVICE_NAME_LENGTH	32
+#define CURSOR_ID						1
+
+
+/*--------------------------------------------------------------------*/
+/* Benaphores */
+
+typedef struct {
+	sem_id	sem;
+	int32	ben;
+} Benaphore;
+#define INIT_BEN(x)		x.sem = create_sem(0, &quot;VMware &quot;#x); x.ben = 0;
+#define ACQUIRE_BEN(x)	if((atomic_add(&amp;(x.ben), 1)) &gt;= 1) acquire_sem(x.sem);
+#define RELEASE_BEN(x)	if((atomic_add(&amp;(x.ben), -1)) &gt; 1) release_sem(x.sem);
+#define DELETE_BEN(x)	delete_sem(x.sem);
+
+
+/*--------------------------------------------------------------------*/
+/* Utils */
+
+#define ROUND_TO_PAGE_SIZE(x) (((x)+(B_PAGE_SIZE)-1)&amp;~((B_PAGE_SIZE)-1))
+
+static inline int
+BppForSpace(int space)
+{
+	switch (space) {
+		case B_RGB32:
+			return 32;
+		case B_RGB24:
+			return 24;
+		case B_RGB16:
+			return 16;
+		case B_RGB15:
+			return 15;
+		case B_CMAP8:
+			return 8;
+	}
+	return 0;
+}
+
+
+/*--------------------------------------------------------------------*/
+/* Request codes for ioctl() */
+
+enum {
+	VMWARE_GET_PRIVATE_DATA = B_DEVICE_OP_CODES_END + 1,
+	VMWARE_FIFO_START,
+	VMWARE_FIFO_STOP,
+	VMWARE_FIFO_SYNC,
+	VMWARE_SET_MODE,
+	VMWARE_SHOW_CURSOR,
+	VMWARE_MOVE_CURSOR,
+};
+
+
+/*--------------------------------------------------------------------*/
+/* Structure shared between the kernel driver and the accelerant */
+
+typedef struct {
+	/* Device info and capabilities */
+	uint16			vendorId;
+	uint16			deviceId;
+	uint8			revision;
+	uint32			maxWidth;
+	uint32			maxHeight;
+	void			*fbDma;
+	uint32			fbSize;
+	void			*fifoDma;
+	uint32			fifoSize;
+	uint32			fifoMin;
+	uint32			capabilities;
+	uint32			fifoCapabilities;
+	uint32			fifoFlags;
+
+	/* For registers access */
+	uint16			indexPort;
+	uint16			valuePort;
+
+	/* Mapped areas */
+	area_id			fbArea;
+	void			*fb;
+	area_id			fifoArea;
+	void			*fifo;
+
+	/* This changes when we switch to another mode */
+	uint32			fbOffset;
+	uint32			bytesPerRow;
+
+	/* Current display mode */
+	display_mode	dm;
+
+	Benaphore		engineLock;
+	Benaphore		fifoLock;
+	uint32			fifoNext;
+} SharedInfo;
+
+#endif

Added: haiku/trunk/headers/private/graphics/vmware/svga_reg.h
===================================================================
--- haiku/trunk/headers/private/graphics/vmware/svga_reg.h	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/headers/private/graphics/vmware/svga_reg.h	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,518 @@
+/*
+ * Copyright 1998-2001, VMware, Inc.
+ * Distributed under the terms of the MIT License.
+ *
+ */
+
+/*
+ * svga_reg.h --
+ *
+ * SVGA hardware definitions
+ */
+
+#ifndef _SVGA_REG_H_
+#define _SVGA_REG_H_
+
+/*
+ * Memory and port addresses and fundamental constants
+ */
+
+/*
+ * Note-- MAX_WIDTH and MAX_HEIGHT are largely ignored by the code.  This
+ * isn't such a bad thing for forward compatibility. --Jeremy.
+ */
+#define SVGA_MAX_WIDTH  				2360
+#define SVGA_MAX_HEIGHT 				1770
+#define SVGA_MAX_BITS_PER_PIXEL 		32
+#define SVGA_MAX_DEPTH  				24
+
+#define SVGA_FB_MAX_SIZE \
+   ((((SVGA_MAX_WIDTH * SVGA_MAX_HEIGHT *                					\
+   	SVGA_MAX_BITS_PER_PIXEL / 8) &gt;&gt; PAGE_SHIFT) + 1) &lt;&lt; PAGE_SHIFT)
+
+#define SVGA_MAX_PSEUDOCOLOR_DEPTH  	8
+#define SVGA_MAX_PSEUDOCOLORS   		(1 &lt;&lt; SVGA_MAX_PSEUDOCOLOR_DEPTH)
+#define SVGA_NUM_PALETTE_REGS   		(3 * SVGA_MAX_PSEUDOCOLORS)
+
+#define SVGA_MAGIC 		0x900000UL
+#define SVGA_MAKE_ID(ver)  (SVGA_MAGIC &lt;&lt; 8 | (ver))
+
+/* Version 2 let the address of the frame buffer be unsigned on Win32 */
+#define SVGA_VERSION_2 	2
+#define SVGA_ID_2  		SVGA_MAKE_ID(SVGA_VERSION_2)
+
+/* Version 1 has new registers starting with SVGA_REG_CAPABILITIES so
+   PALETTE_BASE has moved */
+#define SVGA_VERSION_1 	1
+#define SVGA_ID_1  		SVGA_MAKE_ID(SVGA_VERSION_1)
+
+/* Version 0 is the initial version */
+#define SVGA_VERSION_0 	0
+#define SVGA_ID_0  		SVGA_MAKE_ID(SVGA_VERSION_0)
+
+/* Invalid SVGA_ID_ */
+#define SVGA_ID_INVALID	0xFFFFFFFF
+
+/* More backwards compatibility, old location of color map: */
+#define SVGA_OLD_PALETTE_BASE	17
+
+/* Base and Offset gets us headed the right way for PCI Base Addr Registers */
+#define SVGA_LEGACY_BASE_PORT   0x4560
+#define SVGA_INDEX_PORT 		0x0
+#define SVGA_VALUE_PORT 		0x1
+#define SVGA_BIOS_PORT  		0x2
+#define SVGA_NUM_PORTS  		0x3
+
+/* This port is deprecated, but retained because of old drivers. */
+#define SVGA_LEGACY_ACCEL_PORT  0x3
+
+/* Legal values for the SVGA_REG_CURSOR_ON register in cursor bypass mode */
+#define SVGA_CURSOR_ON_HIDE   			0x0	/* Must be 0 to maintain backward compatibility */
+#define SVGA_CURSOR_ON_SHOW   			0x1	/* Must be 1 to maintain backward compatibility */
+#define SVGA_CURSOR_ON_REMOVE_FROM_FB 	0x2	/* Remove the cursor from the framebuffer because we need to see what's under it */
+#define SVGA_CURSOR_ON_RESTORE_TO_FB  	0x3	/* Put the cursor back in the framebuffer so the user can see it */
+
+/*
+ * Registers
+ */
+
+enum {
+   SVGA_REG_ID = 0,
+   SVGA_REG_ENABLE = 1,
+   SVGA_REG_WIDTH = 2,
+   SVGA_REG_HEIGHT = 3,
+   SVGA_REG_MAX_WIDTH = 4,
+   SVGA_REG_MAX_HEIGHT = 5,
+   SVGA_REG_DEPTH = 6,
+   SVGA_REG_BITS_PER_PIXEL = 7, 	/* Current bpp in the guest */
+   SVGA_REG_PSEUDOCOLOR = 8,
+   SVGA_REG_RED_MASK = 9,
+   SVGA_REG_GREEN_MASK = 10,
+   SVGA_REG_BLUE_MASK = 11,
+   SVGA_REG_BYTES_PER_LINE = 12,
+   SVGA_REG_FB_START = 13,
+   SVGA_REG_FB_OFFSET = 14,
+   SVGA_REG_VRAM_SIZE = 15,
+   SVGA_REG_FB_SIZE = 16,
+
+   /* ID 0 implementation only had the above registers, then the palette */
+
+   SVGA_REG_CAPABILITIES = 17,
+   SVGA_REG_MEM_START = 18,		/* Memory for command FIFO and bitmaps */
+   SVGA_REG_MEM_SIZE = 19,
+   SVGA_REG_CONFIG_DONE = 20,  	/* Set when memory area configured */
+   SVGA_REG_SYNC = 21, 			/* Write to force synchronization */
+   SVGA_REG_BUSY = 22, 			/* Read to check if sync is done */
+   SVGA_REG_GUEST_ID = 23, 		/* Set guest OS identifier */
+   SVGA_REG_CURSOR_ID = 24,		/* ID of cursor */
+   SVGA_REG_CURSOR_X = 25, 		/* Set cursor X position */
+   SVGA_REG_CURSOR_Y = 26, 		/* Set cursor Y position */
+   SVGA_REG_CURSOR_ON = 27,		/* Turn cursor on/off */
+   SVGA_REG_HOST_BITS_PER_PIXEL = 28, /* Current bpp in the host */
+   SVGA_REG_SCRATCH_SIZE = 29, 	/* Number of scratch registers */
+   SVGA_REG_MEM_REGS = 30, 		/* Number of FIFO registers */
+   SVGA_REG_NUM_DISPLAYS = 31, 	/* Number of guest displays */
+   SVGA_REG_PITCHLOCK = 32,		/* Fixed pitch for all modes */
+   SVGA_REG_TOP = 33,  			/* Must be 1 more than the last register */
+
+   SVGA_PALETTE_BASE = 1024,   	/* Base of SVGA color map */
+   /* Next 768 (== 256*3) registers exist for colormap */
+   SVGA_SCRATCH_BASE = SVGA_PALETTE_BASE + SVGA_NUM_PALETTE_REGS
+               					/* Base of scratch registers */
+   /* Next reg[SVGA_REG_SCRATCH_SIZE] registers exist for scratch usage:
+  	First 4 are reserved for VESA BIOS Extension; any remaining are for
+  	the use of the current SVGA driver. */
+};
+
+
+/*
+ *  Capabilities
+ */
+
+#define SVGA_CAP_NONE   			0x00000
+#define SVGA_CAP_RECT_FILL  		0x00001
+#define SVGA_CAP_RECT_COPY  		0x00002
+#define SVGA_CAP_RECT_PAT_FILL  	0x00004
+#define SVGA_CAP_LEGACY_OFFSCREEN   0x00008
+#define SVGA_CAP_RASTER_OP  		0x00010
+#define SVGA_CAP_CURSOR 			0x00020
+#define SVGA_CAP_CURSOR_BYPASS  	0x00040
+#define SVGA_CAP_CURSOR_BYPASS_2	0x00080
+#define SVGA_CAP_8BIT_EMULATION 	0x00100
+#define SVGA_CAP_ALPHA_CURSOR   	0x00200
+#define SVGA_CAP_GLYPH  			0x00400
+#define SVGA_CAP_GLYPH_CLIPPING 	0x00800
+#define SVGA_CAP_OFFSCREEN_1		0x01000
+#define SVGA_CAP_ALPHA_BLEND		0x02000
+#define SVGA_CAP_3D 				0x04000
+#define SVGA_CAP_EXTENDED_FIFO  	0x08000
+#define SVGA_CAP_MULTIMON   		0x10000
+#define SVGA_CAP_PITCHLOCK  		0x20000
+
+/*
+ *  Raster op codes (same encoding as X) used by FIFO drivers.
+ */
+
+#define SVGA_ROP_CLEAR  		0x00 	/* 0 */
+#define SVGA_ROP_AND			0x01 	/* src AND dst */
+#define SVGA_ROP_AND_REVERSE	0x02 	/* src AND NOT dst */
+#define SVGA_ROP_COPY   		0x03 	/* src */
+#define SVGA_ROP_AND_INVERTED   0x04 	/* NOT src AND dst */
+#define SVGA_ROP_NOOP   		0x05 	/* dst */
+#define SVGA_ROP_XOR			0x06 	/* src XOR dst */
+#define SVGA_ROP_OR 			0x07 	/* src OR dst */
+#define SVGA_ROP_NOR			0x08 	/* NOT src AND NOT dst */
+#define SVGA_ROP_EQUIV  		0x09 	/* NOT src XOR dst */
+#define SVGA_ROP_INVERT 		0x0a 	/* NOT dst */
+#define SVGA_ROP_OR_REVERSE 	0x0b 	/* src OR NOT dst */
+#define SVGA_ROP_COPY_INVERTED  0x0c 	/* NOT src */
+#define SVGA_ROP_OR_INVERTED	0x0d 	/* NOT src OR dst */
+#define SVGA_ROP_NAND   		0x0e 	/* NOT src OR NOT dst */
+#define SVGA_ROP_SET			0x0f 	/* 1 */
+#define SVGA_ROP_UNSUPPORTED	0x10
+
+#define SVGA_NUM_SUPPORTED_ROPS   16
+#define SVGA_ROP_ALL			(MASK(SVGA_NUM_SUPPORTED_ROPS))
+#define SVGA_IS_VALID_ROP(rop)  (rop &lt; SVGA_NUM_SUPPORTED_ROPS)
+
+/*
+ *  Ops
+ *  For each pixel, the four channels of the image are computed with: 
+ *
+ *  	C = Ca * Fa + Cb * Fb
+ *
+ *  where C, Ca, Cb are the values of the respective channels and Fa 
+ *  and Fb come from the following table: 
+ *
+ *  	BlendOp 		Fa              		Fb
+ *  	------------------------------------------
+ *  	Clear   		0               		0
+ *  	Src 			1                   	0
+ *  	Dst 			0                   	1
+ *  	Over			1                   	1-Aa
+ *  	OverReverse 	1-Ab        			1
+ *  	In  			Ab                  	0
+ *  	InReverse   	0           			Aa
+ *  	Out 			1-Ab                	0
+ *  	OutReverse  	0           			1-Aa
+ *  	Atop			Ab                  	1-Aa
+ *  	AtopReverse 	1-Ab        			Aa
+ *  	Xor 			1-Ab                	1-Aa
+ *  	Add 			1                   	1
+ *  	Saturate		min(1,(1-Ab)/Aa)		1
+ *
+ *  Flags
+ *  You can use the following flags to achieve additional affects:
+ * 
+ *  	Flag    				Effect
+ *  	------------------------------------------
+ *  	ConstantSourceAlpha 	Ca = Ca * Param0
+ *  	ConstantDestAlpha   	Cb = Cb * Param1
+ *
+ *  Flag effects resolve before the op.  For example
+ *  BlendOp == Add &amp;&amp; Flags == ConstantSourceAlpha |
+ *  ConstantDestAlpha results in:
+ *
+ *   	C = (Ca * Param0) + (Cb * Param1)
+ */
+
+#define SVGA_BLENDOP_CLEAR  					0
+#define SVGA_BLENDOP_SRC    					1
+#define SVGA_BLENDOP_DST    					2
+#define SVGA_BLENDOP_OVER   					3
+#define SVGA_BLENDOP_OVER_REVERSE   			4
+#define SVGA_BLENDOP_IN     					5
+#define SVGA_BLENDOP_IN_REVERSE 				6
+#define SVGA_BLENDOP_OUT    					7
+#define SVGA_BLENDOP_OUT_REVERSE				8
+#define SVGA_BLENDOP_ATOP   					9 
+#define SVGA_BLENDOP_ATOP_REVERSE   			10
+#define SVGA_BLENDOP_XOR    					11
+#define SVGA_BLENDOP_ADD    					12
+#define SVGA_BLENDOP_SATURATE   				13
+
+#define SVGA_NUM_BLENDOPS   					14
+#define SVGA_IS_VALID_BLENDOP(op)   			(op &gt;= 0 &amp;&amp; op &lt; SVGA_NUM_BLENDOPS)
+
+#define SVGA_BLENDFLAG_CONSTANT_SOURCE_ALPHA	0x01
+#define SVGA_BLENDFLAG_CONSTANT_DEST_ALPHA  	0x02
+#define SVGA_NUM_BLENDFLAGS 					2
+#define SVGA_BLENDFLAG_ALL  					(MASK(SVGA_NUM_BLENDFLAGS))
+#define SVGA_IS_VALID_BLENDFLAG(flag)   		((flag &amp; ~SVGA_BLENDFLAG_ALL) == 0)
+
+
+/*
+ *  FIFO offsets (viewed as an array of 32-bit words)
+ */
+
+enum {
+   /*
+	* The original defined FIFO offsets
+	*/
+
+   SVGA_FIFO_MIN = 0,
+   SVGA_FIFO_MAX,   	/* The distance from MIN to MAX must be at least 10K */
+   SVGA_FIFO_NEXT_CMD,
+   SVGA_FIFO_STOP,
+
+   /*
+	* Additional offsets added as of SVGA_CAP_EXTENDED_FIFO
+	*/
+
+   SVGA_FIFO_CAPABILITIES = 4,
+   SVGA_FIFO_FLAGS,
+   SVGA_FIFO_FENCE,
+   SVGA_FIFO_3D_HWVERSION, 	/* Check SVGA3dHardwareVersion in svga3d_reg.h */
+   SVGA_FIFO_PITCHLOCK,
+
+   /*
+	* Always keep this last.  It's not an offset with semantic value, but
+	* rather a convenient way to produce the value of fifo[SVGA_FIFO_NUM_REGS]
+	*/
+
+   SVGA_FIFO_NUM_REGS
+};
+
+/*
+ * FIFO Capabilities
+ *
+ *  	Fence -- Fence register and command are supported
+ *  	Accel Front -- Front buffer only commands are supported
+ *  	Pitch Lock -- Pitch lock register is supported
+ */
+
+#define SVGA_FIFO_CAP_NONE  				0
+#define SVGA_FIFO_CAP_FENCE 			(1&lt;&lt;0)
+#define SVGA_FIFO_CAP_ACCELFRONT		(1&lt;&lt;1)
+#define SVGA_FIFO_CAP_PITCHLOCK 		(1&lt;&lt;2)
+
+
+/*
+ * FIFO Flags
+ *
+ *  	Accel Front -- Driver should use front buffer only commands
+ */
+
+#define SVGA_FIFO_FLAG_NONE 				0
+#define SVGA_FIFO_FLAG_ACCELFRONT   	(1&lt;&lt;0)
+
+
+/*
+ *  Drawing object ID's, in the range 0 to SVGA_MAX_ID
+ */
+
+#define  SVGA_MAX_ID  		499
+
+/*
+ *  Macros to compute variable length items (sizes in 32-bit words, except
+ *  for SVGA_GLYPH_SCANLINE_SIZE, which is in bytes).
+ */
+
+#define SVGA_BITMAP_SIZE(w,h) ((((w)+31) &gt;&gt; 5) * (h))
+#define SVGA_BITMAP_SCANLINE_SIZE(w) (( (w)+31 ) &gt;&gt; 5)
+#define SVGA_PIXMAP_SIZE(w,h,bpp) ((( ((w)*(bpp))+31 ) &gt;&gt; 5) * (h))
+#define SVGA_PIXMAP_SCANLINE_SIZE(w,bpp) (( ((w)*(bpp))+31 ) &gt;&gt; 5)
+#define SVGA_GLYPH_SIZE(w,h) ((((((w) + 7) &gt;&gt; 3) * (h)) + 3) &gt;&gt; 2)
+#define SVGA_GLYPH_SCANLINE_SIZE(w) (((w) + 7) &gt;&gt; 3)
+
+/*
+ *  Increment from one scanline to the next of a bitmap or pixmap
+ */
+#define SVGA_BITMAP_INCREMENT(w) ((( (w)+31 ) &gt;&gt; 5) * sizeof (uint32))
+#define SVGA_PIXMAP_INCREMENT(w,bpp) ((( ((w)*(bpp))+31 ) &gt;&gt; 5) * sizeof (uint32))
+
+/*
+ *  Transparent color for DRAW_GLYPH_CLIPPED
+ */
+#define SVGA_COLOR_TRANSPARENT (~0)
+
+/*
+ *  Commands in the command FIFO
+ */
+
+#define  SVGA_CMD_INVALID_CMD  			0
+ 		/* FIFO layout:
+			&lt;nothing&gt; (well, undefined) */
+
+#define  SVGA_CMD_UPDATE   				1
+ 		/* FIFO layout:
+			X, Y, Width, Height */
+
+#define  SVGA_CMD_RECT_FILL				2
+ 		/* FIFO layout:
+			Color, X, Y, Width, Height */
+
+#define  SVGA_CMD_RECT_COPY				3
+ 		/* FIFO layout:
+			Source X, Source Y, Dest X, Dest Y, Width, Height */
+
+#define  SVGA_CMD_DEFINE_BITMAP			4
+ 		/* FIFO layout:
+			Pixmap ID, Width, Height, &lt;scanlines&gt; */
+
+#define  SVGA_CMD_DEFINE_BITMAP_SCANLINE   5
+ 		/* FIFO layout:
+			Pixmap ID, Width, Height, Line #, scanline */
+
+#define  SVGA_CMD_DEFINE_PIXMAP			6
+ 		/* FIFO layout:
+			Pixmap ID, Width, Height, Depth, &lt;scanlines&gt; */
+
+#define  SVGA_CMD_DEFINE_PIXMAP_SCANLINE   7
+ 		/* FIFO layout:
+			Pixmap ID, Width, Height, Depth, Line #, scanline */
+
+#define  SVGA_CMD_RECT_BITMAP_FILL 		8
+ 		/* FIFO layout:
+			Bitmap ID, X, Y, Width, Height, Foreground, Background */
+
+#define  SVGA_CMD_RECT_PIXMAP_FILL 		9
+ 		/* FIFO layout:
+			Pixmap ID, X, Y, Width, Height */
+
+#define  SVGA_CMD_RECT_BITMAP_COPY		10
+ 		/* FIFO layout:
+			Bitmap ID, Source X, Source Y, Dest X, Dest Y,
+			Width, Height, Foreground, Background */
+
+#define  SVGA_CMD_RECT_PIXMAP_COPY		11
+ 		/* FIFO layout:
+			Pixmap ID, Source X, Source Y, Dest X, Dest Y, Width, Height */
+
+#define  SVGA_CMD_FREE_OBJECT 			12
+ 		/* FIFO layout:
+			Object (pixmap, bitmap, ...) ID */
+
+#define  SVGA_CMD_RECT_ROP_FILL   		13
+ 		/* FIFO layout:
+			Color, X, Y, Width, Height, ROP */
+
+#define  SVGA_CMD_RECT_ROP_COPY   		14
+ 		/* FIFO layout:
+			Source X, Source Y, Dest X, Dest Y, Width, Height, ROP */
+
+#define  SVGA_CMD_RECT_ROP_BITMAP_FILL	15
+ 		/* FIFO layout:
+			ID, X, Y, Width, Height, Foreground, Background, ROP */
+
+#define  SVGA_CMD_RECT_ROP_PIXMAP_FILL	16
+ 		/* FIFO layout:
+			ID, X, Y, Width, Height, ROP */
+
+#define  SVGA_CMD_RECT_ROP_BITMAP_COPY	17
+ 		/* FIFO layout:
+			ID, Source X, Source Y,
+			Dest X, Dest Y, Width, Height, Foreground, Background, ROP */
+
+#define  SVGA_CMD_RECT_ROP_PIXMAP_COPY	18
+ 		/* FIFO layout:
+			ID, Source X, Source Y, Dest X, Dest Y, Width, Height, ROP */
+
+#define SVGA_CMD_DEFINE_CURSOR			19
+		/* FIFO layout:
+   		ID, Hotspot X, Hotspot Y, Width, Height,
+   		Depth for AND mask, Depth for XOR mask,
+   		&lt;scanlines for AND mask&gt;, &lt;scanlines for XOR mask&gt; */
+
+#define SVGA_CMD_DISPLAY_CURSOR   		20
+		/* FIFO layout:
+   		ID, On/Off (1 or 0) */
+
+#define SVGA_CMD_MOVE_CURSOR  			21
+		/* FIFO layout:
+   		X, Y */
+
+#define SVGA_CMD_DEFINE_ALPHA_CURSOR  	22
+		/* FIFO layout:
+   		ID, Hotspot X, Hotspot Y, Width, Height,
+   		&lt;scanlines&gt; */
+
+#define SVGA_CMD_DRAW_GLYPH   			23
+		/* FIFO layout:
+   		X, Y, W, H, FGCOLOR, &lt;stencil buffer&gt; */
+
+#define SVGA_CMD_DRAW_GLYPH_CLIPPED   	24
+		/* FIFO layout:
+   		X, Y, W, H, FGCOLOR, BGCOLOR, &lt;cliprect&gt;, &lt;stencil buffer&gt;
+   		Transparent color expands are done by setting BGCOLOR to ~0 */
+
+#define SVGA_CMD_UPDATE_VERBOSE   		25
+		/* FIFO layout:
+   		X, Y, Width, Height, Reason */
+
+#define SVGA_CMD_SURFACE_FILL 			26
+		/* FIFO layout:
+   		color, dstSurfaceOffset, x, y, w, h, rop */
+
+#define SVGA_CMD_SURFACE_COPY 			27
+		/* FIFO layout:
+   		srcSurfaceOffset, dstSurfaceOffset, srcX, srcY,
+   		destX, destY, w, h, rop */
+
+#define SVGA_CMD_SURFACE_ALPHA_BLEND  	28
+		/* FIFO layout:
+   		srcSurfaceOffset, dstSurfaceOffset, srcX, srcY,
+   		destX, destY, w, h, op (SVGA_BLENDOP*), flags (SVGA_BLENDFLAGS*), 
+   		param1, param2 */
+
+#define  SVGA_CMD_FRONT_ROP_FILL  		29
+ 		/* FIFO layout:
+			Color, X, Y, Width, Height, ROP */
+
+#define  SVGA_CMD_FENCE   				30
+ 		/* FIFO layout:
+			Fence value */
+
+#define SVGA_CMD_MAX  					31
+
+#define SVGA_CMD_MAX_ARGS 				64
+
+/*
+ * Location and size of SVGA frame buffer and the FIFO.
+ */
+#define SVGA_VRAM_MAX_SIZE 	(16 * 1024 * 1024)
+
+#define SVGA_VRAM_SIZE_WS   	(16 * 1024 * 1024) // 16 MB
+#define SVGA_MEM_SIZE_WS		(2  * 1024 * 1024) // 2  MB
+#define SVGA_VRAM_SIZE_SERVER   (4  * 1024 * 1024) // 4  MB
+#define SVGA_MEM_SIZE_SERVER	(256 * 1024)   	// 256 KB
+
+#if /* defined(VMX86_WGS) || */ defined(VMX86_SERVER)
+#define SVGA_VRAM_SIZE 		SVGA_VRAM_SIZE_SERVER
+#define SVGA_MEM_SIZE  		SVGA_MEM_SIZE_SERVER
+#else
+#define SVGA_VRAM_SIZE 		SVGA_VRAM_SIZE_WS
+#define SVGA_MEM_SIZE  		SVGA_MEM_SIZE_WS
+#endif
+
+/*
+ * SVGA_FB_START is the default starting address of the SVGA frame
+ * buffer in the guest's physical address space.
+ * SVGA_FB_START_BIGMEM is the starting address of the SVGA frame
+ * buffer for VMs that have a large amount of physical memory.
+ *
+ * The address of SVGA_FB_START is set to 2GB - (SVGA_FB_MAX_SIZE + SVGA_MEM_SIZE), 
+ * thus the SVGA frame buffer sits at [SVGA_FB_START .. 2GB-1] in the
+ * physical address space.  Our older SVGA drivers for NT treat the
+ * address of the frame buffer as a signed integer.  For backwards
+ * compatibility, we keep the default location of the frame buffer
+ * at under 2GB in the address space.  This restricts VMs to have &quot;only&quot;
+ * up to ~2031MB (i.e., up to SVGA_FB_START) of physical memory.
+ *
+ * For VMs that want more memory than the ~2031MB, we place the SVGA
+ * frame buffer at SVGA_FB_START_BIGMEM.  This allows VMs to have up
+ * to 3584MB, at least as far as the SVGA frame buffer is concerned
+ * (note that there may be other issues that limit the VM memory
+ * size).  PCI devices use high memory addresses, so we have to put
+ * SVGA_FB_START_BIGMEM low enough so that it doesn't overlap with any
+ * of these devices.  Placing SVGA_FB_START_BIGMEM at 0xE0000000
+ * should leave plenty of room for the PCI devices.
+ *
+ * NOTE: All of that is only true for the 0710 chipset.  As of the 0405
+ * chipset, the framebuffer start is determined solely based on the value
+ * the guest BIOS or OS programs into the PCI base address registers.
+ */
+#define SVGA_FB_LEGACY_START			0x7EFC0000
+#define SVGA_FB_LEGACY_START_BIGMEM 	0xE0000000
+
+#endif

Added: haiku/trunk/headers/private/graphics/vmware/vm_device_version.h
===================================================================
--- haiku/trunk/headers/private/graphics/vmware/vm_device_version.h	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/headers/private/graphics/vmware/vm_device_version.h	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,14 @@
+/*
+ * Copyright 1998-2001, VMware, Inc.
+ * Distributed under the terms of the MIT License.
+ *
+ */
+
+#ifndef VM_DEVICE_VERSION_H
+#define VM_DEVICE_VERSION_H
+
+#define PCI_VENDOR_ID_VMWARE		0x15AD
+#define PCI_DEVICE_ID_VMWARE_SVGA2  0x0405
+#define PCI_DEVICE_ID_VMWARE_SVGA   0x0710
+
+#endif /* VM_DEVICE_VERSION_H */

Modified: haiku/trunk/src/add-ons/accelerants/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/accelerants/Jamfile	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/src/add-ons/accelerants/Jamfile	2007-01-14 14:16:06 UTC (rev 19793)
@@ -12,5 +12,6 @@
 SubInclude HAIKU_TOP src add-ons accelerants skeleton ;
 SubInclude HAIKU_TOP src add-ons accelerants vesa ;
 SubInclude HAIKU_TOP src add-ons accelerants via ;
+SubInclude HAIKU_TOP src add-ons accelerants vmware ;
 
 SubIncludeGPL HAIKU_TOP src add-ons accelerants atimach64 ;

Added: haiku/trunk/src/add-ons/accelerants/vmware/Acceleration.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/vmware/Acceleration.c	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/src/add-ons/accelerants/vmware/Acceleration.c	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,69 @@
+/*
+ * Copyright 1999, Be Incorporated.
+ * Copyright 2007, Haiku.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Be Incorporated
+ *		Eric Petit &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">eric.petit at lapsus.org</A>&gt;
+ */
+
+#include &quot;GlobalData.h&quot;
+
+
+void
+SCREEN_TO_SCREEN_BLIT(engine_token *et, blit_params *list, uint32 count)
+{
+	int i;
+	blit_params * b;
+
+	for (i = 0; i &lt; count; i++) {
+		b = &amp;list[i];
+#if 0
+		TRACE(&quot;BLIT %dx%d, %dx%d-&gt;%dx%d\n&quot;, b-&gt;width + 1, b-&gt;height + 1,
+			b-&gt;src_left, b-&gt;src_top, b-&gt;dest_left, b-&gt;dest_top);
+#endif
+		FifoBeginWrite();
+		FifoWrite(SVGA_CMD_RECT_COPY);
+		FifoWrite(b-&gt;src_left);
+		FifoWrite(b-&gt;src_top);
+		FifoWrite(b-&gt;dest_left);
+		FifoWrite(b-&gt;dest_top);
+		FifoWrite(b-&gt;width + 1);
+		FifoWrite(b-&gt;height + 1);
+		FifoEndWrite();
+	}
+}
+
+
+void
+FILL_RECTANGLE(engine_token *et, uint32 colorIndex,
+	fill_rect_params *list, uint32 count)
+{
+	int i;
+	fill_rect_params * f;
+
+	for (i = 0; i &lt; count; i++) {
+		f = &amp;list[i];
+#if 0
+		TRACE(&quot;FILL %lX, %dx%d-&gt;%dx%d\n&quot;, colorIndex,
+			f-&gt;left, f-&gt;top, f-&gt;right, f-&gt;bottom);
+#endif
+		/* TODO */
+	}
+}
+
+
+void
+INVERT_RECTANGLE(engine_token *et, fill_rect_params *list, uint32 count)
+{
+	/* TODO */
+}
+
+
+void
+FILL_SPAN(engine_token * et, uint32 colorIndex, uint16 * list, uint32 count)
+{
+	/* TODO */
+}
+

Added: haiku/trunk/src/add-ons/accelerants/vmware/Cursor.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/vmware/Cursor.c	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/src/add-ons/accelerants/vmware/Cursor.c	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,82 @@
+/*
+ * Copyright 1999, Be Incorporated.
+ * Copyright 2007, Haiku.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Be Incorporated
+ *		Eric Petit &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">eric.petit at lapsus.org</A>&gt;
+ */
+
+#include &quot;GlobalData.h&quot;
+
+status_t
+SET_CURSOR_SHAPE(uint16 width, uint16 height, uint16 hot_x,
+	uint16 hot_y, uint8 * andMask, uint8 * xorMask)
+{
+	int i, shift;
+	uint32 * alphaCursor;
+
+	TRACE(&quot;SET_CURSOR_SHAPE (%d, %d, %d, %d)\n&quot;, width, height, hot_x, hot_y);
+
+	/* Sanity check */
+	if (hot_x &gt;= width || hot_y &gt;= height)
+		return B_ERROR;
+
+	/* Build ARGB image */
+	alphaCursor = calloc(1, height * width * sizeof(uint32));
+	shift = 7;
+	for (i = 0; i &lt; height * width; i++) {
+		if (!((*andMask &gt;&gt; shift) &amp; 1)) {
+			/* Opaque */
+			alphaCursor[i] |= 0xFF000000;
+			if (!((*xorMask &gt;&gt; shift) &amp; 1))
+				/* White */
+				alphaCursor[i] |= 0x00FFFFFF;
+		}
+		if (--shift &lt; 0) {
+			shift = 7;
+			andMask++;
+			xorMask++;
+		}
+	}
+
+	/* Give it to VMware */
+	FifoBeginWrite();
+	FifoWrite(SVGA_CMD_DEFINE_ALPHA_CURSOR);
+	FifoWrite(CURSOR_ID);
+	FifoWrite(hot_x);
+	FifoWrite(hot_y);
+	FifoWrite(width);
+	FifoWrite(height);
+	for (i = 0; i &lt; height * width; i++)
+		FifoWrite(alphaCursor[i]);
+	FifoEndWrite();
+
+	free(alphaCursor);
+
+	return B_OK;
+}
+
+
+void
+MOVE_CURSOR(uint16 x, uint16 y)
+{
+	uint16 pos[2];
+
+	//TRACE(&quot;MOVE_CURSOR (%d, %d)\n&quot;, x, y);
+
+	pos[0] = x;
+	pos[1] = y;
+	ioctl(gFd, VMWARE_MOVE_CURSOR, pos, sizeof(pos));
+}
+
+
+void
+SHOW_CURSOR(bool isVisible)
+{
+	TRACE(&quot;SHOW_CURSOR (%d)\n&quot;, isVisible);
+
+	ioctl(gFd, VMWARE_SHOW_CURSOR, &amp;isVisible, sizeof(bool));
+}
+

Added: haiku/trunk/src/add-ons/accelerants/vmware/EngineManagment.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/vmware/EngineManagment.c	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/src/add-ons/accelerants/vmware/EngineManagment.c	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,66 @@
+/*
+ * Copyright 1999, Be Incorporated.
+ * Copyright 2007, Haiku.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Be Incorporated
+ *		Eric Petit &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">eric.petit at lapsus.org</A>&gt;
+ */
+
+#include &quot;GlobalData.h&quot;
+
+static engine_token vmwareEngineToken = {1, B_2D_ACCELERATION, NULL};
+
+uint32
+ACCELERANT_ENGINE_COUNT()
+{
+	return 1;
+}
+
+
+status_t
+ACQUIRE_ENGINE(uint32 capabilities, uint32 max_wait, sync_token * st,
+	engine_token ** et)
+{
+	ACQUIRE_BEN(gSi-&gt;engineLock);
+	if (st)
+		SYNC_TO_TOKEN(st);
+	*et = &vmwareEngineToken;
+	return B_OK;
+}
+ 
+
+status_t
+RELEASE_ENGINE(engine_token * et, sync_token * st)
+{
+	if (st)
+		GET_SYNC_TOKEN(et, st);
+	RELEASE_BEN(gSi-&gt;engineLock);
+	return B_OK;
+}
+
+
+void
+WAIT_ENGINE_IDLE()
+{
+	FifoSync();
+}
+
+
+status_t
+GET_SYNC_TOKEN(engine_token * et, sync_token * st)
+{
+	st-&gt;engine_id = et-&gt;engine_id;
+	st-&gt;counter = 0;
+	return B_OK;
+}
+
+
+status_t
+SYNC_TO_TOKEN(sync_token * st)
+{
+	WAIT_ENGINE_IDLE();
+	return B_OK;
+}
+

Added: haiku/trunk/src/add-ons/accelerants/vmware/Fifo.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/vmware/Fifo.c	2007-01-14 13:01:21 UTC (rev 19792)
+++ haiku/trunk/src/add-ons/accelerants/vmware/Fifo.c	2007-01-14 14:16:06 UTC (rev 19793)
@@ -0,0 +1,140 @@
+/*
+ * Copyright 1999, Be Incorporated.
+ * Copyright 2007, Haiku.
+ * Distributed under the terms of the MIT License.
+ *
+ * Authors:
+ *		Be Incorporated
+ *		Eric Petit &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">eric.petit at lapsus.org</A>&gt;
+ */
+
+
+#include &quot;GlobalData.h&quot;
+
+
+/*--------------------------------------------------------------------*/
+/* UpdateThread: we explicitely need to tell VMware what and when
+ * something should be refreshed from the frame buffer. Since the
+ * app_server doesn't tell us what it's doing, we simply force a full
+ * screen update every 1/50 second */
+
+static int32
+UpdateThread(void *data)
+{
+	bigtime_t begin, end, wait;
+
+	while (!gUpdateThreadDie) {
+		begin = system_time();
+		FifoUpdateFullscreen();
+		end = system_time();
+
+		/* 50 Hz refresh */
+		wait = 20000 - (end - begin);
+		if (wait &gt; 0)
+			snooze(wait);
+	}
+
+	return B_OK;
+}
+
+
+static void
+FifoPrintCapabilities(int c)
+{
+	TRACE(&quot;fifo capabilities:\n&quot;);
+	if (c &amp; SVGA_FIFO_CAP_FENCE)		TRACE(&quot;FENCE\n&quot;);
+	if (c &amp; SVGA_FIFO_CAP_ACCELFRONT)	TRACE(&quot;ACCELFRONT\n&quot;);
+	if (c &amp; SVGA_FIFO_CAP_PITCHLOCK)	TRACE(&quot;PITCHLOCK\n&quot;);
+}
+
+
+void
+FifoInit()
+{
+	uint32 *fifo = gSi-&gt;fifo;
+
+	/* Stop update thread, if any */
+	if (gUpdateThread &gt; B_OK) {
+		status_t exitValue;
+		gUpdateThreadDie = 1;
+		wait_for_thread(gUpdateThread, &amp;exitValue);
+	}
+
+	gSi-&gt;fifoCapabilities = 0;
+	gSi-&gt;fifoFlags = 0;
+	if (gSi-&gt;capabilities &amp; SVGA_CAP_EXTENDED_FIFO) {
+		gSi-&gt;fifoCapabilities = fifo[SVGA_FIFO_CAPABILITIES];
+		gSi-&gt;fifoFlags = fifo[SVGA_FIFO_FLAGS];
+		FifoPrintCapabilities(gSi-&gt;fifoCapabilities);
+	}
+
+	fifo[SVGA_FIFO_MIN]		 = gSi-&gt;fifoMin * 4;
+	fifo[SVGA_FIFO_MAX]		 = gSi-&gt;fifoSize;
+	fifo[SVGA_FIFO_NEXT_CMD] = fifo[SVGA_FIFO_MIN];
+	fifo[SVGA_FIFO_STOP]	 = fifo[SVGA_FIFO_MIN];
+
+	gSi-&gt;fifoNext = fifo[SVGA_FIFO_NEXT_CMD];
+
+	/* Launch a new update thread */
+	gUpdateThreadDie = 0;

[... truncated: 1789 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000199.html">[Haiku-commits] r19792 - in haiku/trunk/src/bin: . coreutils/src
</A></li>
	<LI>Next message: <A HREF="000205.html">[Haiku-commits] r19793 - in haiku/trunk: headers/private/graphics headers/private/graphics/vmware src/add-ons/accelerants	src/add-ons/accelerants/vmware src/add-ons/kernel/drivers/graphics	src/add-ons/kernel/drivers/graphics/vmware
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#200">[ date ]</a>
              <a href="thread.html#200">[ thread ]</a>
              <a href="subject.html#200">[ subject ]</a>
              <a href="author.html#200">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
