[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2511012 heartbeat IPC: 3.982 cumulative IPC: 3.982 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5014770 heartbeat IPC: 3.994 cumulative IPC: 3.988 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7518738 heartbeat IPC: 3.994 cumulative IPC: 3.99 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 10022467 heartbeat IPC: 3.994 cumulative IPC: 3.991 (Simulation time: 00 hr 12 min 53 sec)
Warmup finished CPU 0 instructions: 50000004 cycles: 12526455 cumulative IPC: 3.992 (Simulation time: 00 hr 15 min 49 sec)
Warmup complete CPU 0 instructions: 50000004 cycles: 12526455 cumulative IPC: 3.992 (Simulation time: 00 hr 15 min 49 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 12526456 heartbeat IPC: 3.994 cumulative IPC: 5 (Simulation time: 00 hr 15 min 49 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 16040742 heartbeat IPC: 2.846 cumulative IPC: 2.846 (Simulation time: 00 hr 19 min 45 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 19886279 heartbeat IPC: 2.6 cumulative IPC: 2.717 (Simulation time: 00 hr 23 min 34 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 24187808 heartbeat IPC: 2.325 cumulative IPC: 2.573 (Simulation time: 00 hr 28 min 09 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 27926085 heartbeat IPC: 2.675 cumulative IPC: 2.597 (Simulation time: 00 hr 32 min 21 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 31327340 heartbeat IPC: 2.94 cumulative IPC: 2.659 (Simulation time: 00 hr 36 min 01 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 34169902 heartbeat IPC: 3.518 cumulative IPC: 2.772 (Simulation time: 00 hr 39 min 22 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 36961924 heartbeat IPC: 3.582 cumulative IPC: 2.865 (Simulation time: 00 hr 42 min 53 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 39751871 heartbeat IPC: 3.584 cumulative IPC: 2.938 (Simulation time: 00 hr 46 min 29 sec)
Heartbeat CPU 0 instructions: 140000021 cycles: 42537485 heartbeat IPC: 3.59 cumulative IPC: 2.999 (Simulation time: 00 hr 49 min 59 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 32802190 cumulative IPC: 3.049 (Simulation time: 00 hr 53 min 19 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 32802190 cumulative IPC: 3.049 (Simulation time: 00 hr 53 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/435.gromacs-228B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.049 instructions: 100000003 cycles: 32802190
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 1.331 Average ROB Occupancy at Mispredict: 99.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00116
BRANCH_INDIRECT: 6e-05
BRANCH_CONDITIONAL: 1.327
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 4e-05
BRANCH_RETURN: 0.00108

cpu0->cpu0_STLB TOTAL        ACCESS:     134477 HIT:     133135 MISS:       1342 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     134477 HIT:     133135 MISS:       1342 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 237.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2378659 HIT:    1420733 MISS:     957926 MSHR_MERGE:      22781
cpu0->cpu0_L2C LOAD         ACCESS:     523400 HIT:     456086 MISS:      67314 MSHR_MERGE:       3092
cpu0->cpu0_L2C RFO          ACCESS:      37464 HIT:       6233 MISS:      31231 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1585333 HIT:     752606 MISS:     832727 MSHR_MERGE:      19689
cpu0->cpu0_L2C WRITE        ACCESS:     231933 HIT:     205454 MISS:      26479 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        529 HIT:        354 MISS:        175 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2250879 ISSUED:    1585333 USEFUL:      67798 USELESS:       1765
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 77.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15266220 HIT:   15264811 MISS:       1409 MSHR_MERGE:        483
cpu0->cpu0_L1I LOAD         ACCESS:   15266220 HIT:   15264811 MISS:       1409 MSHR_MERGE:        483
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 154.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25279090 HIT:   23627209 MISS:    1651881 MSHR_MERGE:    1091392
cpu0->cpu0_L1D LOAD         ACCESS:   13001893 HIT:   11767383 MISS:    1234510 MSHR_MERGE:     712016
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12275848 HIT:   11859006 MISS:     416842 MSHR_MERGE:     379376
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1349 HIT:        820 MISS:        529 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 25.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11885494 HIT:   11885354 MISS:        140 MSHR_MERGE:         84
cpu0->cpu0_ITLB LOAD         ACCESS:   11885494 HIT:   11885354 MISS:        140 MSHR_MERGE:         84
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 349 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22497607 HIT:   22210462 MISS:     287145 MSHR_MERGE:     152724
cpu0->cpu0_DTLB LOAD         ACCESS:   22497607 HIT:   22210462 MISS:     287145 MSHR_MERGE:     152724
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.239 cycles
cpu0->LLC TOTAL        ACCESS:     967655 HIT:     757139 MISS:     210516 MSHR_MERGE:     101739
cpu0->LLC LOAD         ACCESS:      64219 HIT:      58529 MISS:       5690 MSHR_MERGE:        663
cpu0->LLC RFO          ACCESS:      31231 HIT:       3396 MISS:      27835 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     808183 HIT:     640930 MISS:     167253 MSHR_MERGE:     101076
cpu0->LLC WRITE        ACCESS:      63847 HIT:      54259 MISS:       9588 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        175 HIT:         25 MISS:        150 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 184.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4888
  ROW_BUFFER_MISS:      94239
  AVG DBUS CONGESTED CYCLE: 10.36
Channel 0 WQ ROW_BUFFER_HIT:       7139
  ROW_BUFFER_MISS:      31664
  FULL:          0
Channel 0 REFRESHES ISSUED:       2734
