
---------- Begin Simulation Statistics ----------
final_tick                                 7085440500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117693                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664052                       # Number of bytes of host memory used
host_op_rate                                   148794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.63                       # Real time elapsed on the host
host_tick_rate                               54660898                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15255958                       # Number of instructions simulated
sim_ops                                      19287511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007085                       # Number of seconds simulated
sim_ticks                                  7085440500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  81378737                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10094689                       # number of cc regfile writes
system.cpu.committedInsts                    15255958                       # Number of Instructions Simulated
system.cpu.committedOps                      19287511                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.928875                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.928875                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           48549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               346559                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4437427                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.599002                       # Inst execution rate
system.cpu.iew.exec_refs                      7945759                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2930261                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  740345                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               5525301                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              70495                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            257743                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3220556                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25407763                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               5015498                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            463382                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22659264                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  20989                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                864077                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 259415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                892100                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            344                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       139658                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         206901                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22175210                       # num instructions consuming a value
system.cpu.iew.wb_count                      22211051                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.537528                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11919790                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.567373                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22297109                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23598703                       # number of integer regfile reads
system.cpu.int_regfile_writes                13312460                       # number of integer regfile writes
system.cpu.ipc                               1.076571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.076571                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14938394     64.61%     64.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27982      0.12%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5158921     22.31%     87.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2997334     12.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23122646                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      360396                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015586                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   86435     23.98%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 117093     32.49%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                156868     43.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23483027                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60781276                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22211051                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31528353                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25297241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23122646                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              110522                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6120251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             53255                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          20446                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13644747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14122333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.637311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.000582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6493498     45.98%     45.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1858660     13.16%     59.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1703728     12.06%     71.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1239790      8.78%     79.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1315098      9.31%     89.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              695460      4.92%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              415457      2.94%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              298410      2.11%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              102232      0.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14122333                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.631701                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            314603                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           392118                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              5525301                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3220556                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                53808717                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 160105                       # number of misc regfile writes
system.cpu.numCycles                         14170882                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                 10023                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           89                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       127578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       256613                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6168390                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4186289                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            249513                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2387768                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2336834                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.866878                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  850325                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              70069                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          480297                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             466859                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13438                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         6133                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6119294                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           90076                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            249156                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13231796                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.457664                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.375285                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7542450     57.00%     57.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1827250     13.81%     70.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1175299      8.88%     79.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          602034      4.55%     84.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          505929      3.82%     88.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          238994      1.81%     89.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          254838      1.93%     91.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          124169      0.94%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          960833      7.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13231796                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             15255958                       # Number of instructions committed
system.cpu.commit.opsCommitted               19287511                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     6888069                       # Number of memory references committed
system.cpu.commit.loads                       4099688                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       40027                       # Number of memory barriers committed
system.cpu.commit.branches                    3824648                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16615058                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                475580                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12374998     64.16%     64.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        24444      0.13%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      4099688     21.26%     85.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2788381     14.46%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19287511                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        960833                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      6542133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6542133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6542133                       # number of overall hits
system.cpu.dcache.overall_hits::total         6542133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       496618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         496618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       496618                       # number of overall misses
system.cpu.dcache.overall_misses::total        496618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14823803486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14823803486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14823803486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14823803486                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7038751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7038751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7038751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7038751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.070555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.070555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.070555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070555                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29849.509051                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29849.509051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29849.509051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29849.509051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3530                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.351906                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       126524                       # number of writebacks
system.cpu.dcache.writebacks::total            126524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       368337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       368337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       368337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       368337                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       128281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       128281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       128281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3146576999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3146576999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3146576999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3146576999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018225                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24528.784458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24528.784458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24528.784458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24528.784458                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127257                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4019805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4019805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       409018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        409018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10640510500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10640510500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4428823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4428823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.092354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.092354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26014.773188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26014.773188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       294621                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       294621                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       114397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       114397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2251772500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2251772500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19683.842234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19683.842234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2522328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2522328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        87600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        87600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4183292986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4183292986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2609928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2609928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47754.486142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47754.486142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        73716                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73716                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    894804499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    894804499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64448.609839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64448.609839                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        40428                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40428                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       110000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       110000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        40433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000124                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000124                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        22000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        22000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40026                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40026                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40026                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40026                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           909.272516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6750868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.625627                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   909.272516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.887961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14366701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14366701                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3365332                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5326852                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4779874                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                390860                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 259415                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2162318                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   400                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28597101                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1360                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3933465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       24759937                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6168390                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3654018                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9928819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  519570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           138                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3779441                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 95820                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14122333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.229693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.065957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8099940     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   385128      2.73%     60.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   886791      6.28%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   423221      3.00%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1169117      8.28%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   331744      2.35%     79.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   312227      2.21%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   261776      1.85%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2252389     15.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14122333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.435286                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.747240                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3778369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3778369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3778369                       # number of overall hits
system.cpu.icache.overall_hits::total         3778369                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1071                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1071                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1071                       # number of overall misses
system.cpu.icache.overall_misses::total          1071                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70306500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70306500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70306500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70306500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3779440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3779440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3779440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3779440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65645.658263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65645.658263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65645.658263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65645.658263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          659                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          310                       # number of writebacks
system.cpu.icache.writebacks::total               310                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          766                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53661500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53661500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53661500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53661500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70054.177546                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70054.177546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70054.177546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70054.177546                       # average overall mshr miss latency
system.cpu.icache.replacements                    310                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3778369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3778369                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1071                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1071                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70306500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3779440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3779440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65645.658263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65645.658263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53661500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53661500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70054.177546                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70054.177546                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.861838                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3779135                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               766                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4933.596606                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.861838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7559646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7559646                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      179004                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1425613                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                11992                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 344                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 432175                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               173501                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7085440500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 259415                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3610968                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1715490                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2107289                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4901604                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1527567                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               27331654                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    37                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 183760                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  19707                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1215684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            29558918                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   122775675                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 30073657                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              20560504                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  8998414                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   70502                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               80501                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1409521                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37547170                       # The number of ROB reads
system.cpu.rob.writes                        51706651                       # The number of ROB writes
system.cpu.thread_0.numInsts                 15255958                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19287511                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               106624                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106736                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 112                       # number of overall hits
system.l2.overall_hits::.cpu.data              106624                       # number of overall hits
system.l2.overall_hits::total                  106736                       # number of overall hits
system.l2.demand_misses::.cpu.inst                654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21657                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22311                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               654                       # number of overall misses
system.l2.overall_misses::.cpu.data             21657                       # number of overall misses
system.l2.overall_misses::total                 22311                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1828230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1879519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51289500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1828230000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1879519500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           128281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129047                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          128281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129047                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.853786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172890                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.853786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172890                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78424.311927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84417.509350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84241.831384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78424.311927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84417.509350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84241.831384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22300                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22300                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1611065000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1655756000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1611065000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1655756000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.852480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.852480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68439.509954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74424.400610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74249.147982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68439.509954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74424.400610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74249.147982                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       126523                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           126523                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       126523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       126523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              296                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2542                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11342                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    846803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     846803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.816912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74660.818198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74660.818198                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    733383000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    733383000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.816912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.816912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64660.818198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64660.818198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.853786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.853786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78424.311927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78424.311927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.852480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.852480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68439.509954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68439.509954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        104082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            104082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        10315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    981427000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    981427000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       114397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        114397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95145.613185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95145.613185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    877682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    877682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85170.499757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85170.499757                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13278.116099                       # Cycle average of tags in use
system.l2.tags.total_refs                      256513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22300                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.502825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       541.348578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12736.767521                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.388695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.405216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.680542                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2074492                       # Number of tag accesses
system.l2.tags.data_accesses                  2074492                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000700000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22300                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1427200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    201.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7085304000                       # Total gap between requests
system.mem_ctrls.avgGap                     317726.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1385408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5898292.420915820636                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 195528845.383713275194                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          653                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        21647                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17823000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    715810750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27294.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33067.43                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1385408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1427200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          653                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        21647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22300                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5898292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    195528845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        201427138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5898292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5898292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5898292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    195528845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       201427138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                22300                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               315508750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             111500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          733633750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14148.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32898.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               11898                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   137.131422                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.167130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   227.423335                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8556     82.32%     82.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          893      8.59%     90.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           87      0.84%     91.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           92      0.89%     92.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          134      1.29%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           35      0.34%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      0.30%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      0.31%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          534      5.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1427200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              201.427138                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        37570680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19957905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       78961260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 558707760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1125210780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1773263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3593671905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.191036                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4597826000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    236340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2251274500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        36699600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19487325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       80260740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 558707760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1169673060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1735821600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3600650085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.175897                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4500432500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    236340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2348668000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10958                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11342                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44600                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44600                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1427200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1427200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22300                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            31298500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121314750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            115163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       126523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          310                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       114397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1842                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383818                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                385660                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        68864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16307456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               16376320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 128946     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    101      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129047                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7085440500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          255139500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1149998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192426490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
