Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off zjh_f4b -c zjh_f4b --vector_source="C:/Users/Mono/Desktop/zjh_f4b/Waveform5.vwf" --testbench_file="C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/Waveform5.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Dec 29 01:32:39 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off zjh_f4b -c zjh_f4b --vector_source=C:/Users/Mono/Desktop/zjh_f4b/Waveform5.vwf --testbench_file=C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/Waveform5.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

T[8]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/" zjh_f4b -c zjh_f4b

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Dec 29 01:32:41 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/ zjh_f4b -c zjh_f4b
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file zjh_f4b.vho in folder "C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Wed Dec 29 01:32:43 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/zjh_f4b.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do zjh_f4b.do

Reading pref.tcl

# 2020.1


# do zjh_f4b.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:46 on Dec 29,2021
# vcom -work work zjh_f4b.vho 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Loading package cyclone10lp_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity zjh_f4b
# -- Compiling architecture structure of zjh_f4b

# End time: 01:32:46 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:46 on Dec 29,2021
# vcom -work work Waveform5.vwf.vht 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zjh_f4b_vhd_vec_tst
# -- Compiling architecture zjh_f4b_arch of zjh_f4b_vhd_vec_tst
# End time: 01:32:47 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclone10lp -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.zjh_f4b_vhd_vec_tst 
# Start time: 01:32:47 on Dec 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.zjh_f4b_vhd_vec_tst(zjh_f4b_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_components
# Loading work.zjh_f4b(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclone10lp.cyclone10lp_io_obuf(arch)
# Loading cyclone10lp.cyclone10lp_io_ibuf(arch)
# Loading cyclone10lp.cyclone10lp_clkctrl(vital_clkctrl)
# Loading cyclone10lp.cyclone10lp_ena_reg(behave)
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)
# Loading cyclone10lp.cyclone10lp_ram_pulse_generator(pgen_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading cyclone10lp.cyclone10lp_mac_mult(vital_cyclone10lp_mac_mult)
# Loading cyclone10lp.cyclone10lp_mac_data_reg(vital_cyclone10lp_mac_data_reg)
# Loading cyclone10lp.cyclone10lp_mac_sign_reg(cyclone10lp_mac_sign_reg)
# Loading cyclone10lp.cyclone10lp_mac_mult_internal(vital_cyclone10lp_mac_mult_internal)
# Loading cyclone10lp.cyclone10lp_mac_out(vital_cyclone10lp_mac_out)
# ** Warning: Design size of 66645 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /zjh_f4b_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /zjh_f4b_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /zjh_f4b_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /zjh_f4b_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /zjh_f4b_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /zjh_f4b_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 3270000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 48040000 ps

# Simulation time: 94140000 ps

# End time: 01:33:31 on Dec 29,2021, Elapsed time: 0:00:44
# Errors: 0, Warnings: 7

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Mono/Desktop/zjh_f4b/Waveform5.vwf...

Reading C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/zjh_f4b.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Mono/Desktop/zjh_f4b/simulation/qsim/zjh_f4b_20211229013332.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.