<profile>

<section name = "Vivado HLS Report for 'myproject_axi'" level="0">
<item name = "Date">Thu Nov  4 01:41:15 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.429 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6273, 6273, 31.365 us, 31.365 us, 6274, 6274, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="myproject_U0">myproject, 3973, 3974, 19.865 us, 19.870 us, 3923, 3923, dataflow</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 111, 111, 0.555 us, 0.555 us, 111, 111, none</column>
<column name="Loop_1_proc406_U0">Loop_1_proc406, 6273, 6273, 31.365 us, 31.365 us, 6273, 6273, none</column>
<column name="Block_myproject_axi_exit36_proc_U0">Block_myproject_axi_exit36_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">1, -, 156, 518, -</column>
<column name="Instance">114, 10, 25928, 57756, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">41, 4, 24, 109, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Block_myproject_axi_exit36_proc_U0">Block_myproject_axi_exit36_proc, 0, 0, 82, 193, 0</column>
<column name="Loop_1_proc406_U0">Loop_1_proc406, 0, 0, 667, 822, 0</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 0, 0, 743, 951, 0</column>
<column name="myproject_U0">myproject, 114, 10, 24436, 55790, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="in_local_V_data_0_V_U">1, 41, 0, -, 784, 8, 6272</column>
<column name="is_last_0_i_loc_channel_U">0, 5, 0, -, 2, 1, 2</column>
<column name="out_local_V_data_0_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_1_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_2_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_3_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_4_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_5_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_6_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_7_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_8_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="out_local_V_data_9_V_U">0, 6, 0, -, 10, 8, 80</column>
<column name="tmp_data_V_0_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_1_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_2_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_3_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_4_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_5_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_6_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_7_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_8_U">0, 5, 0, -, 2, 8, 16</column>
<column name="tmp_data_V_9_U">0, 5, 0, -, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_myproject_axi_exit36_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_2_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_9">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_9">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_tmp_data_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_9">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_tmp_data_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_9">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_r_TDATA">in, 32, axis, in_data, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_data, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_data, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_last_V, pointer</column>
<column name="out_r_TDATA">out, 32, axis, out_data, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_last_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_last_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_last_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, myproject_axi, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, myproject_axi, return value</column>
</table>
</item>
</section>
</profile>
