m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dirren/IntelHLS/histogram/test-fpga.prj/verification/tb/sim
vhld_sim_latency_tracker
Z1 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z2 !s110 1680610213
!i10b 1
!s100 2:@7KDad:8W?gn8SS>XQV2
I00YQZ`gjWzBa61?H3GRY>3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 hld_sim_latency_tracker_sv_unit
S1
R0
Z4 w1680610128
8../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hld_sim_latency_tracker.sv
F../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hld_sim_latency_tracker.sv
L0 44
Z5 OE;L;10.7c;67
r1
!s85 0
31
Z6 !s108 1680610213.000000
!s107 ../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hld_sim_latency_tracker.sv|
!s90 -sv|+incdir+.|+define+COSIM_LIB|-suppress|14408|../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hld_sim_latency_tracker.sv|-work|hls_sim_component_dpi_controller_10|
!i113 0
Z7 o-suppress 14408 -sv -work hls_sim_component_dpi_controller_10 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -suppress 14408 -sv +incdir+. +define+COSIM_LIB -work hls_sim_component_dpi_controller_10 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
vhls_sim_component_dpi_controller
R1
R2
!i10b 1
!s100 DWKc[?a?3CMO8hLH9O^7I3
IY=G[UHPoAWj5fk_>X0aGC0
R3
!s105 hls_sim_component_dpi_controller_sv_unit
S1
R0
R4
8../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv
F../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv
Z10 L0 21
R5
r1
!s85 0
31
R6
!s107 ../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv|
!s90 -sv|+incdir+.|+define+COSIM_LIB|-suppress|14408|../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv|-work|hls_sim_component_dpi_controller_10|
!i113 0
R7
R8
R9
vhls_sim_stream_sink_dpi_bfm
R1
R2
!i10b 1
!s100 zJkE[Ygj7_>hOG:[07c9^3
IAfMDA5dicz;36^P@QViLo2
R3
!s105 hls_sim_stream_sink_dpi_bfm_sv_unit
S1
R0
R4
8../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv
F../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv
R10
R5
r1
!s85 0
31
R6
!s107 ../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv|
!s90 -sv|+incdir+.|+define+COSIM_LIB|-suppress|14408|../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv|-work|hls_sim_component_dpi_controller_10|
!i113 0
R7
R8
R9
vhls_sim_stream_source_dpi_bfm
R1
R2
!i10b 1
!s100 3`N8h`lO>EYnczX[GFF1C1
IBg:7GG_o_5PB[BJdGDV5@1
R3
!s105 hls_sim_stream_source_dpi_bfm_sv_unit
S1
R0
R4
8../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv
F../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv
R10
R5
r1
!s85 0
31
R6
!s107 ../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv|
!s90 -sv|+incdir+.|+define+COSIM_LIB|-suppress|14408|../../ip/tb/dpic_histogram/hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv|-work|hls_sim_component_dpi_controller_10|
!i113 0
R7
R8
R9
