

================================================================
== Vitis HLS Report for 'sr_fft'
================================================================
* Date:           Sun Aug 31 16:41:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      627|      627|  6.270 us|  6.270 us|  628|  628|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234  |sr_fft_Pipeline_VITIS_LOOP_322_1  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_fft_64pt_fu_286                          |fft_64pt                          |      362|      362|  3.620 us|  3.620 us|  362|  362|       no|
        |grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326  |sr_fft_Pipeline_VITIS_LOOP_329_2  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       20|  128|   39706|  34206|    0|
|Memory           |        0|    -|    1536|    128|    0|
|Multiplexer      |        -|    -|       -|   1365|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|  128|   41251|  35699|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   58|      38|     67|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                              |control_s_axi                     |        0|    0|   1316|   1288|    0|
    |grp_fft_64pt_fu_286                          |fft_64pt                          |       20|  128|  38296|  32526|    0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234  |sr_fft_Pipeline_VITIS_LOOP_322_1  |        0|    0|     68|    150|    0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326  |sr_fft_Pipeline_VITIS_LOOP_329_2  |        0|    0|     26|    242|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |Total                                        |                                  |       20|  128|  39706|  34206|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |X_real_0_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_1_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_2_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_3_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_4_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_5_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_6_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_7_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_0_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_1_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_2_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_3_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_4_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_5_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_6_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_7_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |x_real_V_U    |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_1_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_2_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_3_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_4_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_5_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_6_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_7_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_U    |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_1_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_2_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_3_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_4_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_5_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_6_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_7_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                             |        0|1536| 128|    0|   256| 1024|    32|         8192|
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_imag_0_address0    |  14|          3|    3|          9|
    |X_imag_0_ce0         |  14|          3|    1|          3|
    |X_imag_0_we0         |   9|          2|    1|          2|
    |X_imag_1_address0    |  14|          3|    3|          9|
    |X_imag_1_ce0         |  14|          3|    1|          3|
    |X_imag_1_we0         |   9|          2|    1|          2|
    |X_imag_2_address0    |  14|          3|    3|          9|
    |X_imag_2_ce0         |  14|          3|    1|          3|
    |X_imag_2_we0         |   9|          2|    1|          2|
    |X_imag_3_address0    |  14|          3|    3|          9|
    |X_imag_3_ce0         |  14|          3|    1|          3|
    |X_imag_3_we0         |   9|          2|    1|          2|
    |X_imag_4_address0    |  14|          3|    3|          9|
    |X_imag_4_ce0         |  14|          3|    1|          3|
    |X_imag_4_we0         |   9|          2|    1|          2|
    |X_imag_5_address0    |  14|          3|    3|          9|
    |X_imag_5_ce0         |  14|          3|    1|          3|
    |X_imag_5_we0         |   9|          2|    1|          2|
    |X_imag_6_address0    |  14|          3|    3|          9|
    |X_imag_6_ce0         |  14|          3|    1|          3|
    |X_imag_6_we0         |   9|          2|    1|          2|
    |X_imag_7_address0    |  14|          3|    3|          9|
    |X_imag_7_ce0         |  14|          3|    1|          3|
    |X_imag_7_we0         |   9|          2|    1|          2|
    |X_real_0_address0    |  14|          3|    3|          9|
    |X_real_0_ce0         |  14|          3|    1|          3|
    |X_real_0_we0         |   9|          2|    1|          2|
    |X_real_1_address0    |  14|          3|    3|          9|
    |X_real_1_ce0         |  14|          3|    1|          3|
    |X_real_1_we0         |   9|          2|    1|          2|
    |X_real_2_address0    |  14|          3|    3|          9|
    |X_real_2_ce0         |  14|          3|    1|          3|
    |X_real_2_we0         |   9|          2|    1|          2|
    |X_real_3_address0    |  14|          3|    3|          9|
    |X_real_3_ce0         |  14|          3|    1|          3|
    |X_real_3_we0         |   9|          2|    1|          2|
    |X_real_4_address0    |  14|          3|    3|          9|
    |X_real_4_ce0         |  14|          3|    1|          3|
    |X_real_4_we0         |   9|          2|    1|          2|
    |X_real_5_address0    |  14|          3|    3|          9|
    |X_real_5_ce0         |  14|          3|    1|          3|
    |X_real_5_we0         |   9|          2|    1|          2|
    |X_real_6_address0    |  14|          3|    3|          9|
    |X_real_6_ce0         |  14|          3|    1|          3|
    |X_real_6_we0         |   9|          2|    1|          2|
    |X_real_7_address0    |  14|          3|    3|          9|
    |X_real_7_ce0         |  14|          3|    1|          3|
    |X_real_7_we0         |   9|          2|    1|          2|
    |ap_NS_fsm            |  37|          7|    1|          7|
    |x_imag_V_1_address0  |  14|          3|    3|          9|
    |x_imag_V_1_ce0       |  14|          3|    1|          3|
    |x_imag_V_1_ce1       |   9|          2|    1|          2|
    |x_imag_V_1_we0       |   9|          2|    1|          2|
    |x_imag_V_2_address0  |  14|          3|    3|          9|
    |x_imag_V_2_ce0       |  14|          3|    1|          3|
    |x_imag_V_2_ce1       |   9|          2|    1|          2|
    |x_imag_V_2_we0       |   9|          2|    1|          2|
    |x_imag_V_3_address0  |  14|          3|    3|          9|
    |x_imag_V_3_ce0       |  14|          3|    1|          3|
    |x_imag_V_3_ce1       |   9|          2|    1|          2|
    |x_imag_V_3_we0       |   9|          2|    1|          2|
    |x_imag_V_4_address0  |  14|          3|    3|          9|
    |x_imag_V_4_ce0       |  14|          3|    1|          3|
    |x_imag_V_4_ce1       |   9|          2|    1|          2|
    |x_imag_V_4_we0       |   9|          2|    1|          2|
    |x_imag_V_5_address0  |  14|          3|    3|          9|
    |x_imag_V_5_ce0       |  14|          3|    1|          3|
    |x_imag_V_5_ce1       |   9|          2|    1|          2|
    |x_imag_V_5_we0       |   9|          2|    1|          2|
    |x_imag_V_6_address0  |  14|          3|    3|          9|
    |x_imag_V_6_ce0       |  14|          3|    1|          3|
    |x_imag_V_6_ce1       |   9|          2|    1|          2|
    |x_imag_V_6_we0       |   9|          2|    1|          2|
    |x_imag_V_7_address0  |  14|          3|    3|          9|
    |x_imag_V_7_ce0       |  14|          3|    1|          3|
    |x_imag_V_7_ce1       |   9|          2|    1|          2|
    |x_imag_V_7_we0       |   9|          2|    1|          2|
    |x_imag_V_address0    |  14|          3|    3|          9|
    |x_imag_V_ce0         |  14|          3|    1|          3|
    |x_imag_V_ce1         |   9|          2|    1|          2|
    |x_imag_V_we0         |   9|          2|    1|          2|
    |x_real_V_1_address0  |  14|          3|    3|          9|
    |x_real_V_1_ce0       |  14|          3|    1|          3|
    |x_real_V_1_ce1       |   9|          2|    1|          2|
    |x_real_V_1_we0       |   9|          2|    1|          2|
    |x_real_V_2_address0  |  14|          3|    3|          9|
    |x_real_V_2_ce0       |  14|          3|    1|          3|
    |x_real_V_2_ce1       |   9|          2|    1|          2|
    |x_real_V_2_we0       |   9|          2|    1|          2|
    |x_real_V_3_address0  |  14|          3|    3|          9|
    |x_real_V_3_ce0       |  14|          3|    1|          3|
    |x_real_V_3_ce1       |   9|          2|    1|          2|
    |x_real_V_3_we0       |   9|          2|    1|          2|
    |x_real_V_4_address0  |  14|          3|    3|          9|
    |x_real_V_4_ce0       |  14|          3|    1|          3|
    |x_real_V_4_ce1       |   9|          2|    1|          2|
    |x_real_V_4_we0       |   9|          2|    1|          2|
    |x_real_V_5_address0  |  14|          3|    3|          9|
    |x_real_V_5_ce0       |  14|          3|    1|          3|
    |x_real_V_5_ce1       |   9|          2|    1|          2|
    |x_real_V_5_we0       |   9|          2|    1|          2|
    |x_real_V_6_address0  |  14|          3|    3|          9|
    |x_real_V_6_ce0       |  14|          3|    1|          3|
    |x_real_V_6_ce1       |   9|          2|    1|          2|
    |x_real_V_6_we0       |   9|          2|    1|          2|
    |x_real_V_7_address0  |  14|          3|    3|          9|
    |x_real_V_7_ce0       |  14|          3|    1|          3|
    |x_real_V_7_ce1       |   9|          2|    1|          2|
    |x_real_V_7_we0       |   9|          2|    1|          2|
    |x_real_V_address0    |  14|          3|    3|          9|
    |x_real_V_ce0         |  14|          3|    1|          3|
    |x_real_V_ce1         |   9|          2|    1|          2|
    |x_real_V_we0         |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1365|        295|  177|        487|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  6|   0|    6|          0|
    |grp_fft_64pt_fu_286_ap_start_reg                          |  1|   0|    1|          0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg  |  1|   0|    1|          0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  9|   0|    9|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        sr_fft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        sr_fft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        sr_fft|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (2.32ns)   --->   "%x_real_V = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 7 'alloca' 'x_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%x_real_V_1 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 8 'alloca' 'x_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%x_real_V_2 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 9 'alloca' 'x_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%x_real_V_3 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 10 'alloca' 'x_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%x_real_V_4 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 11 'alloca' 'x_real_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%x_real_V_5 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 12 'alloca' 'x_real_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%x_real_V_6 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 13 'alloca' 'x_real_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%x_real_V_7 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 14 'alloca' 'x_real_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%x_imag_V = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 15 'alloca' 'x_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%x_imag_V_1 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 16 'alloca' 'x_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%x_imag_V_2 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 17 'alloca' 'x_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%x_imag_V_3 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 18 'alloca' 'x_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%x_imag_V_4 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 19 'alloca' 'x_imag_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%x_imag_V_5 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 20 'alloca' 'x_imag_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%x_imag_V_6 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 21 'alloca' 'x_imag_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%x_imag_V_7 = alloca i64 1" [radixfft/core.cpp:317]   --->   Operation 22 'alloca' 'x_imag_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%X_real_0 = alloca i64 1"   --->   Operation 23 'alloca' 'X_real_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%X_real_1 = alloca i64 1"   --->   Operation 24 'alloca' 'X_real_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%X_real_2 = alloca i64 1"   --->   Operation 25 'alloca' 'X_real_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%X_real_3 = alloca i64 1"   --->   Operation 26 'alloca' 'X_real_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%X_real_4 = alloca i64 1"   --->   Operation 27 'alloca' 'X_real_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%X_real_5 = alloca i64 1"   --->   Operation 28 'alloca' 'X_real_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%X_real_6 = alloca i64 1"   --->   Operation 29 'alloca' 'X_real_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%X_real_7 = alloca i64 1"   --->   Operation 30 'alloca' 'X_real_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%X_imag_0 = alloca i64 1"   --->   Operation 31 'alloca' 'X_imag_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%X_imag_1 = alloca i64 1"   --->   Operation 32 'alloca' 'X_imag_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%X_imag_2 = alloca i64 1"   --->   Operation 33 'alloca' 'X_imag_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%X_imag_3 = alloca i64 1"   --->   Operation 34 'alloca' 'X_imag_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%X_imag_4 = alloca i64 1"   --->   Operation 35 'alloca' 'X_imag_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%X_imag_5 = alloca i64 1"   --->   Operation 36 'alloca' 'X_imag_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%X_imag_6 = alloca i64 1"   --->   Operation 37 'alloca' 'X_imag_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%X_imag_7 = alloca i64 1"   --->   Operation 38 'alloca' 'X_imag_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sr_fft_Pipeline_VITIS_LOOP_322_1, i32 %x_imag_V_7, i32 %x_imag_V_6, i32 %x_imag_V_5, i32 %x_imag_V_4, i32 %x_imag_V_3, i32 %x_imag_V_2, i32 %x_imag_V_1, i32 %x_imag_V, i32 %x_real_V_7, i32 %x_real_V_6, i32 %x_real_V_5, i32 %x_real_V_4, i32 %x_real_V_3, i32 %x_real_V_2, i32 %x_real_V_1, i32 %x_real_V, i64 %input_0, i64 %input_1, i64 %input_2, i64 %input_3, i64 %input_4, i64 %input_5, i64 %input_6, i64 %input_7"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sr_fft_Pipeline_VITIS_LOOP_322_1, i32 %x_imag_V_7, i32 %x_imag_V_6, i32 %x_imag_V_5, i32 %x_imag_V_4, i32 %x_imag_V_3, i32 %x_imag_V_2, i32 %x_imag_V_1, i32 %x_imag_V, i32 %x_real_V_7, i32 %x_real_V_6, i32 %x_real_V_5, i32 %x_real_V_4, i32 %x_real_V_3, i32 %x_real_V_2, i32 %x_real_V_1, i32 %x_real_V, i64 %input_0, i64 %input_1, i64 %input_2, i64 %input_3, i64 %input_4, i64 %input_5, i64 %input_6, i64 %input_7"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln327 = call void @fft_64pt, i32 %x_real_V, i32 %x_real_V_1, i32 %x_real_V_2, i32 %x_real_V_3, i32 %x_real_V_4, i32 %x_real_V_5, i32 %x_real_V_6, i32 %x_real_V_7, i32 %x_imag_V, i32 %x_imag_V_1, i32 %x_imag_V_2, i32 %x_imag_V_3, i32 %x_imag_V_4, i32 %x_imag_V_5, i32 %x_imag_V_6, i32 %x_imag_V_7, i32 %X_real_0, i32 %X_real_1, i32 %X_real_2, i32 %X_real_3, i32 %X_real_4, i32 %X_real_5, i32 %X_real_6, i32 %X_real_7, i32 %X_imag_0, i32 %X_imag_1, i32 %X_imag_2, i32 %X_imag_3, i32 %X_imag_4, i32 %X_imag_5, i32 %X_imag_6, i32 %X_imag_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:327]   --->   Operation 41 'call' 'call_ln327' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln327 = call void @fft_64pt, i32 %x_real_V, i32 %x_real_V_1, i32 %x_real_V_2, i32 %x_real_V_3, i32 %x_real_V_4, i32 %x_real_V_5, i32 %x_real_V_6, i32 %x_real_V_7, i32 %x_imag_V, i32 %x_imag_V_1, i32 %x_imag_V_2, i32 %x_imag_V_3, i32 %x_imag_V_4, i32 %x_imag_V_5, i32 %x_imag_V_6, i32 %x_imag_V_7, i32 %X_real_0, i32 %X_real_1, i32 %X_real_2, i32 %X_real_3, i32 %X_real_4, i32 %X_real_5, i32 %X_real_6, i32 %X_real_7, i32 %X_imag_0, i32 %X_imag_1, i32 %X_imag_2, i32 %X_imag_3, i32 %X_imag_4, i32 %X_imag_5, i32 %X_imag_6, i32 %X_imag_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:327]   --->   Operation 42 'call' 'call_ln327' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sr_fft_Pipeline_VITIS_LOOP_329_2, i64 %output_0, i64 %output_7, i64 %output_6, i64 %output_5, i64 %output_4, i64 %output_3, i64 %output_2, i64 %output_1, i32 %X_real_0, i32 %X_real_1, i32 %X_real_2, i32 %X_real_3, i32 %X_real_4, i32 %X_real_5, i32 %X_real_6, i32 %X_real_7, i32 %X_imag_0, i32 %X_imag_1, i32 %X_imag_2, i32 %X_imag_3, i32 %X_imag_4, i32 %X_imag_5, i32 %X_imag_6, i32 %X_imag_7"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln300 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_29" [radixfft/core.cpp:300]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_0, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_0, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_0, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_1, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_1, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_1, i64 666, i64 207, i64 1"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_1"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_2, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_2, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_2, i64 666, i64 207, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_3, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_3, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_3, i64 666, i64 207, i64 1"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_3"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_4, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_4, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_4, i64 666, i64 207, i64 1"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_4"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_5, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_5, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_5, i64 666, i64 207, i64 1"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_5"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_6, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_6, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_6, i64 666, i64 207, i64 1"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_6"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_7, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_7, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_7, i64 666, i64 207, i64 1"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_7"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_0, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_0, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_0, i64 666, i64 207, i64 1"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_0"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_1, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_1, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_1, i64 666, i64 207, i64 1"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_1"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_2, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_2, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_2, i64 666, i64 207, i64 1"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_2"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_3, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_22, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_3, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_3, i64 666, i64 207, i64 1"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_3"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_4, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_4, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_4, i64 666, i64 207, i64 1"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_4"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_5, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_24, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_5, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_5, i64 666, i64 207, i64 1"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_5"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_6, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_6, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_6, i64 666, i64 207, i64 1"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_6"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_7, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_7, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_7, i64 666, i64 207, i64 1"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_7"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_0"   --->   Operation 110 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_1"   --->   Operation 111 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_2"   --->   Operation 112 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_3"   --->   Operation 113 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_4"   --->   Operation 114 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_5"   --->   Operation 115 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_6"   --->   Operation 116 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sr_fft_Pipeline_VITIS_LOOP_329_2, i64 %output_0, i64 %output_7, i64 %output_6, i64 %output_5, i64 %output_4, i64 %output_3, i64 %output_2, i64 %output_1, i32 %X_real_0, i32 %X_real_1, i32 %X_real_2, i32 %X_real_3, i32 %X_real_4, i32 %X_real_5, i32 %X_real_6, i32 %X_real_7, i32 %X_imag_0, i32 %X_imag_1, i32 %X_imag_2, i32 %X_imag_3, i32 %X_imag_4, i32 %X_imag_5, i32 %X_imag_6, i32 %X_imag_7"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln333 = ret" [radixfft/core.cpp:333]   --->   Operation 118 'ret' 'ret_ln333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_real_V                   (alloca                ) [ 0011100]
x_real_V_1                 (alloca                ) [ 0011100]
x_real_V_2                 (alloca                ) [ 0011100]
x_real_V_3                 (alloca                ) [ 0011100]
x_real_V_4                 (alloca                ) [ 0011100]
x_real_V_5                 (alloca                ) [ 0011100]
x_real_V_6                 (alloca                ) [ 0011100]
x_real_V_7                 (alloca                ) [ 0011100]
x_imag_V                   (alloca                ) [ 0011100]
x_imag_V_1                 (alloca                ) [ 0011100]
x_imag_V_2                 (alloca                ) [ 0011100]
x_imag_V_3                 (alloca                ) [ 0011100]
x_imag_V_4                 (alloca                ) [ 0011100]
x_imag_V_5                 (alloca                ) [ 0011100]
x_imag_V_6                 (alloca                ) [ 0011100]
x_imag_V_7                 (alloca                ) [ 0011100]
X_real_0                   (alloca                ) [ 0011111]
X_real_1                   (alloca                ) [ 0011111]
X_real_2                   (alloca                ) [ 0011111]
X_real_3                   (alloca                ) [ 0011111]
X_real_4                   (alloca                ) [ 0011111]
X_real_5                   (alloca                ) [ 0011111]
X_real_6                   (alloca                ) [ 0011111]
X_real_7                   (alloca                ) [ 0011111]
X_imag_0                   (alloca                ) [ 0011111]
X_imag_1                   (alloca                ) [ 0011111]
X_imag_2                   (alloca                ) [ 0011111]
X_imag_3                   (alloca                ) [ 0011111]
X_imag_4                   (alloca                ) [ 0011111]
X_imag_5                   (alloca                ) [ 0011111]
X_imag_6                   (alloca                ) [ 0011111]
X_imag_7                   (alloca                ) [ 0011111]
call_ln0                   (call                  ) [ 0000000]
call_ln327                 (call                  ) [ 0000000]
spectopmodule_ln300        (spectopmodule         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
call_ln0                   (call                  ) [ 0000000]
ret_ln333                  (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sr_fft_Pipeline_VITIS_LOOP_322_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_64pt"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sr_fft_Pipeline_VITIS_LOOP_329_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="x_real_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_real_V_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_real_V_2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_real_V_3_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_real_V_4_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_real_V_5_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_real_V_6_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_real_V_7_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_V_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_imag_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_imag_V_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_imag_V_2_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_imag_V_3_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_imag_V_4_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_imag_V_5_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="x_imag_V_6_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_imag_V_7_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_V_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="X_real_0_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="X_real_1_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="X_real_2_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="X_real_3_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="X_real_4_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="X_real_5_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_5/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="X_real_6_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="X_real_7_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_real_7/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="X_imag_0_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="X_imag_1_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="X_imag_2_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="X_imag_3_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="X_imag_4_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="X_imag_5_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="X_imag_6_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_6/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="X_imag_7_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_imag_7/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="0" index="6" bw="32" slack="0"/>
<pin id="242" dir="0" index="7" bw="32" slack="0"/>
<pin id="243" dir="0" index="8" bw="32" slack="0"/>
<pin id="244" dir="0" index="9" bw="32" slack="0"/>
<pin id="245" dir="0" index="10" bw="32" slack="0"/>
<pin id="246" dir="0" index="11" bw="32" slack="0"/>
<pin id="247" dir="0" index="12" bw="32" slack="0"/>
<pin id="248" dir="0" index="13" bw="32" slack="0"/>
<pin id="249" dir="0" index="14" bw="32" slack="0"/>
<pin id="250" dir="0" index="15" bw="32" slack="0"/>
<pin id="251" dir="0" index="16" bw="32" slack="0"/>
<pin id="252" dir="0" index="17" bw="64" slack="0"/>
<pin id="253" dir="0" index="18" bw="64" slack="0"/>
<pin id="254" dir="0" index="19" bw="64" slack="0"/>
<pin id="255" dir="0" index="20" bw="64" slack="0"/>
<pin id="256" dir="0" index="21" bw="64" slack="0"/>
<pin id="257" dir="0" index="22" bw="64" slack="0"/>
<pin id="258" dir="0" index="23" bw="64" slack="0"/>
<pin id="259" dir="0" index="24" bw="64" slack="0"/>
<pin id="260" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fft_64pt_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="33" bw="18" slack="0"/>
<pin id="321" dir="0" index="34" bw="18" slack="0"/>
<pin id="322" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln327/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="0" index="2" bw="64" slack="0"/>
<pin id="330" dir="0" index="3" bw="64" slack="0"/>
<pin id="331" dir="0" index="4" bw="64" slack="0"/>
<pin id="332" dir="0" index="5" bw="64" slack="0"/>
<pin id="333" dir="0" index="6" bw="64" slack="0"/>
<pin id="334" dir="0" index="7" bw="64" slack="0"/>
<pin id="335" dir="0" index="8" bw="64" slack="0"/>
<pin id="336" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="262"><net_src comp="166" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="263"><net_src comp="162" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="264"><net_src comp="158" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="265"><net_src comp="154" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="266"><net_src comp="150" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="267"><net_src comp="146" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="268"><net_src comp="142" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="269"><net_src comp="138" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="270"><net_src comp="134" pin="1"/><net_sink comp="234" pin=9"/></net>

<net id="271"><net_src comp="130" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="272"><net_src comp="126" pin="1"/><net_sink comp="234" pin=11"/></net>

<net id="273"><net_src comp="122" pin="1"/><net_sink comp="234" pin=12"/></net>

<net id="274"><net_src comp="118" pin="1"/><net_sink comp="234" pin=13"/></net>

<net id="275"><net_src comp="114" pin="1"/><net_sink comp="234" pin=14"/></net>

<net id="276"><net_src comp="110" pin="1"/><net_sink comp="234" pin=15"/></net>

<net id="277"><net_src comp="106" pin="1"/><net_sink comp="234" pin=16"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="234" pin=17"/></net>

<net id="279"><net_src comp="2" pin="0"/><net_sink comp="234" pin=18"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="234" pin=19"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="234" pin=20"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="234" pin=21"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="234" pin=22"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="234" pin=23"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="234" pin=24"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="286" pin=33"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="286" pin=34"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="354"><net_src comp="16" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="358"><net_src comp="24" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="359"><net_src comp="22" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="360"><net_src comp="20" pin="0"/><net_sink comp="326" pin=7"/></net>

<net id="361"><net_src comp="18" pin="0"/><net_sink comp="326" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {5 6 }
	Port: output_1 | {5 6 }
	Port: output_2 | {5 6 }
	Port: output_3 | {5 6 }
	Port: output_4 | {5 6 }
	Port: output_5 | {5 6 }
	Port: output_6 | {5 6 }
	Port: output_7 | {5 6 }
 - Input state : 
	Port: sr_fft : input_0 | {1 2 }
	Port: sr_fft : input_1 | {1 2 }
	Port: sr_fft : input_2 | {1 2 }
	Port: sr_fft : input_3 | {1 2 }
	Port: sr_fft : input_4 | {1 2 }
	Port: sr_fft : input_5 | {1 2 }
	Port: sr_fft : input_6 | {1 2 }
	Port: sr_fft : input_7 | {1 2 }
	Port: sr_fft : TWIDDLE_REAL_V | {3 4 }
	Port: sr_fft : TWIDDLE_IMAG_V | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234 |    0    |    0    |  12.704 |    89   |   180   |    0    |
|   call   |             grp_fft_64pt_fu_286             |    0    |   208   | 1087.79 |  51618  |  29937  |    0    |
|          | grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326 |    0    |    0    |  36.524 |   215   |   315   |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                             |    0    |   208   | 1137.02 |  51922  |  30432  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|TWIDDLE_IMAG_V|    1   |    0   |    0   |    -   |
|TWIDDLE_REAL_V|    1   |    0   |    0   |    -   |
|   X_imag_0   |    0   |   32   |    4   |    0   |
|   X_imag_1   |    0   |   32   |    4   |    0   |
|   X_imag_2   |    0   |   32   |    4   |    0   |
|   X_imag_3   |    0   |   32   |    4   |    0   |
|   X_imag_4   |    0   |   32   |    4   |    0   |
|   X_imag_5   |    0   |   32   |    4   |    0   |
|   X_imag_6   |    0   |   32   |    4   |    0   |
|   X_imag_7   |    0   |   32   |    4   |    0   |
|   X_real_0   |    0   |   32   |    4   |    0   |
|   X_real_1   |    0   |   32   |    4   |    0   |
|   X_real_2   |    0   |   32   |    4   |    0   |
|   X_real_3   |    0   |   32   |    4   |    0   |
|   X_real_4   |    0   |   32   |    4   |    0   |
|   X_real_5   |    0   |   32   |    4   |    0   |
|   X_real_6   |    0   |   32   |    4   |    0   |
|   X_real_7   |    0   |   32   |    4   |    0   |
|   x_imag_V   |    0   |   64   |    4   |    0   |
|  x_imag_V_1  |    0   |   64   |    4   |    0   |
|  x_imag_V_2  |    0   |   64   |    4   |    0   |
|  x_imag_V_3  |    0   |   64   |    4   |    0   |
|  x_imag_V_4  |    0   |   64   |    4   |    0   |
|  x_imag_V_5  |    0   |   64   |    4   |    0   |
|  x_imag_V_6  |    0   |   64   |    4   |    0   |
|  x_imag_V_7  |    0   |   64   |    4   |    0   |
|   x_real_V   |    0   |   64   |    4   |    0   |
|  x_real_V_1  |    0   |   64   |    4   |    0   |
|  x_real_V_2  |    0   |   64   |    4   |    0   |
|  x_real_V_3  |    0   |   64   |    4   |    0   |
|  x_real_V_4  |    0   |   64   |    4   |    0   |
|  x_real_V_5  |    0   |   64   |    4   |    0   |
|  x_real_V_6  |    0   |   64   |    4   |    0   |
|  x_real_V_7  |    0   |   64   |    4   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    2   |  1536  |   128  |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   208  |  1137  |  51922 |  30432 |    0   |
|   Memory  |    2   |    -   |    -   |  1536  |   128  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   208  |  1137  |  53458 |  30560 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
