Wave_Ram.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v,
Clk_Division.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Clk_Division.v,
Freq_Cal.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v,
Driver_ADC.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v,
Driver_ADC_0.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
