<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a12ti-csg325-1L</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.005</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>37336635</Best-caseLatency>
            <Average-caseLatency>37336635</Average-caseLatency>
            <Worst-caseLatency>37336635</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.150 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.150 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.150 sec</Worst-caseRealTimeLatency>
            <Interval-min>37336636</Interval-min>
            <Interval-max>37336636</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>10</DSP>
            <FF>5330</FF>
            <LUT>12611</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>40</BRAM_18K>
            <DSP>40</DSP>
            <FF>16000</FF>
            <LUT>8000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>arg_2</name>
            <Object>arg_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_3</name>
            <Object>arg_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_3_ap_vld</name>
            <Object>arg_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_forward_Pipeline_1_fu_196</InstName>
                    <ModuleName>forward_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>196</ID>
                    <BindInstances>indvar_flatten_next27_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_2_fu_202</InstName>
                    <ModuleName>forward_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                    <BindInstances>indvar_flatten_next46_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_3_fu_208</InstName>
                    <ModuleName>forward_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>208</ID>
                    <BindInstances>indvar_flatten_next69_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_4_fu_215</InstName>
                    <ModuleName>forward_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>215</ID>
                    <BindInstances>indvar_flatten_next90_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_5_fu_221</InstName>
                    <ModuleName>forward_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>221</ID>
                    <BindInstances>indvar_flatten_next109_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_6_fu_227</InstName>
                    <ModuleName>forward_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>227</ID>
                    <BindInstances>indvar_flatten_next157_fu_71_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_7_fu_233</InstName>
                    <ModuleName>forward_Pipeline_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>233</ID>
                    <BindInstances>indvar_flatten_next178_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_8_fu_239</InstName>
                    <ModuleName>forward_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>239</ID>
                    <BindInstances>indvar_flatten_next197_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_9_fu_245</InstName>
                    <ModuleName>forward_Pipeline_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>245</ID>
                    <BindInstances>indvar_flatten_next245_fu_71_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_10_fu_251</InstName>
                    <ModuleName>forward_Pipeline_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                    <BindInstances>indvar_flatten_next266_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_11_fu_257</InstName>
                    <ModuleName>forward_Pipeline_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <BindInstances>indvar_flatten_next285_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_12_fu_263</InstName>
                    <ModuleName>forward_Pipeline_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>263</ID>
                    <BindInstances>indvar_flatten_next333_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_13_fu_270</InstName>
                    <ModuleName>forward_Pipeline_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>270</ID>
                    <BindInstances>indvar_flatten_next357_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_14_fu_278</InstName>
                    <ModuleName>forward_Pipeline_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>278</ID>
                    <BindInstances>indvar_flatten_next381_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_15_fu_286</InstName>
                    <ModuleName>forward_Pipeline_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <BindInstances>indvar_flatten_next405_fu_75_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_16_fu_293</InstName>
                    <ModuleName>forward_Pipeline_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>293</ID>
                    <BindInstances>val_537_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_17_fu_299</InstName>
                    <ModuleName>forward_Pipeline_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>299</ID>
                    <BindInstances>val_562_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_18_fu_305</InstName>
                    <ModuleName>forward_Pipeline_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>305</ID>
                    <BindInstances>indvar_flatten_next429_fu_73_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_19_fu_312</InstName>
                    <ModuleName>forward_Pipeline_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>312</ID>
                    <BindInstances>indvar_flatten_next453_fu_81_p2 fdiv_32ns_32ns_32_30_no_dsp_1_U38</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_20_fu_320</InstName>
                    <ModuleName>forward_Pipeline_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>320</ID>
                    <BindInstances>indvar_flatten_next477_fu_72_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_21_fu_327</InstName>
                    <ModuleName>forward_Pipeline_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>327</ID>
                    <BindInstances>indvar_flatten_next498_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_22_fu_333</InstName>
                    <ModuleName>forward_Pipeline_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>333</ID>
                    <BindInstances>indvar_flatten_next517_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_23_fu_339</InstName>
                    <ModuleName>forward_Pipeline_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>339</ID>
                    <BindInstances>indvar_flatten_next565_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_24_fu_346</InstName>
                    <ModuleName>forward_Pipeline_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>346</ID>
                    <BindInstances>indvar_flatten_next589_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_25_fu_354</InstName>
                    <ModuleName>forward_Pipeline_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>354</ID>
                    <BindInstances>indvar_flatten_next613_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_26_fu_361</InstName>
                    <ModuleName>forward_Pipeline_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>361</ID>
                    <BindInstances>indvar_flatten_next634_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_27_fu_367</InstName>
                    <ModuleName>forward_Pipeline_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>367</ID>
                    <BindInstances>indvar_flatten_next653_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_28_fu_373</InstName>
                    <ModuleName>forward_Pipeline_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>373</ID>
                    <BindInstances>indvar_flatten_next776_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_29_fu_380</InstName>
                    <ModuleName>forward_Pipeline_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>380</ID>
                    <BindInstances>indvar_flatten_next800_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_30_fu_387</InstName>
                    <ModuleName>forward_Pipeline_30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>387</ID>
                    <BindInstances>indvar_flatten_next821_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_31_fu_393</InstName>
                    <ModuleName>forward_Pipeline_31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>393</ID>
                    <BindInstances>indvar_flatten_next840_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_32_fu_399</InstName>
                    <ModuleName>forward_Pipeline_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>399</ID>
                    <BindInstances>indvar_flatten_next963_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_33_fu_406</InstName>
                    <ModuleName>forward_Pipeline_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>406</ID>
                    <BindInstances>indvar_flatten_next987_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_34_fu_413</InstName>
                    <ModuleName>forward_Pipeline_34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>413</ID>
                    <BindInstances>val_1133_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_35_fu_419</InstName>
                    <ModuleName>forward_Pipeline_35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>419</ID>
                    <BindInstances>indvar_flatten_next994_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_36_fu_425</InstName>
                    <ModuleName>forward_Pipeline_36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>425</ID>
                    <BindInstances>val_1162_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_37_fu_431</InstName>
                    <ModuleName>forward_Pipeline_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>431</ID>
                    <BindInstances>indvar_flatten_next1003_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_38_fu_438</InstName>
                    <ModuleName>forward_Pipeline_38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>438</ID>
                    <BindInstances>val_1206_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_39_fu_445</InstName>
                    <ModuleName>forward_Pipeline_39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>445</ID>
                    <BindInstances>val_1219_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_40_fu_451</InstName>
                    <ModuleName>forward_Pipeline_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>451</ID>
                    <BindInstances>indvar_flatten_next1010_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_41_fu_457</InstName>
                    <ModuleName>forward_Pipeline_41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>457</ID>
                    <BindInstances>val_1249_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_42_fu_463</InstName>
                    <ModuleName>forward_Pipeline_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>463</ID>
                    <BindInstances>indvar_flatten_next1019_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_43_fu_470</InstName>
                    <ModuleName>forward_Pipeline_43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>470</ID>
                    <BindInstances>val_1295_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_44_fu_477</InstName>
                    <ModuleName>forward_Pipeline_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>477</ID>
                    <BindInstances>val_1308_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_45_fu_483</InstName>
                    <ModuleName>forward_Pipeline_45</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>483</ID>
                    <BindInstances>indvar_flatten_next1026_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_46_fu_489</InstName>
                    <ModuleName>forward_Pipeline_46</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>489</ID>
                    <BindInstances>val_1338_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_47_fu_495</InstName>
                    <ModuleName>forward_Pipeline_47</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>495</ID>
                    <BindInstances>indvar_flatten_next1035_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_48_fu_502</InstName>
                    <ModuleName>forward_Pipeline_48</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>502</ID>
                    <BindInstances>val_1384_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_49_fu_509</InstName>
                    <ModuleName>forward_Pipeline_49</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>509</ID>
                    <BindInstances>val_1397_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_50_fu_515</InstName>
                    <ModuleName>forward_Pipeline_50</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>515</ID>
                    <BindInstances>indvar_flatten_next1042_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_51_fu_521</InstName>
                    <ModuleName>forward_Pipeline_51</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>521</ID>
                    <BindInstances>val_1427_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_52_fu_527</InstName>
                    <ModuleName>forward_Pipeline_52</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>527</ID>
                    <BindInstances>indvar_flatten_next1051_fu_75_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_53_fu_534</InstName>
                    <ModuleName>forward_Pipeline_53</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>534</ID>
                    <BindInstances>val_1473_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_54_fu_541</InstName>
                    <ModuleName>forward_Pipeline_54</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>541</ID>
                    <BindInstances>val_1486_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_55_fu_547</InstName>
                    <ModuleName>forward_Pipeline_55</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>547</ID>
                    <BindInstances>indvar_flatten_next1058_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_56_fu_553</InstName>
                    <ModuleName>forward_Pipeline_56</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>553</ID>
                    <BindInstances>val_1516_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_57_fu_559</InstName>
                    <ModuleName>forward_Pipeline_57</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>559</ID>
                    <BindInstances>indvar_flatten_next1067_fu_68_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fadd_32ns_32ns_32_14_no_dsp_1_U138</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>forward_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.134</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.285 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.285 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>17.278 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next27_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.134</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.285 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.285 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>17.278 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next46_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>653186</Best-caseLatency>
                    <Average-caseLatency>653186</Average-caseLatency>
                    <Worst-caseLatency>653186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.177 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.177 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.177 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>653186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>653184</Latency>
                        <AbsoluteTimeLatency>2.177 ms</AbsoluteTimeLatency>
                        <PipelineII>126</PipelineII>
                        <PipelineDepth>127</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>204</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>801</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next69_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>8.639 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next90_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>8.639 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next109_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3649538</Best-caseLatency>
                    <Average-caseLatency>3649538</Average-caseLatency>
                    <Worst-caseLatency>3649538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3649538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>165888</TripCount>
                        <Latency>3649536</Latency>
                        <AbsoluteTimeLatency>12.164 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next157_fu_71_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next157"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>8.639 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next178_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next178"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>8.639 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next197_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_9</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3649538</Best-caseLatency>
                    <Average-caseLatency>3649538</Average-caseLatency>
                    <Worst-caseLatency>3649538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3649538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>165888</TripCount>
                        <Latency>3649536</Latency>
                        <AbsoluteTimeLatency>12.164 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next245_fu_71_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_10</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>8.639 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next266_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next266"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_11</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>8.639 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next285_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next285"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_12</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3649538</Best-caseLatency>
                    <Average-caseLatency>3649538</Average-caseLatency>
                    <Worst-caseLatency>3649538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3649538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>165888</TripCount>
                        <Latency>3649536</Latency>
                        <AbsoluteTimeLatency>12.164 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next333_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next333"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_13</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20738</Best-caseLatency>
                    <Average-caseLatency>20738</Average-caseLatency>
                    <Worst-caseLatency>20738</Worst-caseLatency>
                    <Best-caseRealTimeLatency>69.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>69.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>69.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20738</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>20736</Latency>
                        <AbsoluteTimeLatency>69.113 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>146</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next357_fu_81_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next357"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_14</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80354</Best-caseLatency>
                    <Average-caseLatency>80354</Average-caseLatency>
                    <Worst-caseLatency>80354</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.285 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.285 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80354</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>80352</Latency>
                        <AbsoluteTimeLatency>0.285 ms</AbsoluteTimeLatency>
                        <PipelineII>31</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>257</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next381_fu_84_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next381"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_15</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80354</Best-caseLatency>
                    <Average-caseLatency>80354</Average-caseLatency>
                    <Worst-caseLatency>80354</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.285 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.285 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80354</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>80352</Latency>
                        <AbsoluteTimeLatency>0.285 ms</AbsoluteTimeLatency>
                        <PipelineII>31</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>257</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next405_fu_75_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next405"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_16</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_537_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_537"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_17</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_562_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_562"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_18</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36290</Best-caseLatency>
                    <Average-caseLatency>36290</Average-caseLatency>
                    <Worst-caseLatency>36290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.121 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.121 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.121 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>36288</Latency>
                        <AbsoluteTimeLatency>0.121 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next429_fu_73_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next429"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_19</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.139</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77762</Best-caseLatency>
                    <Average-caseLatency>77762</Average-caseLatency>
                    <Worst-caseLatency>77762</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.259 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.259 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.259 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>77762</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>77760</Latency>
                        <AbsoluteTimeLatency>0.259 ms</AbsoluteTimeLatency>
                        <PipelineII>30</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>254</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next453_fu_81_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="Loop 1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U38" SOURCE="" URAM="0" VARIABLE="val_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_20</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20738</Best-caseLatency>
                    <Average-caseLatency>20738</Average-caseLatency>
                    <Worst-caseLatency>20738</Worst-caseLatency>
                    <Best-caseRealTimeLatency>69.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>69.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>69.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20738</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>20736</Latency>
                        <AbsoluteTimeLatency>69.113 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>146</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next477_fu_72_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next477"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_21</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.134</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.285 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.285 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>17.278 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next498_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next498"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_22</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.134</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.285 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.285 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>17.278 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next517_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next517"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_23</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3649538</Best-caseLatency>
                    <Average-caseLatency>3649538</Average-caseLatency>
                    <Worst-caseLatency>3649538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3649538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>165888</TripCount>
                        <Latency>3649536</Latency>
                        <AbsoluteTimeLatency>12.164 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next565_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next565"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_24</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72578</Best-caseLatency>
                    <Average-caseLatency>72578</Average-caseLatency>
                    <Worst-caseLatency>72578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.242 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.242 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.242 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72578</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>72576</Latency>
                        <AbsoluteTimeLatency>0.242 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>171</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next589_fu_81_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next589"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_25</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119234</Best-caseLatency>
                    <Average-caseLatency>119234</Average-caseLatency>
                    <Worst-caseLatency>119234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.397 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.397 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.397 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>119232</Latency>
                        <AbsoluteTimeLatency>0.397 ms</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next613_fu_86_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next613"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_26</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1570</Best-caseLatency>
                    <Average-caseLatency>1570</Average-caseLatency>
                    <Worst-caseLatency>1570</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.233 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.233 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.233 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1570</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1568</TripCount>
                        <Latency>1568</Latency>
                        <AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next634_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next634"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_27</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1570</Best-caseLatency>
                    <Average-caseLatency>1570</Average-caseLatency>
                    <Worst-caseLatency>1570</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.233 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.233 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.233 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1570</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1568</TripCount>
                        <Latency>1568</Latency>
                        <AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next653_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next653"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_28</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19869698</Best-caseLatency>
                    <Average-caseLatency>19869698</Average-caseLatency>
                    <Worst-caseLatency>19869698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.226 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.226 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.226 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19869698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>903168</TripCount>
                        <Latency>19869696</Latency>
                        <AbsoluteTimeLatency>66.226 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next776_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next776"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_29</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36066</Best-caseLatency>
                    <Average-caseLatency>36066</Average-caseLatency>
                    <Worst-caseLatency>36066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1568</TripCount>
                        <Latency>36064</Latency>
                        <AbsoluteTimeLatency>0.120 ms</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>291</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next800_fu_86_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next800"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_30</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.673 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.673 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.673 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>200</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>0.667 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next821_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next821"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_31</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.673 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.673 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.673 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>200</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>0.667 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next840_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_32</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1267202</Best-caseLatency>
                    <Average-caseLatency>1267202</Average-caseLatency>
                    <Worst-caseLatency>1267202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.224 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.224 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.224 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1267202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>57600</TripCount>
                        <Latency>1267200</Latency>
                        <AbsoluteTimeLatency>4.224 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>230</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next963_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next963"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_33</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4602</Best-caseLatency>
                    <Average-caseLatency>4602</Average-caseLatency>
                    <Worst-caseLatency>4602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.338 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.338 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.338 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>200</TripCount>
                        <Latency>4600</Latency>
                        <AbsoluteTimeLatency>15.332 us</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>288</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next987_fu_86_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next987"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_34</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.030</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1133_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1133"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_35</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12802</Best-caseLatency>
                    <Average-caseLatency>12802</Average-caseLatency>
                    <Worst-caseLatency>12802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.669 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.669 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.669 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12800</TripCount>
                        <Latency>12800</Latency>
                        <AbsoluteTimeLatency>42.662 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next994_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next994"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_36</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.030</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1162_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_37</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>281602</Best-caseLatency>
                    <Average-caseLatency>281602</Average-caseLatency>
                    <Worst-caseLatency>281602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.939 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.939 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.939 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>281602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12800</TripCount>
                        <Latency>281600</Latency>
                        <AbsoluteTimeLatency>0.939 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>110</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1003_fu_77_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1003"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_38</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1474</Best-caseLatency>
                    <Average-caseLatency>1474</Average-caseLatency>
                    <Worst-caseLatency>1474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.913 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.913 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.913 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>1472</Latency>
                        <AbsoluteTimeLatency>4.906 us</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>138</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>287</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1206_fu_86_p2" SOURCE="" URAM="0" VARIABLE="val_1206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_39</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1219_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1219"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_40</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.833 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.833 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.833 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2048</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1010_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1010"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_41</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1249_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1249"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_42</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45058</Best-caseLatency>
                    <Average-caseLatency>45058</Average-caseLatency>
                    <Worst-caseLatency>45058</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45058</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2048</TripCount>
                        <Latency>45056</Latency>
                        <AbsoluteTimeLatency>0.150 ms</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>106</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1019_fu_77_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1019"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_43</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>738</Best-caseLatency>
                    <Average-caseLatency>738</Average-caseLatency>
                    <Worst-caseLatency>738</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>738</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>736</Latency>
                        <AbsoluteTimeLatency>2.453 us</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>136</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>286</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1295_fu_86_p2" SOURCE="" URAM="0" VARIABLE="val_1295"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_44</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.994 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.994 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.994 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1308_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_45</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.123</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.713 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.713 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.713 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>1.706 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1026_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1026"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_46</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.994 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.994 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.994 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1338_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1338"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_47</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11266</Best-caseLatency>
                    <Average-caseLatency>11266</Average-caseLatency>
                    <Worst-caseLatency>11266</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11266</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>512</TripCount>
                        <Latency>11264</Latency>
                        <AbsoluteTimeLatency>37.543 us</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1035_fu_77_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1035"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_48</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>370</Best-caseLatency>
                    <Average-caseLatency>370</Average-caseLatency>
                    <Worst-caseLatency>370</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.233 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.233 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.233 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>370</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>368</Latency>
                        <AbsoluteTimeLatency>1.227 us</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>134</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>285</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1384_fu_86_p2" SOURCE="" URAM="0" VARIABLE="val_1384"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_49</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.777</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.330 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.330 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1397_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1397"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_50</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.433 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.433 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.433 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1042_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1042"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_51</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.777</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.330 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.330 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1427_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1427"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_52</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2818</Best-caseLatency>
                    <Average-caseLatency>2818</Average-caseLatency>
                    <Worst-caseLatency>2818</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.392 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.392 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.392 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2818</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>128</TripCount>
                        <Latency>2816</Latency>
                        <AbsoluteTimeLatency>9.386 us</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>98</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>220</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1051_fu_75_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1051"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_53</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>186</Best-caseLatency>
                    <Average-caseLatency>186</Average-caseLatency>
                    <Worst-caseLatency>186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>184</Latency>
                        <AbsoluteTimeLatency>0.613 us</AbsoluteTimeLatency>
                        <PipelineII>23</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1473_fu_86_p2" SOURCE="" URAM="0" VARIABLE="val_1473"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_54</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.610</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.332 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.332 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1486_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1486"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_55</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.994 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.994 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.994 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1058_fu_52_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1058"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_56</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.610</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.332 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.332 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1516_fu_52_p2" SOURCE="" URAM="0" VARIABLE="val_1516"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_57</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>354</Best-caseLatency>
                    <Average-caseLatency>354</Average-caseLatency>
                    <Worst-caseLatency>354</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>354</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>352</Latency>
                        <AbsoluteTimeLatency>1.173 us</AbsoluteTimeLatency>
                        <PipelineII>22</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next1067_fu_68_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next1067"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>4.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37336635</Best-caseLatency>
                    <Average-caseLatency>37336635</Average-caseLatency>
                    <Worst-caseLatency>37336635</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37336636</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>5330</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>33</UTIL_FF>
                    <LUT>12611</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>157</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_14_no_dsp_1_U138" SOURCE="" URAM="0" VARIABLE="val_s"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="arg_2" index="0" direction="in" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_2" name="arg_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_3" index="1" direction="inout" srcType="" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="arg_3" name="arg_3" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_3_ap_vld" name="arg_3_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="arg_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="arg_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="arg_2">ap_none, 32</column>
                    <column name="arg_3">ap_none, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="2">Argument, Direction</keys>
                    <column name="arg_2">in</column>
                    <column name="arg_3">inout</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="arg_2">arg_2, port</column>
                    <column name="arg_3">arg_3, port</column>
                    <column name="arg_3">arg_3_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

