

================================================================
== Vitis HLS Report for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Tue Mar  7 22:13:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.177 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|    268|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     326|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     326|    372|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_14ns_29s_29_4_1_U32  |mac_muladd_16s_14ns_29s_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U31  |mac_muladd_16s_15s_13ns_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U35  |mac_muladd_16s_15s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U33   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U34   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mul_mul_16s_15s_29_4_1_U28          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    |mul_mul_16s_15s_29_4_1_U29          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    |mul_mul_16s_15s_29_4_1_U30          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_574_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln24_11_fu_655_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln24_15_fu_651_p2     |         +|   0|  0|  36|          29|          29|
    |add_ln24_1_fu_659_p2      |         +|   0|  0|  29|          29|          29|
    |add_ln24_fu_568_p2        |         +|   0|  0|  14|           6|           6|
    |add_ln57_1_fu_345_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln57_fu_354_p2        |         +|   0|  0|  13|           4|           1|
    |icmp_ln18_fu_364_p2       |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln57_fu_339_p2       |      icmp|   0|  0|  11|           7|           8|
    |or_ln57_1_fu_446_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln57_2_fu_465_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln57_3_fu_484_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln57_4_fu_503_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln57_5_fu_522_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln57_6_fu_541_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln57_fu_427_p2         |        or|   0|  0|   6|           6|           1|
    |select_ln57_10_fu_419_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_11_fu_438_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_12_fu_457_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_13_fu_476_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_14_fu_495_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_15_fu_514_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_16_fu_533_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln57_1_fu_386_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln57_2_fu_406_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln57_fu_370_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 268|         172|         181|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    4|          8|
    |i_1_fu_84                               |   9|          2|    4|          8|
    |indvar_flatten29_fu_88                  |   9|          2|    7|         14|
    |k_fu_80                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln24_10_reg_993               |  29|   0|   29|          0|
    |add_ln24_15_reg_998               |  29|   0|   29|          0|
    |add_ln24_9_reg_988                |  29|   0|   29|          0|
    |add_ln24_reg_803                  |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |col_inbuf_load_3_reg_863          |  16|   0|   16|          0|
    |col_inbuf_load_5_reg_873          |  16|   0|   16|          0|
    |col_inbuf_load_6_reg_878          |  16|   0|   16|          0|
    |col_inbuf_load_reg_848            |  16|   0|   16|          0|
    |dct_coeff_table_0_load_reg_888    |  14|   0|   14|          0|
    |dct_coeff_table_3_load_reg_903    |  15|   0|   15|          0|
    |dct_coeff_table_5_load_reg_913    |  15|   0|   15|          0|
    |dct_coeff_table_6_load_reg_918    |  15|   0|   15|          0|
    |i_1_fu_84                         |   4|   0|    4|          0|
    |indvar_flatten29_fu_88            |   7|   0|    7|          0|
    |k_fu_80                           |   4|   0|    4|          0|
    |trunc_ln24_1_reg_1003             |  16|   0|   16|          0|
    |add_ln24_reg_803                  |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 326|  32|  268|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|col_inbuf_address0          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce0               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q0                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address1          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce1               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q1                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address2          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce2               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q2                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address3          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce3               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q3                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address4          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce4               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q4                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address5          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce5               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q5                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address6          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce6               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q6                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_address7          |  out|    6|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_ce7               |  out|    1|   ap_memory|                                    col_inbuf|         array|
|col_inbuf_q7                |   in|   16|   ap_memory|                                    col_inbuf|         array|
|col_outbuf_address0         |  out|    6|   ap_memory|                                   col_outbuf|         array|
|col_outbuf_ce0              |  out|    1|   ap_memory|                                   col_outbuf|         array|
|col_outbuf_we0              |  out|    1|   ap_memory|                                   col_outbuf|         array|
|col_outbuf_d0               |  out|   16|   ap_memory|                                   col_outbuf|         array|
|dct_coeff_table_0_address0  |  out|    3|   ap_memory|                            dct_coeff_table_0|         array|
|dct_coeff_table_0_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_0|         array|
|dct_coeff_table_0_q0        |   in|   14|   ap_memory|                            dct_coeff_table_0|         array|
|dct_coeff_table_1_address0  |  out|    3|   ap_memory|                            dct_coeff_table_1|         array|
|dct_coeff_table_1_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_1|         array|
|dct_coeff_table_1_q0        |   in|   15|   ap_memory|                            dct_coeff_table_1|         array|
|dct_coeff_table_2_address0  |  out|    3|   ap_memory|                            dct_coeff_table_2|         array|
|dct_coeff_table_2_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_2|         array|
|dct_coeff_table_2_q0        |   in|   15|   ap_memory|                            dct_coeff_table_2|         array|
|dct_coeff_table_3_address0  |  out|    3|   ap_memory|                            dct_coeff_table_3|         array|
|dct_coeff_table_3_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_3|         array|
|dct_coeff_table_3_q0        |   in|   15|   ap_memory|                            dct_coeff_table_3|         array|
|dct_coeff_table_4_address0  |  out|    3|   ap_memory|                            dct_coeff_table_4|         array|
|dct_coeff_table_4_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_4|         array|
|dct_coeff_table_4_q0        |   in|   15|   ap_memory|                            dct_coeff_table_4|         array|
|dct_coeff_table_5_address0  |  out|    3|   ap_memory|                            dct_coeff_table_5|         array|
|dct_coeff_table_5_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_5|         array|
|dct_coeff_table_5_q0        |   in|   15|   ap_memory|                            dct_coeff_table_5|         array|
|dct_coeff_table_6_address0  |  out|    3|   ap_memory|                            dct_coeff_table_6|         array|
|dct_coeff_table_6_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_6|         array|
|dct_coeff_table_6_q0        |   in|   15|   ap_memory|                            dct_coeff_table_6|         array|
|dct_coeff_table_7_address0  |  out|    3|   ap_memory|                            dct_coeff_table_7|         array|
|dct_coeff_table_7_ce0       |  out|    1|   ap_memory|                            dct_coeff_table_7|         array|
|dct_coeff_table_7_q0        |   in|   15|   ap_memory|                            dct_coeff_table_7|         array|
+----------------------------+-----+-----+------------+---------------------------------------------+--------------+

