Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Z:/Arch/Exp 8. Cache Design/sim_cache_isim_beh.exe -prj Z:/Arch/Exp 8. Cache Design/sim_cache_beh.prj work.sim_cache work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Arch/Exp 8. Cache Design/cache.v" into library work
Analyzing Verilog file "Z:/Arch/Exp 8. Cache Design/sim_cache.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module cache
Compiling module sim_cache
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable Z:/Arch/Exp 8. Cache Design/sim_cache_isim_beh.exe
Fuse Memory Usage: 27876 KB
Fuse CPU Usage: 405 ms
