{
  "module_name": "mtk_dp_reg.h",
  "hash_id": "3a7dcaff84e9605b2456bff583d8c3ad1be9aa54b64863f474ae2ffdbdb7923d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mediatek/mtk_dp_reg.h",
  "human_readable_source": " \n \n#ifndef _MTK_DP_REG_H_\n#define _MTK_DP_REG_H_\n\n#define SEC_OFFSET\t0x4000\n\n#define MTK_DP_HPD_DISCONNECT\t\tBIT(1)\n#define MTK_DP_HPD_CONNECT\t\tBIT(2)\n#define MTK_DP_HPD_INTERRUPT\t\tBIT(3)\n\n \n#define DP_PHY_GLB_BIAS_GEN_00\t\t0x0\n#define RG_XTP_GLB_BIAS_INTR_CTRL\t\tGENMASK(20, 16)\n#define DP_PHY_GLB_DPAUX_TX\t\t0x8\n#define RG_CKM_PT0_CKTX_IMPSEL\t\t\tGENMASK(23, 20)\n#define MTK_DP_0034\t\t\t0x34\n#define DA_XTP_GLB_CKDET_EN_FORCE_VAL\t\tBIT(15)\n#define DA_XTP_GLB_CKDET_EN_FORCE_EN\t\tBIT(14)\n#define DA_CKM_INTCKTX_EN_FORCE_VAL\t\tBIT(13)\n#define DA_CKM_INTCKTX_EN_FORCE_EN\t\tBIT(12)\n#define DA_CKM_CKTX0_EN_FORCE_VAL\t\tBIT(11)\n#define DA_CKM_CKTX0_EN_FORCE_EN\t\tBIT(10)\n#define DA_CKM_XTAL_CK_FORCE_VAL\t\tBIT(9)\n#define DA_CKM_XTAL_CK_FORCE_EN\t\t\tBIT(8)\n#define DA_CKM_BIAS_LPF_EN_FORCE_VAL\t\tBIT(7)\n#define DA_CKM_BIAS_LPF_EN_FORCE_EN\t\tBIT(6)\n#define DA_CKM_BIAS_EN_FORCE_VAL\t\tBIT(5)\n#define DA_CKM_BIAS_EN_FORCE_EN\t\t\tBIT(4)\n#define DA_XTP_GLB_AVD10_ON_FORCE_VAL\t\tBIT(3)\n#define DA_XTP_GLB_AVD10_ON_FORCE\t\tBIT(2)\n#define DA_XTP_GLB_LDO_EN_FORCE_VAL\t\tBIT(1)\n#define DA_XTP_GLB_LDO_EN_FORCE_EN\t\tBIT(0)\n#define DP_PHY_LANE_TX_0\t\t0x104\n#define RG_XTP_LN0_TX_IMPSEL_PMOS\t\tGENMASK(15, 12)\n#define RG_XTP_LN0_TX_IMPSEL_NMOS\t\tGENMASK(19, 16)\n#define DP_PHY_LANE_TX_1\t\t0x204\n#define RG_XTP_LN1_TX_IMPSEL_PMOS\t\tGENMASK(15, 12)\n#define RG_XTP_LN1_TX_IMPSEL_NMOS\t\tGENMASK(19, 16)\n#define DP_PHY_LANE_TX_2\t\t0x304\n#define RG_XTP_LN2_TX_IMPSEL_PMOS\t\tGENMASK(15, 12)\n#define RG_XTP_LN2_TX_IMPSEL_NMOS\t\tGENMASK(19, 16)\n#define DP_PHY_LANE_TX_3\t\t0x404\n#define RG_XTP_LN3_TX_IMPSEL_PMOS\t\tGENMASK(15, 12)\n#define RG_XTP_LN3_TX_IMPSEL_NMOS\t\tGENMASK(19, 16)\n#define MTK_DP_1040\t\t\t0x1040\n#define RG_DPAUX_RX_VALID_DEGLITCH_EN\t\tBIT(2)\n#define RG_XTP_GLB_CKDET_EN\t\t\tBIT(1)\n#define RG_DPAUX_RX_EN\t\t\t\tBIT(0)\n\n \n#define MTK_DP_TOP_PWR_STATE\t\t0x2000\n#define DP_PWR_STATE_MASK\t\t\tGENMASK(1, 0)\n#define DP_PWR_STATE_BANDGAP\t\t\tBIT(0)\n#define DP_PWR_STATE_BANDGAP_TPLL\t\tBIT(1)\n#define DP_PWR_STATE_BANDGAP_TPLL_LANE\t\tGENMASK(1, 0)\n#define MTK_DP_TOP_SWING_EMP\t\t0x2004\n#define DP_TX0_VOLT_SWING_MASK\t\t\tGENMASK(1, 0)\n#define DP_TX0_VOLT_SWING_SHIFT\t\t\t0\n#define DP_TX0_PRE_EMPH_MASK\t\t\tGENMASK(3, 2)\n#define DP_TX0_PRE_EMPH_SHIFT\t\t\t2\n#define DP_TX1_VOLT_SWING_MASK\t\t\tGENMASK(9, 8)\n#define DP_TX1_VOLT_SWING_SHIFT\t\t\t8\n#define DP_TX1_PRE_EMPH_MASK\t\t\tGENMASK(11, 10)\n#define DP_TX2_VOLT_SWING_MASK\t\t\tGENMASK(17, 16)\n#define DP_TX2_PRE_EMPH_MASK\t\t\tGENMASK(19, 18)\n#define DP_TX3_VOLT_SWING_MASK\t\t\tGENMASK(25, 24)\n#define DP_TX3_PRE_EMPH_MASK\t\t\tGENMASK(27, 26)\n#define MTK_DP_TOP_RESET_AND_PROBE\t0x2020\n#define SW_RST_B_PHYD\t\t\t\tBIT(4)\n#define MTK_DP_TOP_IRQ_MASK\t\t0x202c\n#define IRQ_MASK_AUX_TOP_IRQ\t\t\tBIT(2)\n#define MTK_DP_TOP_MEM_PD\t\t0x2038\n#define MEM_ISO_EN\t\t\t\tBIT(0)\n#define FUSE_SEL\t\t\t\tBIT(2)\n\n \n#define MTK_DP_ENC0_P0_3000\t\t\t0x3000\n#define LANE_NUM_DP_ENC0_P0_MASK\t\t\tGENMASK(1, 0)\n#define VIDEO_MUTE_SW_DP_ENC0_P0\t\t\tBIT(2)\n#define VIDEO_MUTE_SEL_DP_ENC0_P0\t\t\tBIT(3)\n#define ENHANCED_FRAME_EN_DP_ENC0_P0\t\t\tBIT(4)\n#define MTK_DP_ENC0_P0_3004\t\t\t0x3004\n#define VIDEO_M_CODE_SEL_DP_ENC0_P0_MASK\t\tBIT(8)\n#define DP_TX_ENCODER_4P_RESET_SW_DP_ENC0_P0\t\tBIT(9)\n#define MTK_DP_ENC0_P0_3010\t\t\t0x3010\n#define HTOTAL_SW_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3014\t\t\t0x3014\n#define VTOTAL_SW_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3018\t\t\t0x3018\n#define HSTART_SW_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_301C\t\t\t0x301c\n#define VSTART_SW_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3020\t\t\t0x3020\n#define HWIDTH_SW_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3024\t\t\t0x3024\n#define VHEIGHT_SW_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3028\t\t\t0x3028\n#define HSW_SW_DP_ENC0_P0_MASK\t\t\t\tGENMASK(14, 0)\n#define HSP_SW_DP_ENC0_P0_MASK\t\t\t\tBIT(15)\n#define MTK_DP_ENC0_P0_302C\t\t\t0x302c\n#define VSW_SW_DP_ENC0_P0_MASK\t\t\t\tGENMASK(14, 0)\n#define VSP_SW_DP_ENC0_P0_MASK\t\t\t\tBIT(15)\n#define MTK_DP_ENC0_P0_3030\t\t\t0x3030\n#define HTOTAL_SEL_DP_ENC0_P0\t\t\t\tBIT(0)\n#define VTOTAL_SEL_DP_ENC0_P0\t\t\t\tBIT(1)\n#define HSTART_SEL_DP_ENC0_P0\t\t\t\tBIT(2)\n#define VSTART_SEL_DP_ENC0_P0\t\t\t\tBIT(3)\n#define HWIDTH_SEL_DP_ENC0_P0\t\t\t\tBIT(4)\n#define VHEIGHT_SEL_DP_ENC0_P0\t\t\t\tBIT(5)\n#define HSP_SEL_DP_ENC0_P0\t\t\t\tBIT(6)\n#define HSW_SEL_DP_ENC0_P0\t\t\t\tBIT(7)\n#define VSP_SEL_DP_ENC0_P0\t\t\t\tBIT(8)\n#define VSW_SEL_DP_ENC0_P0\t\t\t\tBIT(9)\n#define VBID_AUDIO_MUTE_FLAG_SW_DP_ENC0_P0\t\tBIT(11)\n#define VBID_AUDIO_MUTE_FLAG_SEL_DP_ENC0_P0\t\tBIT(12)\n#define MTK_DP_ENC0_P0_3034\t\t\t0x3034\n#define MTK_DP_ENC0_P0_3038\t\t\t0x3038\n#define VIDEO_SOURCE_SEL_DP_ENC0_P0_MASK\t\tBIT(11)\n#define MTK_DP_ENC0_P0_303C\t\t\t0x303c\n#define SRAM_START_READ_THRD_DP_ENC0_P0_MASK\t\tGENMASK(5, 0)\n#define VIDEO_COLOR_DEPTH_DP_ENC0_P0_MASK\t\tGENMASK(10, 8)\n#define VIDEO_COLOR_DEPTH_DP_ENC0_P0_16BIT\t\t(0 << 8)\n#define VIDEO_COLOR_DEPTH_DP_ENC0_P0_12BIT\t\t(1 << 8)\n#define VIDEO_COLOR_DEPTH_DP_ENC0_P0_10BIT\t\t(2 << 8)\n#define VIDEO_COLOR_DEPTH_DP_ENC0_P0_8BIT\t\t(3 << 8)\n#define VIDEO_COLOR_DEPTH_DP_ENC0_P0_6BIT\t\t(4 << 8)\n#define PIXEL_ENCODE_FORMAT_DP_ENC0_P0_MASK\t\tGENMASK(14, 12)\n#define PIXEL_ENCODE_FORMAT_DP_ENC0_P0_RGB\t\t(0 << 12)\n#define PIXEL_ENCODE_FORMAT_DP_ENC0_P0_YCBCR422\t\t(1 << 12)\n#define PIXEL_ENCODE_FORMAT_DP_ENC0_P0_YCBCR420\t\t(2 << 12)\n#define VIDEO_MN_GEN_EN_DP_ENC0_P0\t\t\tBIT(15)\n#define MTK_DP_ENC0_P0_3040\t\t\t0x3040\n#define SDP_DOWN_CNT_DP_ENC0_P0_VAL\t\t\t0x20\n#define SDP_DOWN_CNT_INIT_DP_ENC0_P0_MASK\t\tGENMASK(11, 0)\n#define MTK_DP_ENC0_P0_304C\t\t\t0x304c\n#define VBID_VIDEO_MUTE_DP_ENC0_P0_MASK\t\t\tBIT(2)\n#define SDP_VSYNC_RISING_MASK_DP_ENC0_P0_MASK\t\tBIT(8)\n#define MTK_DP_ENC0_P0_3064\t\t\t0x3064\n#define HDE_NUM_LAST_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3088\t\t\t0x3088\n#define AU_EN_DP_ENC0_P0\t\t\t\tBIT(6)\n#define AUDIO_8CH_EN_DP_ENC0_P0_MASK\t\t\tBIT(7)\n#define AUDIO_8CH_SEL_DP_ENC0_P0_MASK\t\t\tBIT(8)\n#define AUDIO_2CH_EN_DP_ENC0_P0_MASK\t\t\tBIT(14)\n#define AUDIO_2CH_SEL_DP_ENC0_P0_MASK\t\t\tBIT(15)\n#define MTK_DP_ENC0_P0_308C\t\t\t0x308c\n#define CH_STATUS_0_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3090\t\t\t0x3090\n#define CH_STATUS_1_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_ENC0_P0_3094\t\t\t0x3094\n#define CH_STATUS_2_DP_ENC0_P0_MASK\t\t\tGENMASK(7, 0)\n#define MTK_DP_ENC0_P0_30A4\t\t\t0x30a4\n#define AU_TS_CFG_DP_ENC0_P0_MASK\t\t\tGENMASK(7, 0)\n#define MTK_DP_ENC0_P0_30A8\t\t\t0x30a8\n#define MTK_DP_ENC0_P0_30BC\t\t\t0x30bc\n#define ISRC_CONT_DP_ENC0_P0\t\t\t\tBIT(0)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_MASK\tGENMASK(10, 8)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_MUL_2\t(1 << 8)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_MUL_4\t(2 << 8)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_MUL_8\t(3 << 8)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_DIV_2\t(5 << 8)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_DIV_4\t(6 << 8)\n#define AUDIO_M_CODE_MULT_DIV_SEL_DP_ENC0_P0_DIV_8\t(7 << 8)\n#define MTK_DP_ENC0_P0_30D8\t\t\t0x30d8\n#define MTK_DP_ENC0_P0_312C\t\t\t0x312c\n#define ASP_HB2_DP_ENC0_P0_MASK\t\t\t\tGENMASK(7, 0)\n#define ASP_HB3_DP_ENC0_P0_MASK\t\t\t\tGENMASK(15, 8)\n#define MTK_DP_ENC0_P0_3154\t\t\t0x3154\n#define PGEN_HTOTAL_DP_ENC0_P0_MASK\t\t\tGENMASK(13, 0)\n#define MTK_DP_ENC0_P0_3158\t\t\t0x3158\n#define PGEN_HSYNC_RISING_DP_ENC0_P0_MASK\t\tGENMASK(13, 0)\n#define MTK_DP_ENC0_P0_315C\t\t\t0x315c\n#define PGEN_HSYNC_PULSE_WIDTH_DP_ENC0_P0_MASK\t\tGENMASK(13, 0)\n#define MTK_DP_ENC0_P0_3160\t\t\t0x3160\n#define PGEN_HFDE_START_DP_ENC0_P0_MASK\t\t\tGENMASK(13, 0)\n#define MTK_DP_ENC0_P0_3164\t\t\t0x3164\n#define PGEN_HFDE_ACTIVE_WIDTH_DP_ENC0_P0_MASK\t\tGENMASK(13, 0)\n#define MTK_DP_ENC0_P0_3168\t\t\t0x3168\n#define PGEN_VTOTAL_DP_ENC0_P0_MASK\t\t\tGENMASK(12, 0)\n#define MTK_DP_ENC0_P0_316C\t\t\t0x316c\n#define PGEN_VSYNC_RISING_DP_ENC0_P0_MASK\t\tGENMASK(12, 0)\n#define MTK_DP_ENC0_P0_3170\t\t\t0x3170\n#define PGEN_VSYNC_PULSE_WIDTH_DP_ENC0_P0_MASK\t\tGENMASK(12, 0)\n#define MTK_DP_ENC0_P0_3174\t\t\t0x3174\n#define PGEN_VFDE_START_DP_ENC0_P0_MASK\t\t\tGENMASK(12, 0)\n#define MTK_DP_ENC0_P0_3178\t\t\t0x3178\n#define PGEN_VFDE_ACTIVE_WIDTH_DP_ENC0_P0_MASK\t\tGENMASK(12, 0)\n#define MTK_DP_ENC0_P0_31B0\t\t\t0x31b0\n#define PGEN_PATTERN_SEL_VAL\t\t\t\t4\n#define PGEN_PATTERN_SEL_MASK\t\t\t\tGENMASK(6, 4)\n#define MTK_DP_ENC0_P0_31EC\t\t\t0x31ec\n#define AUDIO_CH_SRC_SEL_DP_ENC0_P0\t\t\tBIT(4)\n#define ISRC1_HB3_DP_ENC0_P0_MASK\t\t\tGENMASK(15, 8)\n\n \n#define MTK_DP_ENC1_P0_3200\t\t\t0x3200\n#define MTK_DP_ENC1_P0_3280\t\t\t0x3280\n#define SDP_PACKET_TYPE_DP_ENC1_P0_MASK\t\t\tGENMASK(4, 0)\n#define SDP_PACKET_W_DP_ENC1_P0\t\t\t\tBIT(5)\n#define SDP_PACKET_W_DP_ENC1_P0_MASK\t\t\tBIT(5)\n#define MTK_DP_ENC1_P0_3300\t\t\t0x3300\n#define VIDEO_AFIFO_RDY_SEL_DP_ENC1_P0_VAL\t\t2\n#define VIDEO_AFIFO_RDY_SEL_DP_ENC1_P0_MASK\t\tGENMASK(9, 8)\n#define MTK_DP_ENC1_P0_3304\t\t\t0x3304\n#define AU_PRTY_REGEN_DP_ENC1_P0_MASK\t\t\tBIT(8)\n#define AU_CH_STS_REGEN_DP_ENC1_P0_MASK\t\t\tBIT(9)\n#define AUDIO_SAMPLE_PRSENT_REGEN_DP_ENC1_P0_MASK\tBIT(12)\n#define MTK_DP_ENC1_P0_3324\t\t\t0x3324\n#define AUDIO_SOURCE_MUX_DP_ENC1_P0_MASK\t\tGENMASK(9, 8)\n#define AUDIO_SOURCE_MUX_DP_ENC1_P0_DPRX\t\t0\n#define MTK_DP_ENC1_P0_3364\t\t\t0x3364\n#define SDP_DOWN_CNT_IN_HBLANK_DP_ENC1_P0_VAL\t\t0x20\n#define SDP_DOWN_CNT_INIT_IN_HBLANK_DP_ENC1_P0_MASK\tGENMASK(11, 0)\n#define FIFO_READ_START_POINT_DP_ENC1_P0_VAL\t\t4\n#define FIFO_READ_START_POINT_DP_ENC1_P0_MASK\t\tGENMASK(15, 12)\n#define MTK_DP_ENC1_P0_3368\t\t\t0x3368\n#define VIDEO_SRAM_FIFO_CNT_RESET_SEL_DP_ENC1_P0\tBIT(0)\n#define VIDEO_STABLE_CNT_THRD_DP_ENC1_P0\t\tBIT(4)\n#define SDP_DP13_EN_DP_ENC1_P0\t\t\t\tBIT(8)\n#define BS2BS_MODE_DP_ENC1_P0\t\t\t\tBIT(12)\n#define BS2BS_MODE_DP_ENC1_P0_MASK\t\t\tGENMASK(13, 12)\n#define BS2BS_MODE_DP_ENC1_P0_VAL\t\t\t1\n#define DP_ENC1_P0_3368_VAL\t\t\t\t(VIDEO_SRAM_FIFO_CNT_RESET_SEL_DP_ENC1_P0 | \\\n\t\t\t\t\t\t\t VIDEO_STABLE_CNT_THRD_DP_ENC1_P0 | \\\n\t\t\t\t\t\t\t SDP_DP13_EN_DP_ENC1_P0 | \\\n\t\t\t\t\t\t\t BS2BS_MODE_DP_ENC1_P0)\n#define MTK_DP_ENC1_P0_33F4\t\t\t0x33f4\n#define DP_ENC_DUMMY_RW_1_AUDIO_RST_EN\t\t\tBIT(0)\n#define DP_ENC_DUMMY_RW_1\t\t\t\tBIT(9)\n\n \n#define MTK_DP_TRANS_P0_3400\t\t\t\t0x3400\n#define PATTERN1_EN_DP_TRANS_P0_MASK\t\t\t\tBIT(12)\n#define PATTERN2_EN_DP_TRANS_P0_MASK\t\t\t\tBIT(13)\n#define PATTERN3_EN_DP_TRANS_P0_MASK\t\t\t\tBIT(14)\n#define PATTERN4_EN_DP_TRANS_P0_MASK\t\t\t\tBIT(15)\n#define MTK_DP_TRANS_P0_3404\t\t\t\t0x3404\n#define DP_SCR_EN_DP_TRANS_P0_MASK\t\t\t\tBIT(0)\n#define MTK_DP_TRANS_P0_340C\t\t\t\t0x340c\n#define DP_TX_TRANSMITTER_4P_RESET_SW_DP_TRANS_P0\t\tBIT(13)\n#define MTK_DP_TRANS_P0_3410\t\t\t\t0x3410\n#define HPD_DEB_THD_DP_TRANS_P0_MASK\t\t\t\tGENMASK(3, 0)\n#define HPD_INT_THD_DP_TRANS_P0_MASK\t\t\t\tGENMASK(7, 4)\n#define HPD_INT_THD_DP_TRANS_P0_LOWER_500US\t\t\t(2 << 4)\n#define HPD_INT_THD_DP_TRANS_P0_UPPER_1100US\t\t\t(2 << 6)\n#define HPD_DISC_THD_DP_TRANS_P0_MASK\t\t\t\tGENMASK(11, 8)\n#define HPD_CONN_THD_DP_TRANS_P0_MASK\t\t\t\tGENMASK(15, 12)\n#define MTK_DP_TRANS_P0_3414\t\t\t\t0x3414\n#define HPD_DB_DP_TRANS_P0_MASK\t\t\t\t\tBIT(2)\n#define MTK_DP_TRANS_P0_3418\t\t\t\t0x3418\n#define IRQ_CLR_DP_TRANS_P0_MASK\t\t\t\tGENMASK(3, 0)\n#define IRQ_MASK_DP_TRANS_P0_MASK\t\t\t\tGENMASK(7, 4)\n#define IRQ_MASK_DP_TRANS_P0_DISC_IRQ\t\t\t\t(BIT(1) << 4)\n#define IRQ_MASK_DP_TRANS_P0_CONN_IRQ\t\t\t\t(BIT(2) << 4)\n#define IRQ_MASK_DP_TRANS_P0_INT_IRQ\t\t\t\t(BIT(3) << 4)\n#define IRQ_STATUS_DP_TRANS_P0_MASK\t\t\t\tGENMASK(15, 12)\n#define MTK_DP_TRANS_P0_342C\t\t\t\t0x342c\n#define XTAL_FREQ_DP_TRANS_P0_DEFAULT\t\t\t\t(BIT(0) | BIT(3) | BIT(5) | BIT(6))\n#define XTAL_FREQ_DP_TRANS_P0_MASK\t\t\t\tGENMASK(7, 0)\n#define MTK_DP_TRANS_P0_3430\t\t\t\t0x3430\n#define HPD_INT_THD_ECO_DP_TRANS_P0_MASK\t\t\tGENMASK(1, 0)\n#define HPD_INT_THD_ECO_DP_TRANS_P0_HIGH_BOUND_EXT\t\tBIT(1)\n#define MTK_DP_TRANS_P0_34A4\t\t\t\t0x34a4\n#define LANE_NUM_DP_TRANS_P0_MASK\t\t\t\tGENMASK(3, 2)\n#define MTK_DP_TRANS_P0_3540\t\t\t\t0x3540\n#define FEC_EN_DP_TRANS_P0_MASK\t\t\t\t\tBIT(0)\n#define FEC_CLOCK_EN_MODE_DP_TRANS_P0\t\t\t\tBIT(3)\n#define MTK_DP_TRANS_P0_3580\t\t\t\t0x3580\n#define POST_MISC_DATA_LANE0_OV_DP_TRANS_P0_MASK\t\tBIT(8)\n#define POST_MISC_DATA_LANE1_OV_DP_TRANS_P0_MASK\t\tBIT(9)\n#define POST_MISC_DATA_LANE2_OV_DP_TRANS_P0_MASK\t\tBIT(10)\n#define POST_MISC_DATA_LANE3_OV_DP_TRANS_P0_MASK\t\tBIT(11)\n#define MTK_DP_TRANS_P0_35C8\t\t\t\t0x35c8\n#define SW_IRQ_CLR_DP_TRANS_P0_MASK\t\t\t\tGENMASK(15, 0)\n#define SW_IRQ_STATUS_DP_TRANS_P0_MASK\t\t\t\tGENMASK(15, 0)\n#define MTK_DP_TRANS_P0_35D0\t\t\t\t0x35d0\n#define SW_IRQ_FINAL_STATUS_DP_TRANS_P0_MASK\t\t\tGENMASK(15, 0)\n#define MTK_DP_TRANS_P0_35F0\t\t\t\t0x35f0\n#define DP_TRANS_DUMMY_RW_0\t\t\t\t\tBIT(3)\n#define DP_TRANS_DUMMY_RW_0_MASK\t\t\t\tGENMASK(3, 2)\n\n \n#define MTK_DP_AUX_P0_360C\t\t\t0x360c\n#define AUX_TIMEOUT_THR_AUX_TX_P0_MASK\t\t\tGENMASK(12, 0)\n#define AUX_TIMEOUT_THR_AUX_TX_P0_VAL\t\t\t0x1595\n#define MTK_DP_AUX_P0_3614\t\t\t0x3614\n#define AUX_RX_UI_CNT_THR_AUX_TX_P0_MASK\t\tGENMASK(6, 0)\n#define AUX_RX_UI_CNT_THR_AUX_FOR_26M\t\t\t13\n#define MTK_DP_AUX_P0_3618\t\t\t0x3618\n#define AUX_RX_FIFO_FULL_AUX_TX_P0_MASK\t\t\tBIT(9)\n#define AUX_RX_FIFO_WRITE_POINTER_AUX_TX_P0_MASK\tGENMASK(3, 0)\n#define MTK_DP_AUX_P0_3620\t\t\t0x3620\n#define AUX_RD_MODE_AUX_TX_P0_MASK\t\t\tBIT(9)\n#define AUX_RX_FIFO_READ_PULSE_TX_P0\t\t\tBIT(8)\n#define AUX_RX_FIFO_READ_DATA_AUX_TX_P0_MASK\t\tGENMASK(7, 0)\n#define MTK_DP_AUX_P0_3624\t\t\t0x3624\n#define AUX_RX_REPLY_COMMAND_AUX_TX_P0_MASK\t\tGENMASK(3, 0)\n#define MTK_DP_AUX_P0_3628\t\t\t0x3628\n#define AUX_RX_PHY_STATE_AUX_TX_P0_MASK\t\t\tGENMASK(9, 0)\n#define AUX_RX_PHY_STATE_AUX_TX_P0_RX_IDLE\t\tBIT(0)\n#define MTK_DP_AUX_P0_362C\t\t\t0x362c\n#define AUX_NO_LENGTH_AUX_TX_P0\t\t\t\tBIT(0)\n#define AUX_TX_AUXTX_OV_EN_AUX_TX_P0_MASK\t\tBIT(1)\n#define AUX_RESERVED_RW_0_AUX_TX_P0_MASK\t\tGENMASK(15, 2)\n#define MTK_DP_AUX_P0_3630\t\t\t0x3630\n#define AUX_TX_REQUEST_READY_AUX_TX_P0\t\t\tBIT(3)\n#define MTK_DP_AUX_P0_3634\t\t\t0x3634\n#define AUX_TX_OVER_SAMPLE_RATE_AUX_TX_P0_MASK\t\tGENMASK(15, 8)\n#define AUX_TX_OVER_SAMPLE_RATE_FOR_26M\t\t\t25\n#define MTK_DP_AUX_P0_3640\t\t\t0x3640\n#define AUX_RX_AUX_RECV_COMPLETE_IRQ_AUX_TX_P0\t\tBIT(6)\n#define AUX_RX_EDID_RECV_COMPLETE_IRQ_AUX_TX_P0\t\tBIT(5)\n#define AUX_RX_MCCS_RECV_COMPLETE_IRQ_AUX_TX_P0\t\tBIT(4)\n#define AUX_RX_CMD_RECV_IRQ_AUX_TX_P0\t\t\tBIT(3)\n#define AUX_RX_ADDR_RECV_IRQ_AUX_TX_P0\t\t\tBIT(2)\n#define AUX_RX_DATA_RECV_IRQ_AUX_TX_P0\t\t\tBIT(1)\n#define AUX_400US_TIMEOUT_IRQ_AUX_TX_P0\t\t\tBIT(0)\n#define DP_AUX_P0_3640_VAL\t\t\t\t(AUX_400US_TIMEOUT_IRQ_AUX_TX_P0 | \\\n\t\t\t\t\t\t\t AUX_RX_DATA_RECV_IRQ_AUX_TX_P0 | \\\n\t\t\t\t\t\t\t AUX_RX_ADDR_RECV_IRQ_AUX_TX_P0 | \\\n\t\t\t\t\t\t\t AUX_RX_CMD_RECV_IRQ_AUX_TX_P0 | \\\n\t\t\t\t\t\t\t AUX_RX_MCCS_RECV_COMPLETE_IRQ_AUX_TX_P0 | \\\n\t\t\t\t\t\t\t AUX_RX_EDID_RECV_COMPLETE_IRQ_AUX_TX_P0 | \\\n\t\t\t\t\t\t\t AUX_RX_AUX_RECV_COMPLETE_IRQ_AUX_TX_P0)\n#define MTK_DP_AUX_P0_3644\t\t\t0x3644\n#define MCU_REQUEST_COMMAND_AUX_TX_P0_MASK\t\tGENMASK(3, 0)\n#define MTK_DP_AUX_P0_3648\t\t\t0x3648\n#define MCU_REQUEST_ADDRESS_LSB_AUX_TX_P0_MASK\t\tGENMASK(15, 0)\n#define MTK_DP_AUX_P0_364C\t\t\t0x364c\n#define MCU_REQUEST_ADDRESS_MSB_AUX_TX_P0_MASK\t\tGENMASK(3, 0)\n#define MTK_DP_AUX_P0_3650\t\t\t0x3650\n#define MCU_REQ_DATA_NUM_AUX_TX_P0_MASK\t\t\tGENMASK(15, 12)\n#define PHY_FIFO_RST_AUX_TX_P0_MASK\t\t\tBIT(9)\n#define MCU_ACK_TRAN_COMPLETE_AUX_TX_P0\t\t\tBIT(8)\n#define MTK_DP_AUX_P0_3658\t\t\t0x3658\n#define AUX_TX_OV_EN_AUX_TX_P0_MASK\t\t\tBIT(0)\n#define MTK_DP_AUX_P0_3690\t\t\t0x3690\n#define RX_REPLY_COMPLETE_MODE_AUX_TX_P0\t\tBIT(8)\n#define MTK_DP_AUX_P0_3704\t\t\t0x3704\n#define AUX_TX_FIFO_WDATA_NEW_MODE_T_AUX_TX_P0_MASK\tBIT(1)\n#define AUX_TX_FIFO_NEW_MODE_EN_AUX_TX_P0\t\tBIT(2)\n#define MTK_DP_AUX_P0_3708\t\t\t0x3708\n#define MTK_DP_AUX_P0_37C8\t\t\t0x37c8\n#define MTK_ATOP_EN_AUX_TX_P0\t\t\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}