# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/new/fulladder.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/new/adder.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/shifter.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/logical.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/comparator.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/new/addsub.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/xycounter.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/new/register_file.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/ALU.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/new/ram_module.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/vgatimer.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/bitmapmem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/new/hexto7seg.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/fulldatapath.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/imports/new/controller.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/screenmem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/dmem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/clockdivider_Nexys4.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/montek_sound_Nexys4.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/mips.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/keyboard.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/imem.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/display8digit.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/new/accelerometer.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/new/memIO.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sources_1/imports/sources_1/new/top.sv"
sv xil_defaultlib  "../../../Lab10.srcs/sim_2/new/tester_screentest.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
