// Seed: 539764939
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3 = id_3;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  specify
    specparam id_3 = id_3;
    $width(posedge id_4, id_1 != id_3++);
    (id_5 => id_6) = 1;
    (negedge id_7 => (id_8 +: 1 * id_7)) = (1 == 1 - 1, id_1 < 1);
    (id_9 *> id_10) = (1  : 1  : 1'b0);
  endspecify module_0(
      id_10, id_6
  );
endmodule
