<reference anchor="IEEE.IEC 62530.2007" target="https://ieeexplore.ieee.org/document/4410440">
  <front>
    <title>IEC 62530 Ed. 1 (IEEE Std 1800(TM)-2005): Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2007.4410440"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2019" month="April" day="5"/>
    <keyword>IEC Standards</keyword>
    <keyword>IEC</keyword>
    <keyword>Syntactics</keyword>
    <keyword>Arrays</keyword>
    <keyword>Casting</keyword>
    <keyword>Hardware</keyword>
    <keyword>assertions</keyword>
    <keyword>design automation</keyword>
    <keyword>design verification</keyword>
    <keyword>hardware description language</keyword>
    <keyword>HDL</keyword>
    <keyword>PLI</keyword>
    <keyword>programming language interface</keyword>
    <keyword>SystemVerilog</keyword>
    <keyword>Verilog</keyword>
    <keyword>Verilog programming interface</keyword>
    <keyword>VPI</keyword>
    <abstract>This standard provides a set of extensions to the IEEE 1364™ Verilog® hardware description language (HDL) to aid in the creation and verification of abstract architectural level models. It also includes design specification methods, embedded assertions language, testbench language including coverage and an assertions application programming interface (API), and a direct programming interface (DPI). This standard enables a productivity boost in design and validation and covers design, simulation, validation, and formal assertion-based verification flows.</abstract>
  </front>
</reference>