library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity PEnc_42 is
	port(decodedIn : in std_logic_vector(3 downto 0);
		   encodedOut 	: out std_logic_vector(1 downto 0);
			validOut : out std_logic);
end PEnc_42;

architecture Behavioral of PEnc_42 is
begin
	process(decodedIn)
	begin
		validOut<='1';
		if(decodedIn(3)='1') then
			encodedOut<="11";
		elsif(decodeIn(2)='1') then
			encodedOut<="10";
		elsif(decodedIn(1)='1') then
			encodedOut<="01";
		elsif(decodeIn(0)<='1') then
			encodedOut<="00";
		elsif others then
			encodedOut<="00";
			validOut<='0';
	end process;
end Behavioral;