<stg><name>kernel3_x2</name>


<trans_list>

<trans id="662" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
.split:1 %C_c1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_c1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
.split:3 %C_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_c"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="64">
<![CDATA[
.split:6 %fifo_A_A_IO_L2_in_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_x2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
.split:9 %fifo_A_A_IO_L2_in_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="256" op_0_bw="64">
<![CDATA[
.split:12 %fifo_A_A_IO_L2_in_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="256" op_0_bw="64">
<![CDATA[
.split:15 %fifo_A_A_IO_L2_in_3_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="256" op_0_bw="64">
<![CDATA[
.split:18 %fifo_A_A_IO_L2_in_4_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4_x2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="64">
<![CDATA[
.split:21 %fifo_A_A_IO_L2_in_5_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_5_x2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="64">
<![CDATA[
.split:24 %fifo_A_A_IO_L2_in_6_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_6_x2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="256" op_0_bw="64">
<![CDATA[
.split:27 %fifo_A_A_IO_L2_in_7_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7_x2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="64">
<![CDATA[
.split:30 %fifo_A_A_IO_L2_in_8_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_8_x2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="64">
<![CDATA[
.split:33 %fifo_A_A_IO_L2_in_9_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_9_x2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="64">
<![CDATA[
.split:36 %fifo_A_A_IO_L2_in_10_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_10_x2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="64">
<![CDATA[
.split:39 %fifo_A_A_IO_L2_in_11_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_11_x2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="64">
<![CDATA[
.split:42 %fifo_A_A_IO_L2_in_12_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_12_x2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="64">
<![CDATA[
.split:45 %fifo_B_B_IO_L2_in_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="64">
<![CDATA[
.split:48 %fifo_B_B_IO_L2_in_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="64">
<![CDATA[
.split:51 %fifo_A_PE_0_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_0_x2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="64">
<![CDATA[
.split:54 %fifo_A_PE_0_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_1_x2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="64">
<![CDATA[
.split:57 %fifo_A_PE_0_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_2_x2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="64">
<![CDATA[
.split:60 %fifo_A_PE_1_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_0_x2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="64">
<![CDATA[
.split:63 %fifo_A_PE_1_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_1_x2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="256" op_0_bw="64">
<![CDATA[
.split:66 %fifo_A_PE_1_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_2_x2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="64">
<![CDATA[
.split:69 %fifo_A_PE_2_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_0_x2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="64">
<![CDATA[
.split:72 %fifo_A_PE_2_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_1_x2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="256" op_0_bw="64">
<![CDATA[
.split:75 %fifo_A_PE_2_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_2_x2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="256" op_0_bw="64">
<![CDATA[
.split:78 %fifo_A_PE_3_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_0_x2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="256" op_0_bw="64">
<![CDATA[
.split:81 %fifo_A_PE_3_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_1_x2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="64">
<![CDATA[
.split:84 %fifo_A_PE_3_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_2_x2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="64">
<![CDATA[
.split:87 %fifo_A_PE_4_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_0_x2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="256" op_0_bw="64">
<![CDATA[
.split:90 %fifo_A_PE_4_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_1_x2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="256" op_0_bw="64">
<![CDATA[
.split:93 %fifo_A_PE_4_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_2_x2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="64">
<![CDATA[
.split:96 %fifo_A_PE_5_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_0_x2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="256" op_0_bw="64">
<![CDATA[
.split:99 %fifo_A_PE_5_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_1_x2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="256" op_0_bw="64">
<![CDATA[
.split:102 %fifo_A_PE_5_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_2_x2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="256" op_0_bw="64">
<![CDATA[
.split:105 %fifo_A_PE_6_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_0_x2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="64">
<![CDATA[
.split:108 %fifo_A_PE_6_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_1_x2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="64">
<![CDATA[
.split:111 %fifo_A_PE_6_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_2_x2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="64">
<![CDATA[
.split:114 %fifo_A_PE_7_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_0_x2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="256" op_0_bw="64">
<![CDATA[
.split:117 %fifo_A_PE_7_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_1_x2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="256" op_0_bw="64">
<![CDATA[
.split:120 %fifo_A_PE_7_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_2_x2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="256" op_0_bw="64">
<![CDATA[
.split:123 %fifo_A_PE_8_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_0_x2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="256" op_0_bw="64">
<![CDATA[
.split:126 %fifo_A_PE_8_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_1_x2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="64">
<![CDATA[
.split:129 %fifo_A_PE_8_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_8_2_x2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="256" op_0_bw="64">
<![CDATA[
.split:132 %fifo_A_PE_9_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_0_x2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="256" op_0_bw="64">
<![CDATA[
.split:135 %fifo_A_PE_9_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_1_x2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="256" op_0_bw="64">
<![CDATA[
.split:138 %fifo_A_PE_9_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_9_2_x2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="64">
<![CDATA[
.split:141 %fifo_A_PE_10_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_0_x2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="64">
<![CDATA[
.split:144 %fifo_A_PE_10_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_1_x2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="64">
<![CDATA[
.split:147 %fifo_A_PE_10_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_10_2_x2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="64">
<![CDATA[
.split:150 %fifo_A_PE_11_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_0_x2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="64">
<![CDATA[
.split:153 %fifo_A_PE_11_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_1_x2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="64">
<![CDATA[
.split:156 %fifo_A_PE_11_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_11_2_x2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="256" op_0_bw="64">
<![CDATA[
.split:159 %fifo_A_PE_12_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_0_x2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="64">
<![CDATA[
.split:162 %fifo_A_PE_12_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_1_x2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="64">
<![CDATA[
.split:165 %fifo_A_PE_12_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_12_2_x2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="64">
<![CDATA[
.split:168 %fifo_B_PE_0_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_0_x2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="256" op_0_bw="64">
<![CDATA[
.split:171 %fifo_B_PE_1_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_0_x2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="64">
<![CDATA[
.split:174 %fifo_B_PE_2_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0_x2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="256" op_0_bw="64">
<![CDATA[
.split:177 %fifo_B_PE_3_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_0_x2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="64">
<![CDATA[
.split:180 %fifo_B_PE_4_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_0_x2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="64">
<![CDATA[
.split:183 %fifo_B_PE_5_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_0_x2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="64">
<![CDATA[
.split:186 %fifo_B_PE_6_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_0_x2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="256" op_0_bw="64">
<![CDATA[
.split:189 %fifo_B_PE_7_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_0_x2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="64">
<![CDATA[
.split:192 %fifo_B_PE_8_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_0_x2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="256" op_0_bw="64">
<![CDATA[
.split:195 %fifo_B_PE_9_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_0_x2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="256" op_0_bw="64">
<![CDATA[
.split:198 %fifo_B_PE_10_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_0_x2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="256" op_0_bw="64">
<![CDATA[
.split:201 %fifo_B_PE_11_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_0_x2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="64">
<![CDATA[
.split:204 %fifo_B_PE_12_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_0_x2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="256" op_0_bw="64">
<![CDATA[
.split:207 %fifo_B_PE_13_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_0_x2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="256" op_0_bw="64">
<![CDATA[
.split:210 %fifo_B_PE_0_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_1_x2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="256" op_0_bw="64">
<![CDATA[
.split:213 %fifo_B_PE_1_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_1_x2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="64">
<![CDATA[
.split:216 %fifo_B_PE_2_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_1_x2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="256" op_0_bw="64">
<![CDATA[
.split:219 %fifo_B_PE_3_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_1_x2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="256" op_0_bw="64">
<![CDATA[
.split:222 %fifo_B_PE_4_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_1_x2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="256" op_0_bw="64">
<![CDATA[
.split:225 %fifo_B_PE_5_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_1_x2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="256" op_0_bw="64">
<![CDATA[
.split:228 %fifo_B_PE_6_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_1_x2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="256" op_0_bw="64">
<![CDATA[
.split:231 %fifo_B_PE_7_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_1_x2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="256" op_0_bw="64">
<![CDATA[
.split:234 %fifo_B_PE_8_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_1_x2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="256" op_0_bw="64">
<![CDATA[
.split:237 %fifo_B_PE_9_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_9_1_x2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="256" op_0_bw="64">
<![CDATA[
.split:240 %fifo_B_PE_10_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_10_1_x2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="256" op_0_bw="64">
<![CDATA[
.split:243 %fifo_B_PE_11_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_11_1_x2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="256" op_0_bw="64">
<![CDATA[
.split:246 %fifo_B_PE_12_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_12_1_x2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="256" op_0_bw="64">
<![CDATA[
.split:249 %fifo_B_PE_13_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_13_1_x2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
.split:252 %fifo_C_drain_PE_0_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_x2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="64">
<![CDATA[
.split:255 %fifo_C_drain_PE_1_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_x2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="64">
<![CDATA[
.split:258 %fifo_C_drain_PE_2_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_0_x2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="64">
<![CDATA[
.split:261 %fifo_C_drain_PE_3_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_0_x2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
.split:264 %fifo_C_drain_PE_4_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_0_x2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="64">
<![CDATA[
.split:267 %fifo_C_drain_PE_5_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_0_x2"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
.split:270 %fifo_C_drain_PE_6_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_0_x2"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="64">
<![CDATA[
.split:273 %fifo_C_drain_PE_7_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_0_x2"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="64">
<![CDATA[
.split:276 %fifo_C_drain_PE_8_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_0_x2"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="64">
<![CDATA[
.split:279 %fifo_C_drain_PE_9_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_0_x2"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="64">
<![CDATA[
.split:282 %fifo_C_drain_PE_10_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_0_x2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="64">
<![CDATA[
.split:285 %fifo_C_drain_PE_11_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_0_x2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="64">
<![CDATA[
.split:288 %fifo_C_drain_PE_12_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_0_x2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="64">
<![CDATA[
.split:291 %fifo_C_drain_PE_0_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_x2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="64">
<![CDATA[
.split:294 %fifo_C_drain_PE_1_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_x2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="64">
<![CDATA[
.split:297 %fifo_C_drain_PE_2_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_1_x2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="64">
<![CDATA[
.split:300 %fifo_C_drain_PE_3_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_1_x2"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="64">
<![CDATA[
.split:303 %fifo_C_drain_PE_4_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_1_x2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="64">
<![CDATA[
.split:306 %fifo_C_drain_PE_5_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_1_x2"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="64">
<![CDATA[
.split:309 %fifo_C_drain_PE_6_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_1_x2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="64">
<![CDATA[
.split:312 %fifo_C_drain_PE_7_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_1_x2"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="64">
<![CDATA[
.split:315 %fifo_C_drain_PE_8_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_8_1_x2"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="64">
<![CDATA[
.split:318 %fifo_C_drain_PE_9_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_9_1_x2"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="64">
<![CDATA[
.split:321 %fifo_C_drain_PE_10_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_10_1_x2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="64">
<![CDATA[
.split:324 %fifo_C_drain_PE_11_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_11_1_x2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="64">
<![CDATA[
.split:327 %fifo_C_drain_PE_12_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_12_1_x2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64">
<![CDATA[
.split:330 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
.split:333 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_x2"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
.split:336 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_2_x2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64">
<![CDATA[
.split:339 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_3_x2"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64">
<![CDATA[
.split:342 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_4_x2"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
.split:345 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_5_x2"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64">
<![CDATA[
.split:348 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_6_x2"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
.split:351 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_7_x2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
.split:354 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_8_x2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
.split:357 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_9_x2"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
.split:360 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_10_x2"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64">
<![CDATA[
.split:363 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_11_x2"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
.split:366 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
.split:369 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_x2"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64">
<![CDATA[
.split:372 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_x2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
.split:375 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2_x2"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64">
<![CDATA[
.split:378 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_3_x2"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
.split:381 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_4_x2"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
.split:384 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_5_x2"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64">
<![CDATA[
.split:387 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_6_x2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64">
<![CDATA[
.split:390 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_7_x2"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64">
<![CDATA[
.split:393 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_8_x2"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64">
<![CDATA[
.split:396 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_9_x2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64">
<![CDATA[
.split:399 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64">
<![CDATA[
.split:402 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64">
<![CDATA[
.split:405 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_12_x2"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
.split:408 %fifo_C_drain_C_drain_IO_L2_out_0_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64">
<![CDATA[
.split:411 %fifo_C_drain_C_drain_IO_L2_out_1_x2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x2"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="503">
<![CDATA[
.split:420 %call_ln18487 = call void @A_IO_L3_in_x2, i256 %fifo_A_A_IO_L2_in_0_x2, i503 %B

]]></Node>
<StgValue><ssdm name="call_ln18487"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="206" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="503">
<![CDATA[
.split:420 %call_ln18487 = call void @A_IO_L3_in_x2, i256 %fifo_A_A_IO_L2_in_0_x2, i503 %B

]]></Node>
<StgValue><ssdm name="call_ln18487"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="207" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:421 %call_ln18494 = call void @A_IO_L2_in_0_x2, i256 %fifo_A_A_IO_L2_in_0_x2, i256 %fifo_A_A_IO_L2_in_1_x2, i256 %fifo_A_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18494"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="503" op_3_bw="0">
<![CDATA[
.split:434 %call_ln18610 = call void @B_IO_L3_in_x2, i256 %fifo_B_B_IO_L2_in_0_x2, i503 %B

]]></Node>
<StgValue><ssdm name="call_ln18610"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="209" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:421 %call_ln18494 = call void @A_IO_L2_in_0_x2, i256 %fifo_A_A_IO_L2_in_0_x2, i256 %fifo_A_A_IO_L2_in_1_x2, i256 %fifo_A_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18494"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="503" op_3_bw="0">
<![CDATA[
.split:434 %call_ln18610 = call void @B_IO_L3_in_x2, i256 %fifo_B_B_IO_L2_in_0_x2, i503 %B

]]></Node>
<StgValue><ssdm name="call_ln18610"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:422 %call_ln18503 = call void @A_IO_L2_in_1_x2, i256 %fifo_A_A_IO_L2_in_1_x2, i256 %fifo_A_A_IO_L2_in_2_x2, i256 %fifo_A_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18503"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:435 %call_ln18617 = call void @B_IO_L2_in_x2, i256 %fifo_B_B_IO_L2_in_0_x2, i256 %fifo_B_B_IO_L2_in_1_x2, i256 %fifo_B_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18617"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="213" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:422 %call_ln18503 = call void @A_IO_L2_in_1_x2, i256 %fifo_A_A_IO_L2_in_1_x2, i256 %fifo_A_A_IO_L2_in_2_x2, i256 %fifo_A_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18503"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:435 %call_ln18617 = call void @B_IO_L2_in_x2, i256 %fifo_B_B_IO_L2_in_0_x2, i256 %fifo_B_B_IO_L2_in_1_x2, i256 %fifo_B_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18617"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="215" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:423 %call_ln18512 = call void @A_IO_L2_in_2_x2, i256 %fifo_A_A_IO_L2_in_2_x2, i256 %fifo_A_A_IO_L2_in_3_x2, i256 %fifo_A_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18512"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:436 %call_ln18626 = call void @B_IO_L2_in_boundary_x2, i256 %fifo_B_B_IO_L2_in_1_x2, i256 %fifo_B_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18626"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:437 %call_ln18634 = call void @PE_wrapper_0_0_x2, i256 %fifo_A_PE_0_0_x2, i256 %fifo_A_PE_0_1_x2, i256 %fifo_B_PE_0_0_x2, i256 %fifo_B_PE_1_0_x2, i32 %fifo_C_drain_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18634"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="218" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:423 %call_ln18512 = call void @A_IO_L2_in_2_x2, i256 %fifo_A_A_IO_L2_in_2_x2, i256 %fifo_A_A_IO_L2_in_3_x2, i256 %fifo_A_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18512"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:436 %call_ln18626 = call void @B_IO_L2_in_boundary_x2, i256 %fifo_B_B_IO_L2_in_1_x2, i256 %fifo_B_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18626"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:437 %call_ln18634 = call void @PE_wrapper_0_0_x2, i256 %fifo_A_PE_0_0_x2, i256 %fifo_A_PE_0_1_x2, i256 %fifo_B_PE_0_0_x2, i256 %fifo_B_PE_1_0_x2, i32 %fifo_C_drain_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18634"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="221" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:424 %call_ln18521 = call void @A_IO_L2_in_3_x2, i256 %fifo_A_A_IO_L2_in_3_x2, i256 %fifo_A_A_IO_L2_in_4_x2, i256 %fifo_A_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18521"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:438 %call_ln18646 = call void @PE_wrapper_0_1_x2, i256 %fifo_A_PE_0_1_x2, i256 %fifo_A_PE_0_2_x2, i256 %fifo_B_PE_0_1_x2, i256 %fifo_B_PE_1_1_x2, i32 %fifo_C_drain_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18646"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:439 %call_ln18658 = call void @PE_wrapper_1_0_x2, i256 %fifo_A_PE_1_0_x2, i256 %fifo_A_PE_1_1_x2, i256 %fifo_B_PE_1_0_x2, i256 %fifo_B_PE_2_0_x2, i32 %fifo_C_drain_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18658"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="224" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:424 %call_ln18521 = call void @A_IO_L2_in_3_x2, i256 %fifo_A_A_IO_L2_in_3_x2, i256 %fifo_A_A_IO_L2_in_4_x2, i256 %fifo_A_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18521"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:438 %call_ln18646 = call void @PE_wrapper_0_1_x2, i256 %fifo_A_PE_0_1_x2, i256 %fifo_A_PE_0_2_x2, i256 %fifo_B_PE_0_1_x2, i256 %fifo_B_PE_1_1_x2, i32 %fifo_C_drain_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18646"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:439 %call_ln18658 = call void @PE_wrapper_1_0_x2, i256 %fifo_A_PE_1_0_x2, i256 %fifo_A_PE_1_1_x2, i256 %fifo_B_PE_1_0_x2, i256 %fifo_B_PE_2_0_x2, i32 %fifo_C_drain_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18658"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:425 %call_ln18530 = call void @A_IO_L2_in_4_x2, i256 %fifo_A_A_IO_L2_in_4_x2, i256 %fifo_A_A_IO_L2_in_5_x2, i256 %fifo_A_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18530"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:440 %call_ln18670 = call void @PE_wrapper_1_1_x2, i256 %fifo_A_PE_1_1_x2, i256 %fifo_A_PE_1_2_x2, i256 %fifo_B_PE_1_1_x2, i256 %fifo_B_PE_2_1_x2, i32 %fifo_C_drain_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18670"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:441 %call_ln18682 = call void @PE_wrapper_2_0_x2, i256 %fifo_A_PE_2_0_x2, i256 %fifo_A_PE_2_1_x2, i256 %fifo_B_PE_2_0_x2, i256 %fifo_B_PE_3_0_x2, i32 %fifo_C_drain_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18682"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:463 %call_ln18946 = call void @A_PE_dummy_0_x2, i256 %fifo_A_PE_0_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18946"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="231" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:425 %call_ln18530 = call void @A_IO_L2_in_4_x2, i256 %fifo_A_A_IO_L2_in_4_x2, i256 %fifo_A_A_IO_L2_in_5_x2, i256 %fifo_A_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18530"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:440 %call_ln18670 = call void @PE_wrapper_1_1_x2, i256 %fifo_A_PE_1_1_x2, i256 %fifo_A_PE_1_2_x2, i256 %fifo_B_PE_1_1_x2, i256 %fifo_B_PE_2_1_x2, i32 %fifo_C_drain_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18670"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:441 %call_ln18682 = call void @PE_wrapper_2_0_x2, i256 %fifo_A_PE_2_0_x2, i256 %fifo_A_PE_2_1_x2, i256 %fifo_B_PE_2_0_x2, i256 %fifo_B_PE_3_0_x2, i32 %fifo_C_drain_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18682"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:463 %call_ln18946 = call void @A_PE_dummy_0_x2, i256 %fifo_A_PE_0_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18946"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="235" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:426 %call_ln18539 = call void @A_IO_L2_in_5_x2, i256 %fifo_A_A_IO_L2_in_5_x2, i256 %fifo_A_A_IO_L2_in_6_x2, i256 %fifo_A_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18539"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:442 %call_ln18694 = call void @PE_wrapper_2_1_x2, i256 %fifo_A_PE_2_1_x2, i256 %fifo_A_PE_2_2_x2, i256 %fifo_B_PE_2_1_x2, i256 %fifo_B_PE_3_1_x2, i32 %fifo_C_drain_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18694"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:443 %call_ln18706 = call void @PE_wrapper_3_0_x2, i256 %fifo_A_PE_3_0_x2, i256 %fifo_A_PE_3_1_x2, i256 %fifo_B_PE_3_0_x2, i256 %fifo_B_PE_4_0_x2, i32 %fifo_C_drain_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18706"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:464 %call_ln18954 = call void @A_PE_dummy_1_x2, i256 %fifo_A_PE_1_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18954"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="239" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:426 %call_ln18539 = call void @A_IO_L2_in_5_x2, i256 %fifo_A_A_IO_L2_in_5_x2, i256 %fifo_A_A_IO_L2_in_6_x2, i256 %fifo_A_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18539"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:442 %call_ln18694 = call void @PE_wrapper_2_1_x2, i256 %fifo_A_PE_2_1_x2, i256 %fifo_A_PE_2_2_x2, i256 %fifo_B_PE_2_1_x2, i256 %fifo_B_PE_3_1_x2, i32 %fifo_C_drain_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18694"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:443 %call_ln18706 = call void @PE_wrapper_3_0_x2, i256 %fifo_A_PE_3_0_x2, i256 %fifo_A_PE_3_1_x2, i256 %fifo_B_PE_3_0_x2, i256 %fifo_B_PE_4_0_x2, i32 %fifo_C_drain_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18706"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:464 %call_ln18954 = call void @A_PE_dummy_1_x2, i256 %fifo_A_PE_1_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18954"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="243" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:427 %call_ln18548 = call void @A_IO_L2_in_6_x2, i256 %fifo_A_A_IO_L2_in_6_x2, i256 %fifo_A_A_IO_L2_in_7_x2, i256 %fifo_A_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18548"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:444 %call_ln18718 = call void @PE_wrapper_3_1_x2, i256 %fifo_A_PE_3_1_x2, i256 %fifo_A_PE_3_2_x2, i256 %fifo_B_PE_3_1_x2, i256 %fifo_B_PE_4_1_x2, i32 %fifo_C_drain_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18718"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:445 %call_ln18730 = call void @PE_wrapper_4_0_x2, i256 %fifo_A_PE_4_0_x2, i256 %fifo_A_PE_4_1_x2, i256 %fifo_B_PE_4_0_x2, i256 %fifo_B_PE_5_0_x2, i32 %fifo_C_drain_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18730"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:465 %call_ln18962 = call void @A_PE_dummy_2_x2, i256 %fifo_A_PE_2_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18962"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="247" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:427 %call_ln18548 = call void @A_IO_L2_in_6_x2, i256 %fifo_A_A_IO_L2_in_6_x2, i256 %fifo_A_A_IO_L2_in_7_x2, i256 %fifo_A_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18548"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:444 %call_ln18718 = call void @PE_wrapper_3_1_x2, i256 %fifo_A_PE_3_1_x2, i256 %fifo_A_PE_3_2_x2, i256 %fifo_B_PE_3_1_x2, i256 %fifo_B_PE_4_1_x2, i32 %fifo_C_drain_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18718"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:445 %call_ln18730 = call void @PE_wrapper_4_0_x2, i256 %fifo_A_PE_4_0_x2, i256 %fifo_A_PE_4_1_x2, i256 %fifo_B_PE_4_0_x2, i256 %fifo_B_PE_5_0_x2, i32 %fifo_C_drain_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18730"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:465 %call_ln18962 = call void @A_PE_dummy_2_x2, i256 %fifo_A_PE_2_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18962"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:428 %call_ln18557 = call void @A_IO_L2_in_7_x2, i256 %fifo_A_A_IO_L2_in_7_x2, i256 %fifo_A_A_IO_L2_in_8_x2, i256 %fifo_A_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18557"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:446 %call_ln18742 = call void @PE_wrapper_4_1_x2, i256 %fifo_A_PE_4_1_x2, i256 %fifo_A_PE_4_2_x2, i256 %fifo_B_PE_4_1_x2, i256 %fifo_B_PE_5_1_x2, i32 %fifo_C_drain_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18742"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:447 %call_ln18754 = call void @PE_wrapper_5_0_x2, i256 %fifo_A_PE_5_0_x2, i256 %fifo_A_PE_5_1_x2, i256 %fifo_B_PE_5_0_x2, i256 %fifo_B_PE_6_0_x2, i32 %fifo_C_drain_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18754"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:466 %call_ln18970 = call void @A_PE_dummy_3_x2, i256 %fifo_A_PE_3_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18970"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="255" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:428 %call_ln18557 = call void @A_IO_L2_in_7_x2, i256 %fifo_A_A_IO_L2_in_7_x2, i256 %fifo_A_A_IO_L2_in_8_x2, i256 %fifo_A_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18557"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:446 %call_ln18742 = call void @PE_wrapper_4_1_x2, i256 %fifo_A_PE_4_1_x2, i256 %fifo_A_PE_4_2_x2, i256 %fifo_B_PE_4_1_x2, i256 %fifo_B_PE_5_1_x2, i32 %fifo_C_drain_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18742"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:447 %call_ln18754 = call void @PE_wrapper_5_0_x2, i256 %fifo_A_PE_5_0_x2, i256 %fifo_A_PE_5_1_x2, i256 %fifo_B_PE_5_0_x2, i256 %fifo_B_PE_6_0_x2, i32 %fifo_C_drain_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18754"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:466 %call_ln18970 = call void @A_PE_dummy_3_x2, i256 %fifo_A_PE_3_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18970"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="259" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:429 %call_ln18566 = call void @A_IO_L2_in_8_x2, i256 %fifo_A_A_IO_L2_in_8_x2, i256 %fifo_A_A_IO_L2_in_9_x2, i256 %fifo_A_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18566"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:448 %call_ln18766 = call void @PE_wrapper_5_1_x2, i256 %fifo_A_PE_5_1_x2, i256 %fifo_A_PE_5_2_x2, i256 %fifo_B_PE_5_1_x2, i256 %fifo_B_PE_6_1_x2, i32 %fifo_C_drain_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18766"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:449 %call_ln18778 = call void @PE_wrapper_6_0_x2, i256 %fifo_A_PE_6_0_x2, i256 %fifo_A_PE_6_1_x2, i256 %fifo_B_PE_6_0_x2, i256 %fifo_B_PE_7_0_x2, i32 %fifo_C_drain_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18778"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:467 %call_ln18978 = call void @A_PE_dummy_4_x2, i256 %fifo_A_PE_4_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18978"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="263" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:429 %call_ln18566 = call void @A_IO_L2_in_8_x2, i256 %fifo_A_A_IO_L2_in_8_x2, i256 %fifo_A_A_IO_L2_in_9_x2, i256 %fifo_A_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18566"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:448 %call_ln18766 = call void @PE_wrapper_5_1_x2, i256 %fifo_A_PE_5_1_x2, i256 %fifo_A_PE_5_2_x2, i256 %fifo_B_PE_5_1_x2, i256 %fifo_B_PE_6_1_x2, i32 %fifo_C_drain_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18766"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:449 %call_ln18778 = call void @PE_wrapper_6_0_x2, i256 %fifo_A_PE_6_0_x2, i256 %fifo_A_PE_6_1_x2, i256 %fifo_B_PE_6_0_x2, i256 %fifo_B_PE_7_0_x2, i32 %fifo_C_drain_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18778"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:467 %call_ln18978 = call void @A_PE_dummy_4_x2, i256 %fifo_A_PE_4_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18978"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="267" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:430 %call_ln18575 = call void @A_IO_L2_in_9_x2, i256 %fifo_A_A_IO_L2_in_9_x2, i256 %fifo_A_A_IO_L2_in_10_x2, i256 %fifo_A_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18575"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:450 %call_ln18790 = call void @PE_wrapper_6_1_x2, i256 %fifo_A_PE_6_1_x2, i256 %fifo_A_PE_6_2_x2, i256 %fifo_B_PE_6_1_x2, i256 %fifo_B_PE_7_1_x2, i32 %fifo_C_drain_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18790"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:451 %call_ln18802 = call void @PE_wrapper_7_0_x2, i256 %fifo_A_PE_7_0_x2, i256 %fifo_A_PE_7_1_x2, i256 %fifo_B_PE_7_0_x2, i256 %fifo_B_PE_8_0_x2, i32 %fifo_C_drain_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18802"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:468 %call_ln18986 = call void @A_PE_dummy_5_x2, i256 %fifo_A_PE_5_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18986"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="271" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:430 %call_ln18575 = call void @A_IO_L2_in_9_x2, i256 %fifo_A_A_IO_L2_in_9_x2, i256 %fifo_A_A_IO_L2_in_10_x2, i256 %fifo_A_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18575"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:450 %call_ln18790 = call void @PE_wrapper_6_1_x2, i256 %fifo_A_PE_6_1_x2, i256 %fifo_A_PE_6_2_x2, i256 %fifo_B_PE_6_1_x2, i256 %fifo_B_PE_7_1_x2, i32 %fifo_C_drain_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18790"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:451 %call_ln18802 = call void @PE_wrapper_7_0_x2, i256 %fifo_A_PE_7_0_x2, i256 %fifo_A_PE_7_1_x2, i256 %fifo_B_PE_7_0_x2, i256 %fifo_B_PE_8_0_x2, i32 %fifo_C_drain_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18802"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:468 %call_ln18986 = call void @A_PE_dummy_5_x2, i256 %fifo_A_PE_5_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18986"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="275" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:431 %call_ln18584 = call void @A_IO_L2_in_10_x2, i256 %fifo_A_A_IO_L2_in_10_x2, i256 %fifo_A_A_IO_L2_in_11_x2, i256 %fifo_A_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18584"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:452 %call_ln18814 = call void @PE_wrapper_7_1_x2, i256 %fifo_A_PE_7_1_x2, i256 %fifo_A_PE_7_2_x2, i256 %fifo_B_PE_7_1_x2, i256 %fifo_B_PE_8_1_x2, i32 %fifo_C_drain_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18814"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:453 %call_ln18826 = call void @PE_wrapper_8_0_x2, i256 %fifo_A_PE_8_0_x2, i256 %fifo_A_PE_8_1_x2, i256 %fifo_B_PE_8_0_x2, i256 %fifo_B_PE_9_0_x2, i32 %fifo_C_drain_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18826"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:469 %call_ln18994 = call void @A_PE_dummy_6_x2, i256 %fifo_A_PE_6_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18994"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="279" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:431 %call_ln18584 = call void @A_IO_L2_in_10_x2, i256 %fifo_A_A_IO_L2_in_10_x2, i256 %fifo_A_A_IO_L2_in_11_x2, i256 %fifo_A_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18584"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:452 %call_ln18814 = call void @PE_wrapper_7_1_x2, i256 %fifo_A_PE_7_1_x2, i256 %fifo_A_PE_7_2_x2, i256 %fifo_B_PE_7_1_x2, i256 %fifo_B_PE_8_1_x2, i32 %fifo_C_drain_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18814"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:453 %call_ln18826 = call void @PE_wrapper_8_0_x2, i256 %fifo_A_PE_8_0_x2, i256 %fifo_A_PE_8_1_x2, i256 %fifo_B_PE_8_0_x2, i256 %fifo_B_PE_9_0_x2, i32 %fifo_C_drain_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18826"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:469 %call_ln18994 = call void @A_PE_dummy_6_x2, i256 %fifo_A_PE_6_2_x2

]]></Node>
<StgValue><ssdm name="call_ln18994"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="283" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:432 %call_ln18593 = call void @A_IO_L2_in_11_x2, i256 %fifo_A_A_IO_L2_in_11_x2, i256 %fifo_A_A_IO_L2_in_12_x2, i256 %fifo_A_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18593"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:454 %call_ln18838 = call void @PE_wrapper_8_1_x2, i256 %fifo_A_PE_8_1_x2, i256 %fifo_A_PE_8_2_x2, i256 %fifo_B_PE_8_1_x2, i256 %fifo_B_PE_9_1_x2, i32 %fifo_C_drain_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18838"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:455 %call_ln18850 = call void @PE_wrapper_9_0_x2, i256 %fifo_A_PE_9_0_x2, i256 %fifo_A_PE_9_1_x2, i256 %fifo_B_PE_9_0_x2, i256 %fifo_B_PE_10_0_x2, i32 %fifo_C_drain_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18850"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:470 %call_ln19002 = call void @A_PE_dummy_7_x2, i256 %fifo_A_PE_7_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19002"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="287" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:432 %call_ln18593 = call void @A_IO_L2_in_11_x2, i256 %fifo_A_A_IO_L2_in_11_x2, i256 %fifo_A_A_IO_L2_in_12_x2, i256 %fifo_A_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18593"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:454 %call_ln18838 = call void @PE_wrapper_8_1_x2, i256 %fifo_A_PE_8_1_x2, i256 %fifo_A_PE_8_2_x2, i256 %fifo_B_PE_8_1_x2, i256 %fifo_B_PE_9_1_x2, i32 %fifo_C_drain_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18838"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:455 %call_ln18850 = call void @PE_wrapper_9_0_x2, i256 %fifo_A_PE_9_0_x2, i256 %fifo_A_PE_9_1_x2, i256 %fifo_B_PE_9_0_x2, i256 %fifo_B_PE_10_0_x2, i32 %fifo_C_drain_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18850"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:470 %call_ln19002 = call void @A_PE_dummy_7_x2, i256 %fifo_A_PE_7_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19002"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="291" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:433 %call_ln18602 = call void @A_IO_L2_in_boundary_x2, i256 %fifo_A_A_IO_L2_in_12_x2, i256 %fifo_A_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18602"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:456 %call_ln18862 = call void @PE_wrapper_9_1_x2, i256 %fifo_A_PE_9_1_x2, i256 %fifo_A_PE_9_2_x2, i256 %fifo_B_PE_9_1_x2, i256 %fifo_B_PE_10_1_x2, i32 %fifo_C_drain_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18862"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:457 %call_ln18874 = call void @PE_wrapper_10_0_x2, i256 %fifo_A_PE_10_0_x2, i256 %fifo_A_PE_10_1_x2, i256 %fifo_B_PE_10_0_x2, i256 %fifo_B_PE_11_0_x2, i32 %fifo_C_drain_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18874"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:471 %call_ln19010 = call void @A_PE_dummy_8_x2, i256 %fifo_A_PE_8_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19010"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="295" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:433 %call_ln18602 = call void @A_IO_L2_in_boundary_x2, i256 %fifo_A_A_IO_L2_in_12_x2, i256 %fifo_A_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18602"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:456 %call_ln18862 = call void @PE_wrapper_9_1_x2, i256 %fifo_A_PE_9_1_x2, i256 %fifo_A_PE_9_2_x2, i256 %fifo_B_PE_9_1_x2, i256 %fifo_B_PE_10_1_x2, i32 %fifo_C_drain_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18862"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:457 %call_ln18874 = call void @PE_wrapper_10_0_x2, i256 %fifo_A_PE_10_0_x2, i256 %fifo_A_PE_10_1_x2, i256 %fifo_B_PE_10_0_x2, i256 %fifo_B_PE_11_0_x2, i32 %fifo_C_drain_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18874"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:471 %call_ln19010 = call void @A_PE_dummy_8_x2, i256 %fifo_A_PE_8_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19010"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="299" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:458 %call_ln18886 = call void @PE_wrapper_10_1_x2, i256 %fifo_A_PE_10_1_x2, i256 %fifo_A_PE_10_2_x2, i256 %fifo_B_PE_10_1_x2, i256 %fifo_B_PE_11_1_x2, i32 %fifo_C_drain_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18886"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:459 %call_ln18898 = call void @PE_wrapper_11_0_x2, i256 %fifo_A_PE_11_0_x2, i256 %fifo_A_PE_11_1_x2, i256 %fifo_B_PE_11_0_x2, i256 %fifo_B_PE_12_0_x2, i32 %fifo_C_drain_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18898"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:472 %call_ln19018 = call void @A_PE_dummy_9_x2, i256 %fifo_A_PE_9_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19018"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="302" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:458 %call_ln18886 = call void @PE_wrapper_10_1_x2, i256 %fifo_A_PE_10_1_x2, i256 %fifo_A_PE_10_2_x2, i256 %fifo_B_PE_10_1_x2, i256 %fifo_B_PE_11_1_x2, i32 %fifo_C_drain_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18886"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:459 %call_ln18898 = call void @PE_wrapper_11_0_x2, i256 %fifo_A_PE_11_0_x2, i256 %fifo_A_PE_11_1_x2, i256 %fifo_B_PE_11_0_x2, i256 %fifo_B_PE_12_0_x2, i32 %fifo_C_drain_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18898"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:472 %call_ln19018 = call void @A_PE_dummy_9_x2, i256 %fifo_A_PE_9_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19018"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="305" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:460 %call_ln18910 = call void @PE_wrapper_11_1_x2, i256 %fifo_A_PE_11_1_x2, i256 %fifo_A_PE_11_2_x2, i256 %fifo_B_PE_11_1_x2, i256 %fifo_B_PE_12_1_x2, i32 %fifo_C_drain_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18910"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:461 %call_ln18922 = call void @PE_wrapper_12_0_x2, i256 %fifo_A_PE_12_0_x2, i256 %fifo_A_PE_12_1_x2, i256 %fifo_B_PE_12_0_x2, i256 %fifo_B_PE_13_0_x2, i32 %fifo_C_drain_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18922"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:473 %call_ln19026 = call void @A_PE_dummy_10_x2, i256 %fifo_A_PE_10_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19026"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="308" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:460 %call_ln18910 = call void @PE_wrapper_11_1_x2, i256 %fifo_A_PE_11_1_x2, i256 %fifo_A_PE_11_2_x2, i256 %fifo_B_PE_11_1_x2, i256 %fifo_B_PE_12_1_x2, i32 %fifo_C_drain_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18910"/></StgValue>
</operation>

<operation id="309" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:461 %call_ln18922 = call void @PE_wrapper_12_0_x2, i256 %fifo_A_PE_12_0_x2, i256 %fifo_A_PE_12_1_x2, i256 %fifo_B_PE_12_0_x2, i256 %fifo_B_PE_13_0_x2, i32 %fifo_C_drain_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="call_ln18922"/></StgValue>
</operation>

<operation id="310" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:473 %call_ln19026 = call void @A_PE_dummy_10_x2, i256 %fifo_A_PE_10_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19026"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="311" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:462 %call_ln18934 = call void @PE_wrapper_12_1_x2, i256 %fifo_A_PE_12_1_x2, i256 %fifo_A_PE_12_2_x2, i256 %fifo_B_PE_12_1_x2, i256 %fifo_B_PE_13_1_x2, i32 %fifo_C_drain_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18934"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:474 %call_ln19034 = call void @A_PE_dummy_11_x2, i256 %fifo_A_PE_11_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19034"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:476 %call_ln19050 = call void @B_PE_dummy_0_x2, i256 %fifo_B_PE_13_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19050"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %call_ln19066 = call void @C_drain_IO_L1_out_boundary_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2, i32 %fifo_C_drain_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19066"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="315" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="256" op_4_bw="256" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:462 %call_ln18934 = call void @PE_wrapper_12_1_x2, i256 %fifo_A_PE_12_1_x2, i256 %fifo_A_PE_12_2_x2, i256 %fifo_B_PE_12_1_x2, i256 %fifo_B_PE_13_1_x2, i32 %fifo_C_drain_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="call_ln18934"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:474 %call_ln19034 = call void @A_PE_dummy_11_x2, i256 %fifo_A_PE_11_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19034"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:476 %call_ln19050 = call void @B_PE_dummy_0_x2, i256 %fifo_B_PE_13_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19050"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %call_ln19066 = call void @C_drain_IO_L1_out_boundary_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2, i32 %fifo_C_drain_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19066"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="319" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:475 %call_ln19042 = call void @A_PE_dummy_12_x2, i256 %fifo_A_PE_12_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19042"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:477 %call_ln19058 = call void @B_PE_dummy_1_x2, i256 %fifo_B_PE_13_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19058"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:479 %call_ln19075 = call void @C_drain_IO_L1_out_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2, i32 %fifo_C_drain_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19075"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:491 %call_ln19195 = call void @C_drain_IO_L1_out_boundary_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2, i32 %fifo_C_drain_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19195"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="323" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:475 %call_ln19042 = call void @A_PE_dummy_12_x2, i256 %fifo_A_PE_12_2_x2

]]></Node>
<StgValue><ssdm name="call_ln19042"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:477 %call_ln19058 = call void @B_PE_dummy_1_x2, i256 %fifo_B_PE_13_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19058"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:479 %call_ln19075 = call void @C_drain_IO_L1_out_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2, i32 %fifo_C_drain_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19075"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:491 %call_ln19195 = call void @C_drain_IO_L1_out_boundary_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2, i32 %fifo_C_drain_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19195"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="327" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:480 %call_ln19085 = call void @C_drain_IO_L1_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2, i32 %fifo_C_drain_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19085"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:492 %call_ln19204 = call void @C_drain_IO_L1_out_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2, i32 %fifo_C_drain_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19204"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="329" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:480 %call_ln19085 = call void @C_drain_IO_L1_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2, i32 %fifo_C_drain_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19085"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:492 %call_ln19204 = call void @C_drain_IO_L1_out_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2, i32 %fifo_C_drain_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19204"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="331" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:481 %call_ln19095 = call void @C_drain_IO_L1_out_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2, i32 %fifo_C_drain_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19095"/></StgValue>
</operation>

<operation id="332" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:493 %call_ln19214 = call void @C_drain_IO_L1_out_13_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2, i32 %fifo_C_drain_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19214"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="333" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:481 %call_ln19095 = call void @C_drain_IO_L1_out_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2, i32 %fifo_C_drain_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19095"/></StgValue>
</operation>

<operation id="334" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:493 %call_ln19214 = call void @C_drain_IO_L1_out_13_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2, i32 %fifo_C_drain_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19214"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="335" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:482 %call_ln19105 = call void @C_drain_IO_L1_out_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2, i32 %fifo_C_drain_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19105"/></StgValue>
</operation>

<operation id="336" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:494 %call_ln19224 = call void @C_drain_IO_L1_out_14_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2, i32 %fifo_C_drain_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19224"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="337" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:482 %call_ln19105 = call void @C_drain_IO_L1_out_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2, i32 %fifo_C_drain_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19105"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:494 %call_ln19224 = call void @C_drain_IO_L1_out_14_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2, i32 %fifo_C_drain_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19224"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="339" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:483 %call_ln19115 = call void @C_drain_IO_L1_out_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2, i32 %fifo_C_drain_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19115"/></StgValue>
</operation>

<operation id="340" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:495 %call_ln19234 = call void @C_drain_IO_L1_out_15_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2, i32 %fifo_C_drain_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19234"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="341" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:483 %call_ln19115 = call void @C_drain_IO_L1_out_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2, i32 %fifo_C_drain_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19115"/></StgValue>
</operation>

<operation id="342" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:495 %call_ln19234 = call void @C_drain_IO_L1_out_15_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2, i32 %fifo_C_drain_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19234"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="343" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:484 %call_ln19125 = call void @C_drain_IO_L1_out_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2, i32 %fifo_C_drain_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19125"/></StgValue>
</operation>

<operation id="344" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:496 %call_ln19244 = call void @C_drain_IO_L1_out_16_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2, i32 %fifo_C_drain_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19244"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="345" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:484 %call_ln19125 = call void @C_drain_IO_L1_out_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2, i32 %fifo_C_drain_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19125"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:496 %call_ln19244 = call void @C_drain_IO_L1_out_16_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2, i32 %fifo_C_drain_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19244"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="347" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:485 %call_ln19135 = call void @C_drain_IO_L1_out_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2, i32 %fifo_C_drain_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19135"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:497 %call_ln19254 = call void @C_drain_IO_L1_out_17_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2, i32 %fifo_C_drain_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19254"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="349" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:485 %call_ln19135 = call void @C_drain_IO_L1_out_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2, i32 %fifo_C_drain_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19135"/></StgValue>
</operation>

<operation id="350" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:497 %call_ln19254 = call void @C_drain_IO_L1_out_17_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2, i32 %fifo_C_drain_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19254"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="351" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:486 %call_ln19145 = call void @C_drain_IO_L1_out_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2, i32 %fifo_C_drain_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19145"/></StgValue>
</operation>

<operation id="352" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:498 %call_ln19264 = call void @C_drain_IO_L1_out_18_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2, i32 %fifo_C_drain_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19264"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="353" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:486 %call_ln19145 = call void @C_drain_IO_L1_out_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2, i32 %fifo_C_drain_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19145"/></StgValue>
</operation>

<operation id="354" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:498 %call_ln19264 = call void @C_drain_IO_L1_out_18_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2, i32 %fifo_C_drain_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19264"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="355" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:487 %call_ln19155 = call void @C_drain_IO_L1_out_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2, i32 %fifo_C_drain_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19155"/></StgValue>
</operation>

<operation id="356" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:499 %call_ln19274 = call void @C_drain_IO_L1_out_19_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2, i32 %fifo_C_drain_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19274"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="357" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:487 %call_ln19155 = call void @C_drain_IO_L1_out_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2, i32 %fifo_C_drain_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19155"/></StgValue>
</operation>

<operation id="358" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:499 %call_ln19274 = call void @C_drain_IO_L1_out_19_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2, i32 %fifo_C_drain_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19274"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="359" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:488 %call_ln19165 = call void @C_drain_IO_L1_out_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2, i32 %fifo_C_drain_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19165"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:500 %call_ln19284 = call void @C_drain_IO_L1_out_20_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2, i32 %fifo_C_drain_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19284"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="361" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:488 %call_ln19165 = call void @C_drain_IO_L1_out_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2, i32 %fifo_C_drain_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19165"/></StgValue>
</operation>

<operation id="362" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:500 %call_ln19284 = call void @C_drain_IO_L1_out_20_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2, i32 %fifo_C_drain_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19284"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="363" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:489 %call_ln19175 = call void @C_drain_IO_L1_out_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2, i32 %fifo_C_drain_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19175"/></StgValue>
</operation>

<operation id="364" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:501 %call_ln19294 = call void @C_drain_IO_L1_out_21_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2, i32 %fifo_C_drain_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19294"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="365" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:489 %call_ln19175 = call void @C_drain_IO_L1_out_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2, i32 %fifo_C_drain_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19175"/></StgValue>
</operation>

<operation id="366" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:501 %call_ln19294 = call void @C_drain_IO_L1_out_21_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2, i32 %fifo_C_drain_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19294"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="367" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:490 %call_ln19185 = call void @C_drain_IO_L1_out_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2, i32 %fifo_C_drain_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19185"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:502 %call_ln19304 = call void @C_drain_IO_L1_out_22_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2, i32 %fifo_C_drain_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19304"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="369" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:490 %call_ln19185 = call void @C_drain_IO_L1_out_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2, i32 %fifo_C_drain_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19185"/></StgValue>
</operation>

<operation id="370" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:502 %call_ln19304 = call void @C_drain_IO_L1_out_22_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2, i32 %fifo_C_drain_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19304"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="371" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:503 %call_ln19314 = call void @C_drain_IO_L1_out_23_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2, i32 %fifo_C_drain_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19314"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="372" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:503 %call_ln19314 = call void @C_drain_IO_L1_out_23_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2, i32 %fifo_C_drain_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="call_ln19314"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="373" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split:504 %call_ln19324 = call void @C_drain_IO_L2_out_boundary_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19324"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="374" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split:504 %call_ln19324 = call void @C_drain_IO_L2_out_boundary_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19324"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="375" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:0 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="376" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:418 %call_ln18201 = call void @kernel3_x2.entry36, i64 %C_read, i64 %C_c1

]]></Node>
<StgValue><ssdm name="call_ln18201"/></StgValue>
</operation>

<operation id="377" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:505 %call_ln19332 = call void @C_drain_IO_L2_out_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19332"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="378" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:419 %call_ln18201 = call void @kernel3_x2.entry53, i64 %C_c1, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln18201"/></StgValue>
</operation>

<operation id="379" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:505 %call_ln19332 = call void @C_drain_IO_L2_out_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2

]]></Node>
<StgValue><ssdm name="call_ln19332"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="380" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:506 %call_ln19341 = call void @C_drain_IO_L3_out_x2, i512 %gmem_C, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln19341"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="381" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="503" op_2_bw="0">
<![CDATA[
.split:2 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i503 %B, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="382" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:4 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_822

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="383" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_358, i32 0, i32 0, void @empty_822, i32 64, i32 4096, void @empty_357, void @empty_359, void @empty_822, i32 16, i32 16, i32 16, i32 16, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="384" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:7 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_0_x2, i256 %fifo_A_A_IO_L2_in_0_x2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="385" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="386" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:10 %empty_863 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_1_x2, i256 %fifo_A_A_IO_L2_in_1_x2

]]></Node>
<StgValue><ssdm name="empty_863"/></StgValue>
</operation>

<operation id="387" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="388" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:13 %empty_864 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_2_x2, i256 %fifo_A_A_IO_L2_in_2_x2

]]></Node>
<StgValue><ssdm name="empty_864"/></StgValue>
</operation>

<operation id="389" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:16 %empty_865 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_3_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_3_x2, i256 %fifo_A_A_IO_L2_in_3_x2

]]></Node>
<StgValue><ssdm name="empty_865"/></StgValue>
</operation>

<operation id="391" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_3_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="392" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:19 %empty_866 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_4_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_4_x2, i256 %fifo_A_A_IO_L2_in_4_x2

]]></Node>
<StgValue><ssdm name="empty_866"/></StgValue>
</operation>

<operation id="393" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_4_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="394" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:22 %empty_867 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_5_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_5_x2, i256 %fifo_A_A_IO_L2_in_5_x2

]]></Node>
<StgValue><ssdm name="empty_867"/></StgValue>
</operation>

<operation id="395" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_5_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:25 %empty_868 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_6_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_6_x2, i256 %fifo_A_A_IO_L2_in_6_x2

]]></Node>
<StgValue><ssdm name="empty_868"/></StgValue>
</operation>

<operation id="397" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_6_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="398" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:28 %empty_869 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_7_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_7_x2, i256 %fifo_A_A_IO_L2_in_7_x2

]]></Node>
<StgValue><ssdm name="empty_869"/></StgValue>
</operation>

<operation id="399" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_7_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="400" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:31 %empty_870 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_8_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_8_x2, i256 %fifo_A_A_IO_L2_in_8_x2

]]></Node>
<StgValue><ssdm name="empty_870"/></StgValue>
</operation>

<operation id="401" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_8_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:34 %empty_871 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_9_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_9_x2, i256 %fifo_A_A_IO_L2_in_9_x2

]]></Node>
<StgValue><ssdm name="empty_871"/></StgValue>
</operation>

<operation id="403" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_9_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="404" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:37 %empty_872 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_10_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_10_x2, i256 %fifo_A_A_IO_L2_in_10_x2

]]></Node>
<StgValue><ssdm name="empty_872"/></StgValue>
</operation>

<operation id="405" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_10_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="406" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:40 %empty_873 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_11_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_11_x2, i256 %fifo_A_A_IO_L2_in_11_x2

]]></Node>
<StgValue><ssdm name="empty_873"/></StgValue>
</operation>

<operation id="407" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_11_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:43 %empty_874 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_12_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_A_IO_L2_in_12_x2, i256 %fifo_A_A_IO_L2_in_12_x2

]]></Node>
<StgValue><ssdm name="empty_874"/></StgValue>
</operation>

<operation id="409" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_12_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:46 %empty_875 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_0_x2, i256 %fifo_B_B_IO_L2_in_0_x2

]]></Node>
<StgValue><ssdm name="empty_875"/></StgValue>
</operation>

<operation id="411" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="412" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:49 %empty_876 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_1_x2, i256 %fifo_B_B_IO_L2_in_1_x2

]]></Node>
<StgValue><ssdm name="empty_876"/></StgValue>
</operation>

<operation id="413" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:52 %empty_877 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_0_x2, i256 %fifo_A_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="empty_877"/></StgValue>
</operation>

<operation id="415" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:55 %empty_878 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_1_x2, i256 %fifo_A_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="empty_878"/></StgValue>
</operation>

<operation id="417" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:58 %empty_879 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_2_x2, i256 %fifo_A_PE_0_2_x2

]]></Node>
<StgValue><ssdm name="empty_879"/></StgValue>
</operation>

<operation id="419" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:61 %empty_880 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_0_x2, i256 %fifo_A_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="empty_880"/></StgValue>
</operation>

<operation id="421" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:64 %empty_881 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_1_x2, i256 %fifo_A_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="empty_881"/></StgValue>
</operation>

<operation id="423" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:67 %empty_882 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_2_x2, i256 %fifo_A_PE_1_2_x2

]]></Node>
<StgValue><ssdm name="empty_882"/></StgValue>
</operation>

<operation id="425" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:70 %empty_883 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_0_x2, i256 %fifo_A_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="empty_883"/></StgValue>
</operation>

<operation id="427" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:73 %empty_884 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_1_x2, i256 %fifo_A_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="empty_884"/></StgValue>
</operation>

<operation id="429" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:76 %empty_885 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_2_x2, i256 %fifo_A_PE_2_2_x2

]]></Node>
<StgValue><ssdm name="empty_885"/></StgValue>
</operation>

<operation id="431" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:79 %empty_886 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_0_x2, i256 %fifo_A_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="empty_886"/></StgValue>
</operation>

<operation id="433" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:82 %empty_887 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_1_x2, i256 %fifo_A_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="empty_887"/></StgValue>
</operation>

<operation id="435" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:85 %empty_888 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_2_x2, i256 %fifo_A_PE_3_2_x2

]]></Node>
<StgValue><ssdm name="empty_888"/></StgValue>
</operation>

<operation id="437" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:88 %empty_889 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_4_0_x2, i256 %fifo_A_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="empty_889"/></StgValue>
</operation>

<operation id="439" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_4_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:91 %empty_890 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_4_1_x2, i256 %fifo_A_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="empty_890"/></StgValue>
</operation>

<operation id="441" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_4_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:94 %empty_891 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_4_2_x2, i256 %fifo_A_PE_4_2_x2

]]></Node>
<StgValue><ssdm name="empty_891"/></StgValue>
</operation>

<operation id="443" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_4_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:97 %empty_892 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_5_0_x2, i256 %fifo_A_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="empty_892"/></StgValue>
</operation>

<operation id="445" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_5_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:100 %empty_893 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_5_1_x2, i256 %fifo_A_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="empty_893"/></StgValue>
</operation>

<operation id="447" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_5_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:103 %empty_894 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_5_2_x2, i256 %fifo_A_PE_5_2_x2

]]></Node>
<StgValue><ssdm name="empty_894"/></StgValue>
</operation>

<operation id="449" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_5_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:106 %empty_895 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_6_0_x2, i256 %fifo_A_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="empty_895"/></StgValue>
</operation>

<operation id="451" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_6_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:109 %empty_896 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_6_1_x2, i256 %fifo_A_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="empty_896"/></StgValue>
</operation>

<operation id="453" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_6_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="454" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:112 %empty_897 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_6_2_x2, i256 %fifo_A_PE_6_2_x2

]]></Node>
<StgValue><ssdm name="empty_897"/></StgValue>
</operation>

<operation id="455" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_6_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:115 %empty_898 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_7_0_x2, i256 %fifo_A_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="empty_898"/></StgValue>
</operation>

<operation id="457" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_7_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:118 %empty_899 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_7_1_x2, i256 %fifo_A_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="empty_899"/></StgValue>
</operation>

<operation id="459" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_7_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:121 %empty_900 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_7_2_x2, i256 %fifo_A_PE_7_2_x2

]]></Node>
<StgValue><ssdm name="empty_900"/></StgValue>
</operation>

<operation id="461" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_7_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:124 %empty_901 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_8_0_x2, i256 %fifo_A_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="empty_901"/></StgValue>
</operation>

<operation id="463" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_8_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="464" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:127 %empty_902 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_8_1_x2, i256 %fifo_A_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="empty_902"/></StgValue>
</operation>

<operation id="465" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_8_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="466" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:130 %empty_903 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_8_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_8_2_x2, i256 %fifo_A_PE_8_2_x2

]]></Node>
<StgValue><ssdm name="empty_903"/></StgValue>
</operation>

<operation id="467" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_8_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:133 %empty_904 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_9_0_x2, i256 %fifo_A_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="empty_904"/></StgValue>
</operation>

<operation id="469" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_9_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:136 %empty_905 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_9_1_x2, i256 %fifo_A_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="empty_905"/></StgValue>
</operation>

<operation id="471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_9_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:139 %empty_906 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_9_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_9_2_x2, i256 %fifo_A_PE_9_2_x2

]]></Node>
<StgValue><ssdm name="empty_906"/></StgValue>
</operation>

<operation id="473" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_9_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:142 %empty_907 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_10_0_x2, i256 %fifo_A_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="empty_907"/></StgValue>
</operation>

<operation id="475" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_10_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:145 %empty_908 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_10_1_x2, i256 %fifo_A_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="empty_908"/></StgValue>
</operation>

<operation id="477" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_10_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="478" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:148 %empty_909 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_10_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_10_2_x2, i256 %fifo_A_PE_10_2_x2

]]></Node>
<StgValue><ssdm name="empty_909"/></StgValue>
</operation>

<operation id="479" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_10_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:151 %empty_910 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_11_0_x2, i256 %fifo_A_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="empty_910"/></StgValue>
</operation>

<operation id="481" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_11_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:154 %empty_911 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_11_1_x2, i256 %fifo_A_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="empty_911"/></StgValue>
</operation>

<operation id="483" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_11_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="484" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:157 %empty_912 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_11_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_11_2_x2, i256 %fifo_A_PE_11_2_x2

]]></Node>
<StgValue><ssdm name="empty_912"/></StgValue>
</operation>

<operation id="485" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_11_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:160 %empty_913 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_12_0_x2, i256 %fifo_A_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="empty_913"/></StgValue>
</operation>

<operation id="487" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:163 %empty_914 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_12_1_x2, i256 %fifo_A_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="empty_914"/></StgValue>
</operation>

<operation id="489" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:166 %empty_915 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_12_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_12_2_x2, i256 %fifo_A_PE_12_2_x2

]]></Node>
<StgValue><ssdm name="empty_915"/></StgValue>
</operation>

<operation id="491" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:169 %empty_916 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_0_0_x2, i256 %fifo_B_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="empty_916"/></StgValue>
</operation>

<operation id="493" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:172 %empty_917 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_1_0_x2, i256 %fifo_B_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="empty_917"/></StgValue>
</operation>

<operation id="495" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_1_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:175 %empty_918 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_2_0_x2, i256 %fifo_B_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="empty_918"/></StgValue>
</operation>

<operation id="497" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_2_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:178 %empty_919 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_3_0_x2, i256 %fifo_B_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="empty_919"/></StgValue>
</operation>

<operation id="499" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:179 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_3_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:181 %empty_920 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_4_0_x2, i256 %fifo_B_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="empty_920"/></StgValue>
</operation>

<operation id="501" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_4_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="502" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:184 %empty_921 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_5_0_x2, i256 %fifo_B_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="empty_921"/></StgValue>
</operation>

<operation id="503" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_5_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:187 %empty_922 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_6_0_x2, i256 %fifo_B_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="empty_922"/></StgValue>
</operation>

<operation id="505" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_6_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:190 %empty_923 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_7_0_x2, i256 %fifo_B_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="empty_923"/></StgValue>
</operation>

<operation id="507" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:191 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_7_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="508" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:193 %empty_924 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_8_0_x2, i256 %fifo_B_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="empty_924"/></StgValue>
</operation>

<operation id="509" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_8_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="510" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:196 %empty_925 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_9_0_x2, i256 %fifo_B_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="empty_925"/></StgValue>
</operation>

<operation id="511" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_9_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="512" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:199 %empty_926 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_10_0_x2, i256 %fifo_B_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="empty_926"/></StgValue>
</operation>

<operation id="513" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:200 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_10_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="514" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:202 %empty_927 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_11_0_x2, i256 %fifo_B_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="empty_927"/></StgValue>
</operation>

<operation id="515" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:203 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_11_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="516" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:205 %empty_928 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_12_0_x2, i256 %fifo_B_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="empty_928"/></StgValue>
</operation>

<operation id="517" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_12_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="518" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:208 %empty_929 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_13_0_x2, i256 %fifo_B_PE_13_0_x2

]]></Node>
<StgValue><ssdm name="empty_929"/></StgValue>
</operation>

<operation id="519" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:209 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_13_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:211 %empty_930 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_0_1_x2, i256 %fifo_B_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="empty_930"/></StgValue>
</operation>

<operation id="521" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:212 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="522" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:214 %empty_931 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_1_1_x2, i256 %fifo_B_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="empty_931"/></StgValue>
</operation>

<operation id="523" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:215 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_1_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="524" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:217 %empty_932 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_2_1_x2, i256 %fifo_B_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="empty_932"/></StgValue>
</operation>

<operation id="525" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_2_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:220 %empty_933 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_3_1_x2, i256 %fifo_B_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="empty_933"/></StgValue>
</operation>

<operation id="527" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:221 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_3_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:223 %empty_934 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_4_1_x2, i256 %fifo_B_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="empty_934"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:224 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_4_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:226 %empty_935 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_5_1_x2, i256 %fifo_B_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="empty_935"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:227 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_5_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:229 %empty_936 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_6_1_x2, i256 %fifo_B_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="empty_936"/></StgValue>
</operation>

<operation id="533" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_6_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:232 %empty_937 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_7_1_x2, i256 %fifo_B_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="empty_937"/></StgValue>
</operation>

<operation id="535" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:233 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_7_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:235 %empty_938 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_8_1_x2, i256 %fifo_B_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="empty_938"/></StgValue>
</operation>

<operation id="537" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:236 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_8_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="538" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:238 %empty_939 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_9_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_9_1_x2, i256 %fifo_B_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="empty_939"/></StgValue>
</operation>

<operation id="539" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:239 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_9_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="540" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:241 %empty_940 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_10_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_10_1_x2, i256 %fifo_B_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="empty_940"/></StgValue>
</operation>

<operation id="541" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_10_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="542" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:244 %empty_941 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_11_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_11_1_x2, i256 %fifo_B_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="empty_941"/></StgValue>
</operation>

<operation id="543" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:245 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_11_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="544" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:247 %empty_942 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_12_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_12_1_x2, i256 %fifo_B_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="empty_942"/></StgValue>
</operation>

<operation id="545" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:248 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_12_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="546" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:250 %empty_943 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_13_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_PE_13_1_x2, i256 %fifo_B_PE_13_1_x2

]]></Node>
<StgValue><ssdm name="empty_943"/></StgValue>
</operation>

<operation id="547" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:251 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_13_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:253 %empty_944 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_0_0_x2, i32 %fifo_C_drain_PE_0_0_x2

]]></Node>
<StgValue><ssdm name="empty_944"/></StgValue>
</operation>

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:256 %empty_945 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_1_0_x2, i32 %fifo_C_drain_PE_1_0_x2

]]></Node>
<StgValue><ssdm name="empty_945"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:257 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:259 %empty_946 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_2_0_x2, i32 %fifo_C_drain_PE_2_0_x2

]]></Node>
<StgValue><ssdm name="empty_946"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:260 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_2_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:262 %empty_947 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_3_0_x2, i32 %fifo_C_drain_PE_3_0_x2

]]></Node>
<StgValue><ssdm name="empty_947"/></StgValue>
</operation>

<operation id="555" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:263 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_3_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="556" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:265 %empty_948 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_4_0_x2, i32 %fifo_C_drain_PE_4_0_x2

]]></Node>
<StgValue><ssdm name="empty_948"/></StgValue>
</operation>

<operation id="557" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_4_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="558" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:268 %empty_949 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_5_0_x2, i32 %fifo_C_drain_PE_5_0_x2

]]></Node>
<StgValue><ssdm name="empty_949"/></StgValue>
</operation>

<operation id="559" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:269 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_5_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="560" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:271 %empty_950 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_6_0_x2, i32 %fifo_C_drain_PE_6_0_x2

]]></Node>
<StgValue><ssdm name="empty_950"/></StgValue>
</operation>

<operation id="561" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:272 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_6_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="562" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:274 %empty_951 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_7_0_x2, i32 %fifo_C_drain_PE_7_0_x2

]]></Node>
<StgValue><ssdm name="empty_951"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:275 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_7_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="564" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:277 %empty_952 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_8_0_x2, i32 %fifo_C_drain_PE_8_0_x2

]]></Node>
<StgValue><ssdm name="empty_952"/></StgValue>
</operation>

<operation id="565" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_8_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="566" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:280 %empty_953 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_9_0_x2, i32 %fifo_C_drain_PE_9_0_x2

]]></Node>
<StgValue><ssdm name="empty_953"/></StgValue>
</operation>

<operation id="567" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:281 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_9_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="568" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:283 %empty_954 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_10_0_x2, i32 %fifo_C_drain_PE_10_0_x2

]]></Node>
<StgValue><ssdm name="empty_954"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:284 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_10_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:286 %empty_955 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_11_0_x2, i32 %fifo_C_drain_PE_11_0_x2

]]></Node>
<StgValue><ssdm name="empty_955"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:287 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_11_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:289 %empty_956 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_12_0_x2, i32 %fifo_C_drain_PE_12_0_x2

]]></Node>
<StgValue><ssdm name="empty_956"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:292 %empty_957 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_0_1_x2, i32 %fifo_C_drain_PE_0_1_x2

]]></Node>
<StgValue><ssdm name="empty_957"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:293 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:295 %empty_958 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_1_1_x2, i32 %fifo_C_drain_PE_1_1_x2

]]></Node>
<StgValue><ssdm name="empty_958"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:296 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="578" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:298 %empty_959 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_2_1_x2, i32 %fifo_C_drain_PE_2_1_x2

]]></Node>
<StgValue><ssdm name="empty_959"/></StgValue>
</operation>

<operation id="579" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:299 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_2_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="580" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:301 %empty_960 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_3_1_x2, i32 %fifo_C_drain_PE_3_1_x2

]]></Node>
<StgValue><ssdm name="empty_960"/></StgValue>
</operation>

<operation id="581" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_3_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="582" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:304 %empty_961 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_4_1_x2, i32 %fifo_C_drain_PE_4_1_x2

]]></Node>
<StgValue><ssdm name="empty_961"/></StgValue>
</operation>

<operation id="583" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:305 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_4_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="584" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:307 %empty_962 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_5_1_x2, i32 %fifo_C_drain_PE_5_1_x2

]]></Node>
<StgValue><ssdm name="empty_962"/></StgValue>
</operation>

<operation id="585" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:308 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_5_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="586" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:310 %empty_963 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_6_1_x2, i32 %fifo_C_drain_PE_6_1_x2

]]></Node>
<StgValue><ssdm name="empty_963"/></StgValue>
</operation>

<operation id="587" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:311 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_6_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="588" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:313 %empty_964 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_7_1_x2, i32 %fifo_C_drain_PE_7_1_x2

]]></Node>
<StgValue><ssdm name="empty_964"/></StgValue>
</operation>

<operation id="589" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_7_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="590" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:316 %empty_965 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_8_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_8_1_x2, i32 %fifo_C_drain_PE_8_1_x2

]]></Node>
<StgValue><ssdm name="empty_965"/></StgValue>
</operation>

<operation id="591" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:317 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_8_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="592" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:319 %empty_966 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_9_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_9_1_x2, i32 %fifo_C_drain_PE_9_1_x2

]]></Node>
<StgValue><ssdm name="empty_966"/></StgValue>
</operation>

<operation id="593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:320 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_9_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="594" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:322 %empty_967 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_10_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_10_1_x2, i32 %fifo_C_drain_PE_10_1_x2

]]></Node>
<StgValue><ssdm name="empty_967"/></StgValue>
</operation>

<operation id="595" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:323 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_10_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="596" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:325 %empty_968 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_11_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_11_1_x2, i32 %fifo_C_drain_PE_11_1_x2

]]></Node>
<StgValue><ssdm name="empty_968"/></StgValue>
</operation>

<operation id="597" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_11_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="598" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:328 %empty_969 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_12_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_C_drain_PE_12_1_x2, i32 %fifo_C_drain_PE_12_1_x2

]]></Node>
<StgValue><ssdm name="empty_969"/></StgValue>
</operation>

<operation id="599" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:329 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:331 %empty_970 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2

]]></Node>
<StgValue><ssdm name="empty_970"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:332 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="602" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:334 %empty_971 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2

]]></Node>
<StgValue><ssdm name="empty_971"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:335 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="604" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:337 %empty_972 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2

]]></Node>
<StgValue><ssdm name="empty_972"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:340 %empty_973 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_3_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2

]]></Node>
<StgValue><ssdm name="empty_973"/></StgValue>
</operation>

<operation id="607" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:341 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_3_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="608" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:343 %empty_974 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_4_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2

]]></Node>
<StgValue><ssdm name="empty_974"/></StgValue>
</operation>

<operation id="609" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:344 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_4_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="610" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:346 %empty_975 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_5_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2

]]></Node>
<StgValue><ssdm name="empty_975"/></StgValue>
</operation>

<operation id="611" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:347 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_5_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="612" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:349 %empty_976 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_6_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2

]]></Node>
<StgValue><ssdm name="empty_976"/></StgValue>
</operation>

<operation id="613" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="614" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:352 %empty_977 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_7_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2

]]></Node>
<StgValue><ssdm name="empty_977"/></StgValue>
</operation>

<operation id="615" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:353 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="616" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:355 %empty_978 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_8_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2

]]></Node>
<StgValue><ssdm name="empty_978"/></StgValue>
</operation>

<operation id="617" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:356 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_8_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="618" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:358 %empty_979 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_9_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2

]]></Node>
<StgValue><ssdm name="empty_979"/></StgValue>
</operation>

<operation id="619" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:359 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_9_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="620" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:361 %empty_980 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_10_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2

]]></Node>
<StgValue><ssdm name="empty_980"/></StgValue>
</operation>

<operation id="621" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_10_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="622" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:364 %empty_981 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_11_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2

]]></Node>
<StgValue><ssdm name="empty_981"/></StgValue>
</operation>

<operation id="623" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:365 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_11_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="624" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:367 %empty_982 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_12_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2

]]></Node>
<StgValue><ssdm name="empty_982"/></StgValue>
</operation>

<operation id="625" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:368 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="626" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:370 %empty_983 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2

]]></Node>
<StgValue><ssdm name="empty_983"/></StgValue>
</operation>

<operation id="627" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:371 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="628" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:373 %empty_984 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2

]]></Node>
<StgValue><ssdm name="empty_984"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="630" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:376 %empty_985 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_2_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2

]]></Node>
<StgValue><ssdm name="empty_985"/></StgValue>
</operation>

<operation id="631" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:377 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_2_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="632" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:379 %empty_986 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_3_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2

]]></Node>
<StgValue><ssdm name="empty_986"/></StgValue>
</operation>

<operation id="633" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:380 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_3_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="634" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:382 %empty_987 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_4_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2

]]></Node>
<StgValue><ssdm name="empty_987"/></StgValue>
</operation>

<operation id="635" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:383 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_4_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="636" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:385 %empty_988 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_5_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2

]]></Node>
<StgValue><ssdm name="empty_988"/></StgValue>
</operation>

<operation id="637" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_5_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="638" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:388 %empty_989 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_6_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2

]]></Node>
<StgValue><ssdm name="empty_989"/></StgValue>
</operation>

<operation id="639" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:389 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_6_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="640" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:391 %empty_990 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_7_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2

]]></Node>
<StgValue><ssdm name="empty_990"/></StgValue>
</operation>

<operation id="641" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:392 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_7_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="642" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:394 %empty_991 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_8_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2

]]></Node>
<StgValue><ssdm name="empty_991"/></StgValue>
</operation>

<operation id="643" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:395 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="644" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:397 %empty_992 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_9_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2

]]></Node>
<StgValue><ssdm name="empty_992"/></StgValue>
</operation>

<operation id="645" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="646" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:400 %empty_993 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_10_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2

]]></Node>
<StgValue><ssdm name="empty_993"/></StgValue>
</operation>

<operation id="647" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:401 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_10_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="648" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:403 %empty_994 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_11_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2

]]></Node>
<StgValue><ssdm name="empty_994"/></StgValue>
</operation>

<operation id="649" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:404 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_11_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="650" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:406 %empty_995 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_12_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2

]]></Node>
<StgValue><ssdm name="empty_995"/></StgValue>
</operation>

<operation id="651" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:407 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="652" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:409 %empty_996 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_0_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2

]]></Node>
<StgValue><ssdm name="empty_996"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:412 %empty_997 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_1_x2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2

]]></Node>
<StgValue><ssdm name="empty_997"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:413 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="656" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:414 %empty_998 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 33, i32 0, i64 %C_c, i64 %C_c

]]></Node>
<StgValue><ssdm name="empty_998"/></StgValue>
</operation>

<operation id="657" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:415 %specinterface_ln18201 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln18201"/></StgValue>
</operation>

<operation id="658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:416 %empty_999 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %C_c1, i64 %C_c1

]]></Node>
<StgValue><ssdm name="empty_999"/></StgValue>
</operation>

<operation id="659" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:417 %specinterface_ln18201 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln18201"/></StgValue>
</operation>

<operation id="660" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:506 %call_ln19341 = call void @C_drain_IO_L3_out_x2, i512 %gmem_C, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln19341"/></StgValue>
</operation>

<operation id="661" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0">
<![CDATA[
.split:507 %ret_ln19346 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19346"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
