<dec f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h' l='54' type='bool llvm::AArch64InstrInfo::isCoalescableExtInstr(const llvm::MachineInstr &amp; MI, llvm::Register &amp; SrcReg, llvm::Register &amp; DstReg, unsigned int &amp; SubIdx) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='246' c='_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1029' ll='1047' type='bool llvm::AArch64InstrInfo::isCoalescableExtInstr(const llvm::MachineInstr &amp; MI, llvm::Register &amp; SrcReg, llvm::Register &amp; DstReg, unsigned int &amp; SubIdx) const'/>
