{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450073430196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450073430198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 01:10:30 2015 " "Processing started: Mon Dec 14 01:10:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450073430198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450073430198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450073430198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450073430918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica_functional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica_functional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica_functional-arch " "Found design unit 1: fastica_functional-arch" {  } { { "fastica_functional.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica_functional.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431565 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica_functional " "Found entity 1: fastica_functional" {  } { { "fastica_functional.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica_functional.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Found design unit 1: RAM-arch" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431584 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431641 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convergence_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convergence_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convergence_check-arch " "Found design unit 1: convergence_check-arch" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431668 ""} { "Info" "ISGN_ENTITY_NAME" "1 convergence_check " "Found entity 1: convergence_check" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalization_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalization_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalization_unit-arch " "Found design unit 1: normalization_unit-arch" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431687 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalization_unit " "Found entity 1: normalization_unit" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processing_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_element-arch " "Found design unit 1: processing_element-arch" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431709 ""} { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduction_sum_q11_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduction_sum_q11_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduction_sum_Q11_21-arch " "Found design unit 1: reduction_sum_Q11_21-arch" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431758 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduction_sum_Q11_21 " "Found entity 1: reduction_sum_Q11_21" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameters " "Found design unit 1: parameters" {  } { { "parameters.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/parameters.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica-arch " "Found design unit 1: fastica-arch" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431804 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica " "Found entity 1: fastica" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanh-arch " "Found design unit 1: tanh-arch" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431865 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sech2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sech2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sech2-arch " "Found design unit 1: sech2-arch" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431899 ""} { "Info" "ISGN_ENTITY_NAME" "1 sech2 " "Found entity 1: sech2" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsqrt-arch " "Found design unit 1: rsqrt-arch" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431927 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsqrt " "Found entity 1: rsqrt" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450073431927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450073431927 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "diff_reg normalization_unit.vhd(46) " "VHDL error at normalization_unit.vhd(46): object \"diff_reg\" is used but not declared" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 46 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1450073431932 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450073432236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 14 01:10:32 2015 " "Processing ended: Mon Dec 14 01:10:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450073432236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450073432236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450073432236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450073432236 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450073432954 ""}
