Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 16 23:57:47 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: fsmclkmon/output_reg_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: serialclkmon/output_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.998        0.000                      0                   73        0.040        0.000                      0                   73        2.633        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
sysclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       37.009        0.000                      0                   73        0.230        0.000                      0                   73       20.333        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.998        0.000                      0                   73        0.230        0.000                      0                   73       20.333        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       36.998        0.000                      0                   73        0.040        0.000                      0                   73  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         36.998        0.000                      0                   73        0.040        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.009ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.180    38.969    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.540    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 37.009    

Slack (MET) :             37.009ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.180    38.969    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.540    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 37.009    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.180    38.971    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.542    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.155    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.180    38.971    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.542    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.155    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.180    38.971    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.542    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.155    

Slack (MET) :             37.155ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.180    38.971    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.542    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.155    

Slack (MET) :             37.299ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.180    38.972    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.543    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.299    

Slack (MET) :             37.299ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.180    38.972    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.543    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.299    

Slack (MET) :             37.299ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.180    38.972    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.543    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.299    

Slack (MET) :             37.299ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.180    38.972    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.543    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.970 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.851    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472    -1.444    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.401 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -0.900    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.198    -1.098    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -1.081    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.081    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.602    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.281    fsmclkmon/count[0]
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.375    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.227    -0.602    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.107    -0.495    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.345    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.237    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.118    -0.344    serialclkmon/count_reg_n_0_[4]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry_n_4
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
                         clock pessimism             -0.227    -0.603    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.498    serialclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.342    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.234    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.115    -0.348    serialclkmon/count_reg_n_0_[9]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  serialclkmon/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.233    serialclkmon/count0_carry__1_n_7
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.345    serialclkmon/count_reg_n_0_[5]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.230 r  serialclkmon/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__0_n_7
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.341    serialclkmon/count_reg_n_0_[11]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.230 r  serialclkmon/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__1_n_5
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.340    serialclkmon/count_reg_n_0_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.229 r  serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.229    serialclkmon/count0_carry_n_5
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
                         clock pessimism             -0.227    -0.603    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.498    serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.957 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.796    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.097    -1.225    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.066    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.066    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkmon0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0   clkmon0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         41.667      39.511     BUFHCE_X0Y24    clkmon0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X3Y120    fsmclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y121    fsmclkmon/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clkmon0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.191    38.958    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.529    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.191    38.958    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.529    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.970 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.851    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472    -1.444    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.401 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -0.900    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.198    -1.098    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -1.081    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.081    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.602    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.281    fsmclkmon/count[0]
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.375    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.227    -0.602    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.107    -0.495    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.345    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.237    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.118    -0.344    serialclkmon/count_reg_n_0_[4]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry_n_4
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
                         clock pessimism             -0.227    -0.603    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.498    serialclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.342    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.234    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.115    -0.348    serialclkmon/count_reg_n_0_[9]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  serialclkmon/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.233    serialclkmon/count0_carry__1_n_7
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.345    serialclkmon/count_reg_n_0_[5]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.230 r  serialclkmon/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__0_n_7
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
                         clock pessimism             -0.227    -0.604    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.341    serialclkmon/count_reg_n_0_[11]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.230 r  serialclkmon/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__1_n_5
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
                         clock pessimism             -0.226    -0.604    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.499    serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.340    serialclkmon/count_reg_n_0_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.229 r  serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.229    serialclkmon/count0_carry_n_5
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
                         clock pessimism             -0.227    -0.603    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.498    serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.957 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.796    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.097    -1.225    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.066    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.066    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkmon0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0   clkmon0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         41.667      39.511     BUFHCE_X0Y24    clkmon0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X83Y146   clkmon0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X3Y120    fsmclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y123    fsmclkmon/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y120    fsmclkmon/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X4Y121    fsmclkmon/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clkmon0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clkmon0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.191    38.958    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.529    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.191    38.958    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.529    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0_1 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.970 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.851    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472    -1.444    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.401 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -0.900    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.198    -1.098    
                         clock uncertainty            0.191    -0.907    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -0.890    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.890    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.602    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.281    fsmclkmon/count[0]
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.375    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.227    -0.602    
                         clock uncertainty            0.191    -0.411    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.107    -0.304    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.345    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.237    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.118    -0.344    serialclkmon/count_reg_n_0_[4]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry_n_4
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
                         clock pessimism             -0.227    -0.603    
                         clock uncertainty            0.191    -0.412    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.307    serialclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.342    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.234    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.115    -0.348    serialclkmon/count_reg_n_0_[9]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  serialclkmon/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.233    serialclkmon/count0_carry__1_n_7
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.345    serialclkmon/count_reg_n_0_[5]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.230 r  serialclkmon/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__0_n_7
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.341    serialclkmon/count_reg_n_0_[11]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.230 r  serialclkmon/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__1_n_5
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.340    serialclkmon/count_reg_n_0_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.229 r  serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.229    serialclkmon/count0_carry_n_5
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
                         clock pessimism             -0.227    -0.603    
                         clock uncertainty            0.191    -0.412    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.307    serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.957 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.796    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.097    -1.225    
                         clock uncertainty            0.191    -1.034    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.875    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.191    38.958    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.529    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.573%)  route 3.197ns (79.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 39.570 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.943     1.531    fsmclkmon/output_reg
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.714    39.570    fsmclkmon/clk_out1
    SLICE_X4Y124         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism             -0.421    39.149    
                         clock uncertainty           -0.191    38.958    
    SLICE_X4Y124         FDRE (Setup_fdre_C_R)       -0.429    38.529    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.144ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.952ns (24.539%)  route 2.928ns (75.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 39.572 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.833    -2.493    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -2.037 f  fsmclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.820    -1.217    fsmclkmon/count[11]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.124    -1.093 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.455    -0.638    fsmclkmon/count[18]_i_5_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.124    -0.514 f  fsmclkmon/count[18]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    fsmclkmon/count[18]_i_4_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     0.043 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.458    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.582 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.805     1.387    fsmclkmon/output_reg
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.716    39.572    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism             -0.421    39.151    
                         clock uncertainty           -0.191    38.960    
    SLICE_X4Y123         FDRE (Setup_fdre_C_R)       -0.429    38.531    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.144    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 39.573 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.802    -4.422    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -4.326 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.832    -2.494    fsmclkmon/clk_out1
    SLICE_X4Y123         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456    -2.038 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.884    -1.154    fsmclkmon/count[16]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    -1.030 f  fsmclkmon/count[18]_i_3/O
                         net (fo=1, routed)           0.955    -0.075    fsmclkmon/count[18]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     0.049 f  fsmclkmon/count[18]_i_2/O
                         net (fo=3, routed)           0.414     0.463    fsmclkmon/count[18]_i_2_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     0.587 r  fsmclkmon/count[18]_i_1/O
                         net (fo=18, routed)          0.657     1.244    fsmclkmon/output_reg
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    R4                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    43.071 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.252    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    36.047 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.718    37.765    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.856 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.717    39.573    fsmclkmon/clk_out1
    SLICE_X4Y122         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism             -0.421    39.152    
                         clock uncertainty           -0.191    38.961    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.429    38.532    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 37.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.970 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.851    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.472    -1.444    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.401 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -0.900    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.198    -1.098    
                         clock uncertainty            0.191    -0.907    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -0.890    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.890    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.602    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.281    fsmclkmon/count[0]
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  fsmclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/output_reg_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.375    fsmclkmon/clk_out1
    SLICE_X3Y120         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.227    -0.602    
                         clock uncertainty            0.191    -0.411    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.107    -0.304    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.345    serialclkmon/count_reg_n_0_[12]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  serialclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.237    serialclkmon/count0_carry__1_n_4
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[12]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.118    -0.344    serialclkmon/count_reg_n_0_[4]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  serialclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.236    serialclkmon/count0_carry_n_4
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[4]/C
                         clock pessimism             -0.227    -0.603    
                         clock uncertainty            0.191    -0.412    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.307    serialclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.342    serialclkmon/count_reg_n_0_[8]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  serialclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.234    serialclkmon/count0_carry__0_n_4
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[8]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.115    -0.348    serialclkmon/count_reg_n_0_[9]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  serialclkmon/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.233    serialclkmon/count0_carry__1_n_7
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[9]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.345    serialclkmon/count_reg_n_0_[5]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.230 r  serialclkmon/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__0_n_7
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.377    serialclkmon/clk_out1
    SLICE_X5Y121         FDRE                                         r  serialclkmon/count_reg[5]/C
                         clock pessimism             -0.227    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.604    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  serialclkmon/count_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.341    serialclkmon/count_reg_n_0_[11]
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.230 r  serialclkmon/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.230    serialclkmon/count0_carry__1_n_5
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.915    -0.378    serialclkmon/clk_out1
    SLICE_X5Y122         FDRE                                         r  serialclkmon/count_reg[11]/C
                         clock pessimism             -0.226    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X5Y122         FDRE (Hold_fdre_C_D)         0.105    -0.308    serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 serialclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.273    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.247 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.603    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  serialclkmon/count_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.340    serialclkmon/count_reg_n_0_[3]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.229 r  serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.229    serialclkmon/count0_carry_n_5
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.293 r  clkmon0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.376    serialclkmon/clk_out1
    SLICE_X5Y120         FDRE                                         r  serialclkmon/count_reg[3]/C
                         clock pessimism             -0.227    -0.603    
                         clock uncertainty            0.191    -0.412    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.307    serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.426    -1.393    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.373 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.098    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.957 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.796    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clkmon0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkmon0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.595    -1.322    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.097    -1.225    
                         clock uncertainty            0.191    -1.034    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.875    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.078    





