

================================================================
== Vivado HLS Report for 'MAT_Stream'
================================================================
* Date:           Fri Oct 23 21:42:46 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        Mat_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    390|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|      71|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     276|    392|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1  |MAT_Stream_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                         |        0|      2|  205|  390|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   2|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   2|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   7|   0|    7|          0|
    |temp_reg_55  |  32|   0|   32|          0|
    |tmp_reg_65   |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  71|   0|   71|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |  MAT_Stream  | return value |
|ap_rst          |  in |    1| ap_ctrl_none |  MAT_Stream  | return value |
|in_arr_dout     |  in |   32|    ap_fifo   |    in_arr    |    pointer   |
|in_arr_empty_n  |  in |    1|    ap_fifo   |    in_arr    |    pointer   |
|in_arr_read     | out |    1|    ap_fifo   |    in_arr    |    pointer   |
|out_arr_din     | out |   32|    ap_fifo   |    out_arr   |    pointer   |
|out_arr_full_n  |  in |    1|    ap_fifo   |    out_arr   |    pointer   |
|out_arr_write   | out |    1|    ap_fifo   |    out_arr   |    pointer   |
|op_type         |  in |    8|    ap_none   |    op_type   |    scalar    |
+----------------+-----+-----+--------------+--------------+--------------+

