

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Dec 23 05:51:57 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cordic
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.627|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    187|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      10|     10|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|     100|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     110|    263|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordic_mul_mul_13cud_U1  |cordic_mul_mul_13cud  |  i0 * i1  |
    |cordic_mul_mul_13cud_U2  |cordic_mul_mul_13cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  10|  10|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        0|  10|  10|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |current_sin_V_fu_301_p2  |     +    |      0|  0|  12|          12|          12|
    |j_1_fu_155_p2            |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_296_p2  |     -    |      0|  0|  12|          12|          12|
    |mt7_fu_208_p2            |     -    |      0|  0|  17|           1|          13|
    |mt9_fu_310_p2            |     -    |      0|  0|  13|           1|          11|
    |mt_fu_173_p2             |     -    |      0|  0|  17|           1|          13|
    |p_Val2_s_8_fu_327_p2     |     -    |      0|  0|  12|          12|          12|
    |p_neg_fu_252_p2          |     -    |      0|  0|  17|           1|          13|
    |tmp_s_fu_282_p2          |     -    |      0|  0|  12|           1|          12|
    |exitcond_fu_149_p2       |   icmp   |      0|  0|  11|           6|           7|
    |factor_V_fu_288_p3       |  select  |      0|  0|  12|           1|          12|
    |r_V_1_fu_214_p3          |  select  |      0|  0|  13|           1|          13|
    |r_V_fu_179_p3            |  select  |      0|  0|  13|           1|          13|
    |tmp_3_fu_316_p3          |  select  |      0|  0|  11|           1|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 187|          57|         155|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |j_reg_138         |   9|          2|    6|         12|
    |p_Val2_2_reg_125  |   9|          2|   12|         24|
    |p_Val2_4_reg_112  |   9|          2|   12|         24|
    |p_Val2_6_reg_91   |   9|          2|   12|         24|
    |t_V_reg_101       |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|         14|   55|        112|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |factor_V_reg_380  |  12|   0|   12|          0|
    |j_1_reg_355       |   6|   0|    6|          0|
    |j_reg_138         |   6|   0|    6|          0|
    |p_Val2_2_reg_125  |  12|   0|   12|          0|
    |p_Val2_3_reg_370  |  12|   0|   12|          0|
    |p_Val2_4_reg_112  |  12|   0|   12|          0|
    |p_Val2_5_reg_365  |  12|   0|   12|          0|
    |p_Val2_6_reg_91   |  12|   0|   12|          0|
    |t_V_reg_101       |  12|   0|   12|          0|
    |tmp_reg_360       |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 100|   0|  100|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

