/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  reg [10:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  reg [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [11:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~((celloutsig_0_7z[0] | celloutsig_0_7z[0]) & celloutsig_0_3z);
  assign celloutsig_0_11z = { in_data[72:69], celloutsig_0_3z, celloutsig_0_0z } == { celloutsig_0_6z[4:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_8z = in_data[162:157] == celloutsig_1_6z[8:3];
  assign celloutsig_0_12z = { celloutsig_0_1z[9:2], celloutsig_0_4z, celloutsig_0_5z } === { celloutsig_0_6z[4:2], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_7z[3:1] > celloutsig_0_4z[2:0];
  assign celloutsig_0_5z = { in_data[58:57], celloutsig_0_0z } && celloutsig_0_1z[12:2];
  assign celloutsig_1_9z = celloutsig_1_3z[6:0] && celloutsig_1_6z[10:4];
  assign celloutsig_0_3z = ! celloutsig_0_1z[13:1];
  assign celloutsig_0_8z = ! celloutsig_0_1z[12:3];
  assign celloutsig_1_11z = celloutsig_1_10z[1] & ~(celloutsig_1_1z[0]);
  assign celloutsig_1_12z = celloutsig_1_4z & ~(celloutsig_1_9z);
  assign celloutsig_1_18z = celloutsig_1_12z & ~(in_data[167]);
  assign celloutsig_0_0z = in_data[38] ? in_data[13:5] : in_data[61:53];
  assign celloutsig_0_1z = in_data[78] ? { celloutsig_0_0z[7:3], celloutsig_0_0z, celloutsig_0_0z } : in_data[49:27];
  assign celloutsig_0_18z[6:1] = celloutsig_0_4z[0] ? { celloutsig_0_0z[7:4], celloutsig_0_9z, celloutsig_0_8z } : { celloutsig_0_0z[3:2], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_0z = - in_data[141:124];
  assign celloutsig_1_4z = celloutsig_1_0z[3:0] !== in_data[179:176];
  assign celloutsig_0_2z = in_data[83:82] !== celloutsig_0_1z[21:20];
  assign celloutsig_0_6z = ~ { in_data[67:65], celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_1z[21:18], celloutsig_0_9z } | { celloutsig_0_6z[3:0], celloutsig_0_15z };
  assign celloutsig_0_10z = | { celloutsig_0_7z[2:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_15z = ~^ celloutsig_0_6z[6:1];
  assign celloutsig_1_5z = ~^ in_data[137:134];
  assign celloutsig_1_10z = { celloutsig_1_3z[5:4], celloutsig_1_5z, celloutsig_1_1z } << in_data[144:139];
  assign celloutsig_0_4z = in_data[56:53] << { celloutsig_0_1z[2:0], celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_1z[7:4] >> { celloutsig_0_4z[3:1], celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_1z >>> celloutsig_1_1z;
  assign celloutsig_1_19z = { in_data[128:123], celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_10z } ^ { celloutsig_1_0z[4:3], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_21z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_18z[6:3], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_1z = celloutsig_1_0z[13:11];
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_3z = in_data[130:123];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_6z = celloutsig_1_0z[17:6];
  assign celloutsig_0_18z[0] = celloutsig_0_9z;
  assign { out_data[128], out_data[110:96], out_data[36:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
