Information: option 'dft.scan.connect_clock_gate_test_enables' cannot be set to false by user (DFT-3161)
****************************************
Report : app_option
           -non_default
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 14 04:57:41 2025
****************************************
Name                                                       Type           Value                User-value        User-default            System-default Scope      Status     Source
---------------------------------------------------------- -------------- -------------------- ----------------- ----------------------- -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
design.uniquify_naming_style                               string         ALU_votegui_%s_%d    ALU_votegui_%s_%d --                      %s_%d          block      normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:130
hdlin.elaborate.ff_infer_sync_set_reset                    bool           true                 true              true                    false          global     normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:87
hdlin.elaborate.preserve_sequential                        string         all                  all               all                     none           global     normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:83
hdlin.naming.template_naming_style                         string         %s                   %s                %s                      %s_%p          global     normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:89
hdlin.report.check_no_latch                                bool           true                 true              true                    false          global     normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:84
hdlin.report.sequential_pruning                            bool           true                 true              true                    false          global     normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:90
link.bit_blast_naming_style                                list_of string {%s[%d]} %s(%d) %s_%d -|- --                {{%s[%d]} %s(%d) %s_%d} %s(%d) %s_%d_  block      normal     --
place.coarse.continue_on_missing_scandef                   bool           true                 true              --                      false          block      normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:272
plan.pgroute.honor_signal_route_drc                        bool           true                 true              --                      false          block      normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:149
plan.pgroute.honor_std_cell_drc                            bool           true                 true              --                      false          block      normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:149
route.common.via_array_mode                                enum           swap                 swap              --                      all            block      normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:149
route.detail.insert_redundant_vias_layer_order_low_to_high bool           true                 true              --                      false          block      normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:149
shell.common.report_default_significant_digits             integer        3                    3                 3                       2              global     normal     /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/design_planning.tcl:24
---------------------------------------------------------- -------------- -------------------- ----------------- ----------------------- -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
