//
// Written by Synplify Premier 
// Product Version "O-2018.09-SP1"
// Program "Synplify Premier", Mapper "maprc, Build 4745R"
// Mon Apr 14 13:05:52 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 10 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 11 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 12 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 13 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 14 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 15 "\/home/nmh6120/ce387/CE392/rtl/fifo.sv "
// file 16 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/std.vhd "
// file 17 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/snps_haps_pkg.vhd "
// file 18 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/std1164.vhd "
// file 19 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/numeric.vhd "
// file 20 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/umr_capim.vhd "
// file 21 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/arith.vhd "
// file 22 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/unsigned.vhd "
// file 23 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/hyperents.vhd "
// file 24 "\/home/nmh6120/ce387/CE392/rtl/grayscale.vhd "
// file 25 "\/home/nmh6120/ce387/CE392/rtl/lanedetect_top.vhd "
// file 26 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module grayscale_540_720 (
  fifo_buf_0,
  fifo_buf_1,
  fifo_buf_2,
  fifo_buf_3,
  fifo_buf_4,
  fifo_buf_5,
  fifo_buf_6,
  fifo_buf_7,
  fifo_buf_16,
  fifo_buf_17,
  fifo_buf_18,
  fifo_buf_19,
  fifo_buf_20,
  fifo_buf_21,
  fifo_buf_22,
  fifo_buf_23,
  fifo_buf_8,
  fifo_buf_9,
  fifo_buf_10,
  fifo_buf_11,
  fifo_buf_12,
  fifo_buf_13,
  fifo_buf_14,
  fifo_buf_15,
  w_grayscale_din_0,
  w_grayscale_din_1,
  w_grayscale_din_2,
  w_grayscale_din_3,
  w_grayscale_din_4,
  w_grayscale_din_5,
  w_grayscale_din_6,
  w_grayscale_din_7,
  q_state_0,
  i_RST_c,
  w_input_empty_i,
  w_grayscale_full,
  i_RST_in_RNINP03,
  i_CLK_c
)
;
input fifo_buf_0 ;
input fifo_buf_1 ;
input fifo_buf_2 ;
input fifo_buf_3 ;
input fifo_buf_4 ;
input fifo_buf_5 ;
input fifo_buf_6 ;
input fifo_buf_7 ;
input fifo_buf_16 ;
input fifo_buf_17 ;
input fifo_buf_18 ;
input fifo_buf_19 ;
input fifo_buf_20 ;
input fifo_buf_21 ;
input fifo_buf_22 ;
input fifo_buf_23 ;
input fifo_buf_8 ;
input fifo_buf_9 ;
input fifo_buf_10 ;
input fifo_buf_11 ;
input fifo_buf_12 ;
input fifo_buf_13 ;
input fifo_buf_14 ;
input fifo_buf_15 ;
output w_grayscale_din_0 ;
output w_grayscale_din_1 ;
output w_grayscale_din_2 ;
output w_grayscale_din_3 ;
output w_grayscale_din_4 ;
output w_grayscale_din_5 ;
output w_grayscale_din_6 ;
output w_grayscale_din_7 ;
output q_state_0 ;
input i_RST_c ;
input w_input_empty_i ;
input w_grayscale_full ;
input i_RST_in_RNINP03 ;
input i_CLK_c ;
wire fifo_buf_0 ;
wire fifo_buf_1 ;
wire fifo_buf_2 ;
wire fifo_buf_3 ;
wire fifo_buf_4 ;
wire fifo_buf_5 ;
wire fifo_buf_6 ;
wire fifo_buf_7 ;
wire fifo_buf_16 ;
wire fifo_buf_17 ;
wire fifo_buf_18 ;
wire fifo_buf_19 ;
wire fifo_buf_20 ;
wire fifo_buf_21 ;
wire fifo_buf_22 ;
wire fifo_buf_23 ;
wire fifo_buf_8 ;
wire fifo_buf_9 ;
wire fifo_buf_10 ;
wire fifo_buf_11 ;
wire fifo_buf_12 ;
wire fifo_buf_13 ;
wire fifo_buf_14 ;
wire fifo_buf_15 ;
wire w_grayscale_din_0 ;
wire w_grayscale_din_1 ;
wire w_grayscale_din_2 ;
wire w_grayscale_din_3 ;
wire w_grayscale_din_4 ;
wire w_grayscale_din_5 ;
wire w_grayscale_din_6 ;
wire w_grayscale_din_7 ;
wire q_state_0 ;
wire i_RST_c ;
wire w_input_empty_i ;
wire w_grayscale_full ;
wire i_RST_in_RNINP03 ;
wire i_CLK_c ;
wire [4:4] N_9;
wire [5:5] N_11;
wire [6:6] N_13;
wire [7:7] N_15;
wire [3:3] N_7;
wire [0:0] N_1;
wire [1:1] N_3;
wire [2:2] N_5;
wire [0:0] n_state;
wire [63:0] chainout;
wire NC7 ;
wire NC10 ;
wire NC11 ;
wire GND ;
wire VCC ;
wire NC14 ;
wire NC15 ;
wire NC6 ;
wire NC8 ;
wire NC9 ;
wire NC4 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC13 ;
wire NC5 ;
wire NC12 ;
wire NC0 ;
//@16:1
  assign VCC = 1'b1;
//@16:1
  assign GND = 1'b0;
// @24:65
  cyclonev_lcell_comb q_state_RNO_0_ (
	.combout(n_state[0]),
	.dataf(w_grayscale_full),
	.datae(q_state_0),
	.datad(w_input_empty_i),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam q_state_RNO_0_.lut_mask=64'hffffff000000ff00;
defparam q_state_RNO_0_.shared_arith="off";
defparam q_state_RNO_0_.extended_lut="off";
// @24:45
  dffeas q_state_0_ (
	.q(q_state_0),
	.d(n_state[0]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam q_state_0_.is_wysiwyg="TRUE";
// @24:65
  cyclonev_mac un1_i_pixel_1_15_1_ (
	.ax({fifo_buf_7, fifo_buf_6, fifo_buf_5, fifo_buf_4, fifo_buf_3, fifo_buf_2, fifo_buf_1, fifo_buf_0}),
	.ay({VCC, GND, GND, VCC, VCC, GND, GND}),
	.bx({fifo_buf_23, fifo_buf_22, fifo_buf_21, fifo_buf_20, fifo_buf_19, fifo_buf_18, fifo_buf_17, fifo_buf_16}),
	.by({VCC, VCC, VCC, VCC, GND}),
	.clk({GND, GND, i_CLK_c}),
	.ena({VCC, VCC, VCC}),
	.aclr({GND, GND}),
	.chainout(chainout[63:0]),
	.sub(GND)
);
defparam un1_i_pixel_1_15_1_.signed_mby =  "false";
defparam un1_i_pixel_1_15_1_.signed_mbx =  "false";
defparam un1_i_pixel_1_15_1_.signed_may =  "false";
defparam un1_i_pixel_1_15_1_.signed_max =  "false";
defparam un1_i_pixel_1_15_1_.result_a_width =  16;
defparam un1_i_pixel_1_15_1_.operand_source_mby =  "input";
defparam un1_i_pixel_1_15_1_.operand_source_mbx =  "input";
defparam un1_i_pixel_1_15_1_.operand_source_may =  "input";
defparam un1_i_pixel_1_15_1_.operand_source_max =  "input";
defparam un1_i_pixel_1_15_1_.operation_mode =  "m18x18_sumof2";
defparam un1_i_pixel_1_15_1_.ay_use_scan_in =  "false";
defparam un1_i_pixel_1_15_1_.by_width =  5;
defparam un1_i_pixel_1_15_1_.ay_scan_in_width =  7;
defparam un1_i_pixel_1_15_1_.bx_width =  8;
defparam un1_i_pixel_1_15_1_.ax_width =  8;
defparam un1_i_pixel_1_15_1_.bx_clock =  "0";
defparam un1_i_pixel_1_15_1_.ax_clock =  "0";
// @24:65
  cyclonev_mac state_comb_un7_n_grayscale_pixel_15_0_ (
	.resulta({w_grayscale_din_7, w_grayscale_din_6, w_grayscale_din_5, w_grayscale_din_4, w_grayscale_din_3, w_grayscale_din_2, w_grayscale_din_1, w_grayscale_din_0, N_15[7], N_13[6], N_11[5], N_9[4], N_7[3], N_5[2], N_3[1], N_1[0]}),
	.ax({fifo_buf_15, fifo_buf_14, fifo_buf_13, fifo_buf_12, fifo_buf_11, fifo_buf_10, fifo_buf_9, fifo_buf_8}),
	.ay({VCC, GND, GND, VCC, GND, VCC, VCC, GND}),
	.clk({GND, GND, i_CLK_c}),
	.ena({VCC, VCC, VCC}),
	.aclr({i_RST_c, GND}),
	.chainin(chainout[63:0])
);
defparam state_comb_un7_n_grayscale_pixel_15_0_.signed_may =  "false";
defparam state_comb_un7_n_grayscale_pixel_15_0_.signed_max =  "false";
defparam state_comb_un7_n_grayscale_pixel_15_0_.operand_source_mby =  "input";
defparam state_comb_un7_n_grayscale_pixel_15_0_.operand_source_mbx =  "input";
defparam state_comb_un7_n_grayscale_pixel_15_0_.operand_source_may =  "input";
defparam state_comb_un7_n_grayscale_pixel_15_0_.operand_source_max =  "input";
defparam state_comb_un7_n_grayscale_pixel_15_0_.operation_mode =  "m27x27";
defparam state_comb_un7_n_grayscale_pixel_15_0_.ay_use_scan_in =  "false";
defparam state_comb_un7_n_grayscale_pixel_15_0_.ax_width =  8;
defparam state_comb_un7_n_grayscale_pixel_15_0_.ay_scan_in_width =  8;
defparam state_comb_un7_n_grayscale_pixel_15_0_.result_a_width =  16;
defparam state_comb_un7_n_grayscale_pixel_15_0_.use_chainadder =  "true";
defparam state_comb_un7_n_grayscale_pixel_15_0_.output_clock =  "0";
defparam state_comb_un7_n_grayscale_pixel_15_0_.ax_clock =  "0";
endmodule /* grayscale_540_720 */

// VQM4.1+ 
module syn_mlab_0 (
  wraddress,
  rdaddress,
  inclock,
  outclock,
  wen_0,
  outclocken,
  data,
  fifo_buf_31_0,
  fifo_buf_31,
  fifo_buf_30_0,
  fifo_buf_30,
  fifo_buf_29_0,
  fifo_buf_29,
  fifo_buf_28_0,
  fifo_buf_28,
  fifo_buf_27_0,
  fifo_buf_27,
  fifo_buf_26_0,
  fifo_buf_26,
  fifo_buf_25_0,
  fifo_buf_25,
  fifo_buf_24_0,
  fifo_buf_24
)
;
input [4:0] wraddress ;
input [4:0] rdaddress ;
input inclock ;
input outclock ;
input [1:0] wen_0 ;
input outclocken ;
input [7:0] data ;
output [0:0] fifo_buf_31_0 ;
output [0:0] fifo_buf_31 ;
output [0:0] fifo_buf_30_0 ;
output [0:0] fifo_buf_30 ;
output [0:0] fifo_buf_29_0 ;
output [0:0] fifo_buf_29 ;
output [0:0] fifo_buf_28_0 ;
output [0:0] fifo_buf_28 ;
output [0:0] fifo_buf_27_0 ;
output [0:0] fifo_buf_27 ;
output [0:0] fifo_buf_26_0 ;
output [0:0] fifo_buf_26 ;
output [0:0] fifo_buf_25_0 ;
output [0:0] fifo_buf_25 ;
output [0:0] fifo_buf_24_0 ;
output [0:0] fifo_buf_24 ;
wire inclock ;
wire outclock ;
wire outclocken ;
wire VCC ;
wire GND ;
//@15:35
  assign VCC = 1'b1;
//@15:35
  assign GND = 1'b0;
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_30_0_6_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[6]}),
	.portbdataout({fifo_buf_30_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.first_bit_number =  6;
defparam grayscale_fifo_inst_fifo_buf_30_0_6_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_30_6_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[6]}),
	.portbdataout({fifo_buf_30[0]})
);
defparam grayscale_fifo_inst_fifo_buf_30_6_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_30_6_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_30_6_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_30_6_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_30_6_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_30_6_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_30_6_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_30_6_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_30_6_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_30_6_.first_bit_number =  6;
defparam grayscale_fifo_inst_fifo_buf_30_6_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_31_0_7_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[7]}),
	.portbdataout({fifo_buf_31_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.first_bit_number =  7;
defparam grayscale_fifo_inst_fifo_buf_31_0_7_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_31_7_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[7]}),
	.portbdataout({fifo_buf_31[0]})
);
defparam grayscale_fifo_inst_fifo_buf_31_7_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_31_7_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_31_7_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_31_7_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_31_7_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_31_7_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_31_7_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_31_7_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_31_7_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_31_7_.first_bit_number =  7;
defparam grayscale_fifo_inst_fifo_buf_31_7_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_28_0_4_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[4]}),
	.portbdataout({fifo_buf_28_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.first_bit_number =  4;
defparam grayscale_fifo_inst_fifo_buf_28_0_4_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_28_4_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[4]}),
	.portbdataout({fifo_buf_28[0]})
);
defparam grayscale_fifo_inst_fifo_buf_28_4_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_28_4_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_28_4_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_28_4_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_28_4_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_28_4_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_28_4_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_28_4_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_28_4_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_28_4_.first_bit_number =  4;
defparam grayscale_fifo_inst_fifo_buf_28_4_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_29_0_5_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[5]}),
	.portbdataout({fifo_buf_29_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.first_bit_number =  5;
defparam grayscale_fifo_inst_fifo_buf_29_0_5_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_29_5_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[5]}),
	.portbdataout({fifo_buf_29[0]})
);
defparam grayscale_fifo_inst_fifo_buf_29_5_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_29_5_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_29_5_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_29_5_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_29_5_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_29_5_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_29_5_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_29_5_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_29_5_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_29_5_.first_bit_number =  5;
defparam grayscale_fifo_inst_fifo_buf_29_5_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_26_0_2_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[2]}),
	.portbdataout({fifo_buf_26_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.first_bit_number =  2;
defparam grayscale_fifo_inst_fifo_buf_26_0_2_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_26_2_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[2]}),
	.portbdataout({fifo_buf_26[0]})
);
defparam grayscale_fifo_inst_fifo_buf_26_2_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_26_2_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_26_2_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_26_2_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_26_2_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_26_2_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_26_2_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_26_2_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_26_2_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_26_2_.first_bit_number =  2;
defparam grayscale_fifo_inst_fifo_buf_26_2_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_27_0_3_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[3]}),
	.portbdataout({fifo_buf_27_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.first_bit_number =  3;
defparam grayscale_fifo_inst_fifo_buf_27_0_3_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_27_3_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[3]}),
	.portbdataout({fifo_buf_27[0]})
);
defparam grayscale_fifo_inst_fifo_buf_27_3_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_27_3_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_27_3_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_27_3_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_27_3_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_27_3_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_27_3_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_27_3_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_27_3_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_27_3_.first_bit_number =  3;
defparam grayscale_fifo_inst_fifo_buf_27_3_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_24_0_0_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[0]}),
	.portbdataout({fifo_buf_24_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.first_bit_number =  0;
defparam grayscale_fifo_inst_fifo_buf_24_0_0_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_24_0_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[0]}),
	.portbdataout({fifo_buf_24[0]})
);
defparam grayscale_fifo_inst_fifo_buf_24_0_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_24_0_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_24_0_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_24_0_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_24_0_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_24_0_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_24_0_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_24_0_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_24_0_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_24_0_.first_bit_number =  0;
defparam grayscale_fifo_inst_fifo_buf_24_0_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_25_0_1_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[1]),
	.ena1(VCC),
	.portadatain({data[1]}),
	.portbdataout({fifo_buf_25_0[0]})
);
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.last_address =  63;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.first_address =  32;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.first_bit_number =  1;
defparam grayscale_fifo_inst_fifo_buf_25_0_1_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell grayscale_fifo_inst_fifo_buf_25_1_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.clk1(outclock),
	.ena0(wen_0[0]),
	.ena1(VCC),
	.portadatain({data[1]}),
	.portbdataout({fifo_buf_25[0]})
);
defparam grayscale_fifo_inst_fifo_buf_25_1_.port_b_data_out_clock =  "clock1";
defparam grayscale_fifo_inst_fifo_buf_25_1_.mixed_port_feed_through_mode =  "dont_care";
defparam grayscale_fifo_inst_fifo_buf_25_1_.logical_ram_width =  8;
defparam grayscale_fifo_inst_fifo_buf_25_1_.logical_ram_depth =  64;
defparam grayscale_fifo_inst_fifo_buf_25_1_.logical_ram_name =  "altdpram_instance_1";
defparam grayscale_fifo_inst_fifo_buf_25_1_.address_width =  5;
defparam grayscale_fifo_inst_fifo_buf_25_1_.data_width =  1;
defparam grayscale_fifo_inst_fifo_buf_25_1_.last_address =  31;
defparam grayscale_fifo_inst_fifo_buf_25_1_.first_address =  0;
defparam grayscale_fifo_inst_fifo_buf_25_1_.first_bit_number =  1;
defparam grayscale_fifo_inst_fifo_buf_25_1_.lpm_type =  "cyclonev_mlab_cell";
endmodule /* syn_mlab_0 */

// VQM4.1+ 
module fifo_0 (
  w_grayscale_din_0,
  w_grayscale_din_1,
  w_grayscale_din_2,
  w_grayscale_din_3,
  w_grayscale_din_4,
  w_grayscale_din_5,
  w_grayscale_din_6,
  w_grayscale_din_7,
  o_PIXEL_c_7,
  o_PIXEL_c_6,
  o_PIXEL_c_5,
  o_PIXEL_c_4,
  o_PIXEL_c_3,
  o_PIXEL_c_2,
  o_PIXEL_c_1,
  o_PIXEL_c_0,
  q_state_0,
  w_grayscale_full,
  i_RD_EN_c,
  empty_RNIODPA_1z,
  i_RST_in_RNINP03,
  i_CLK_c
)
;
input w_grayscale_din_0 ;
input w_grayscale_din_1 ;
input w_grayscale_din_2 ;
input w_grayscale_din_3 ;
input w_grayscale_din_4 ;
input w_grayscale_din_5 ;
input w_grayscale_din_6 ;
input w_grayscale_din_7 ;
output o_PIXEL_c_7 ;
output o_PIXEL_c_6 ;
output o_PIXEL_c_5 ;
output o_PIXEL_c_4 ;
output o_PIXEL_c_3 ;
output o_PIXEL_c_2 ;
output o_PIXEL_c_1 ;
output o_PIXEL_c_0 ;
input q_state_0 ;
output w_grayscale_full ;
input i_RD_EN_c ;
output empty_RNIODPA_1z ;
input i_RST_in_RNINP03 ;
input i_CLK_c ;
wire w_grayscale_din_0 ;
wire w_grayscale_din_1 ;
wire w_grayscale_din_2 ;
wire w_grayscale_din_3 ;
wire w_grayscale_din_4 ;
wire w_grayscale_din_5 ;
wire w_grayscale_din_6 ;
wire w_grayscale_din_7 ;
wire o_PIXEL_c_7 ;
wire o_PIXEL_c_6 ;
wire o_PIXEL_c_5 ;
wire o_PIXEL_c_4 ;
wire o_PIXEL_c_3 ;
wire o_PIXEL_c_2 ;
wire o_PIXEL_c_1 ;
wire o_PIXEL_c_0 ;
wire q_state_0 ;
wire w_grayscale_full ;
wire i_RD_EN_c ;
wire empty_RNIODPA_1z ;
wire i_RST_in_RNINP03 ;
wire i_CLK_c ;
wire [0:0] OUT_reg;
wire [0:0] fifo_buf_27_0;
wire [0:0] fifo_buf_25;
wire [0:0] fifo_buf_31;
wire [0:0] fifo_buf_30;
wire [0:0] fifo_buf_30_0;
wire [0:0] fifo_buf_29_0;
wire [0:0] fifo_buf_28;
wire [0:0] fifo_buf_28_0;
wire [0:0] fifo_buf_27;
wire [0:0] fifo_buf_26;
wire [0:0] fifo_buf_26_0;
wire [0:0] fifo_buf_25_0;
wire [0:0] fifo_buf_24_0;
wire [0:0] fifo_buf_29;
wire [0:0] fifo_buf_31_0;
wire [0:0] fifo_buf_24;
wire [6:0] un8_wr_addr_td;
wire [6:0] un10_rd_addr_t_1_SUM_combout_0;
wire [5:5] un10_rd_addr_t_1_SUM_combout;
wire [6:0] wr_addr;
wire [6:0] rd_addr;
wire [1:0] wen_0;
wire VCC ;
wire N_296 ;
wire N_293 ;
wire empty_i ;
wire N_9 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_297 ;
wire N_3 ;
wire N_295 ;
wire N_294 ;
wire N_292 ;
wire N_290 ;
wire N_8 ;
wire N_2 ;
wire N_4 ;
wire GND ;
wire N_291 ;
wire un8_wr_addr_t_1_SUM_0_3__g1 ;
wire un8_wr_addr_t_1_SUM_0_2__g1 ;
wire full_0 ;
wire full_4_1 ;
wire empty_t_NE_0 ;
wire un10_rd_addr_t_1_CO2 ;
wire full_4_0 ;
wire un1_empty_NE_i ;
wire un1_empty_NE_i_0_g0_0 ;
wire un1_empty_NE_i_0_g0_3 ;
wire un1_empty_NE_i_0_g0_2 ;
wire empty_t_i ;
//@16:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_25_mux_0_ (
	.combout(o_PIXEL_c_1),
	.dataf(fifo_buf_25[0]),
	.datae(fifo_buf_25_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_25_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_25_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_25_mux_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_24_mux_0_ (
	.combout(o_PIXEL_c_0),
	.dataf(fifo_buf_24[0]),
	.datae(fifo_buf_24_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_24_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_24_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_24_mux_0_.extended_lut="off";
// @15:35
  syn_mlab_0 fifo_buf_mlab (
	.wraddress(wr_addr[4:0]),
	.rdaddress(un10_rd_addr_t_1_SUM_combout_0[4:0]),
	.inclock(i_CLK_c),
	.outclock(i_CLK_c),
	.wen_0(wen_0[1:0]),
	.outclocken(VCC),
	.data({w_grayscale_din_7, w_grayscale_din_6, w_grayscale_din_5, w_grayscale_din_4, w_grayscale_din_3, w_grayscale_din_2, w_grayscale_din_1, w_grayscale_din_0}),
	.fifo_buf_31_0(fifo_buf_31_0[0]),
	.fifo_buf_31(fifo_buf_31[0]),
	.fifo_buf_30_0(fifo_buf_30_0[0]),
	.fifo_buf_30(fifo_buf_30[0]),
	.fifo_buf_29_0(fifo_buf_29_0[0]),
	.fifo_buf_29(fifo_buf_29[0]),
	.fifo_buf_28_0(fifo_buf_28_0[0]),
	.fifo_buf_28(fifo_buf_28[0]),
	.fifo_buf_27_0(fifo_buf_27_0[0]),
	.fifo_buf_27(fifo_buf_27[0]),
	.fifo_buf_26_0(fifo_buf_26_0[0]),
	.fifo_buf_26(fifo_buf_26[0]),
	.fifo_buf_25_0(fifo_buf_25_0[0]),
	.fifo_buf_25(fifo_buf_25[0]),
	.fifo_buf_24_0(fifo_buf_24_0[0]),
	.fifo_buf_24(fifo_buf_24[0])
);
  assign  empty_RNIODPA_1z = ~ empty_i;
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_31_mux_0_ (
	.combout(o_PIXEL_c_7),
	.dataf(fifo_buf_31[0]),
	.datae(fifo_buf_31_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_31_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_31_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_31_mux_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_30_mux_0_ (
	.combout(o_PIXEL_c_6),
	.dataf(fifo_buf_30[0]),
	.datae(fifo_buf_30_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_30_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_30_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_30_mux_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_29_mux_0_ (
	.combout(o_PIXEL_c_5),
	.dataf(fifo_buf_29[0]),
	.datae(fifo_buf_29_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_29_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_29_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_29_mux_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_28_mux_0_ (
	.combout(o_PIXEL_c_4),
	.dataf(fifo_buf_28[0]),
	.datae(fifo_buf_28_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_28_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_28_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_28_mux_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_27_mux_0_ (
	.combout(o_PIXEL_c_3),
	.dataf(fifo_buf_27[0]),
	.datae(fifo_buf_27_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_27_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_27_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_27_mux_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_grayscale_fifo_inst_fifo_buf_26_mux_0_ (
	.combout(o_PIXEL_c_2),
	.dataf(fifo_buf_26[0]),
	.datae(fifo_buf_26_0[0]),
	.datad(OUT_reg[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_26_mux_0_.lut_mask=64'hffff00ffff000000;
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_26_mux_0_.shared_arith="off";
defparam fifo_buf_grayscale_fifo_inst_fifo_buf_26_mux_0_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_td[1]),
	.dataf(w_grayscale_full),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(q_state_0),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=64'hff00ff000ff0ff00;
defparam wr_addr_RNO_1_.shared_arith="off";
defparam wr_addr_RNO_1_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_td[0]),
	.dataf(w_grayscale_full),
	.datae(wr_addr[0]),
	.datad(q_state_0),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=64'hffff000000ffff00;
defparam wr_addr_RNO_0_.shared_arith="off";
defparam wr_addr_RNO_0_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_td[3]),
	.dataf(un8_wr_addr_t_1_SUM_0_3__g1),
	.datae(wr_addr[3]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=64'h0000ffffffff0000;
defparam wr_addr_RNO_3_.shared_arith="off";
defparam wr_addr_RNO_3_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNIQ4L41_1_ (
	.combout(un8_wr_addr_t_1_SUM_0_3__g1),
	.dataf(w_grayscale_full),
	.datae(wr_addr[2]),
	.datad(wr_addr[0]),
	.datac(wr_addr[1]),
	.datab(q_state_0),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNIQ4L41_1_.lut_mask=64'h00000000c0000000;
defparam wr_addr_RNIQ4L41_1_.shared_arith="off";
defparam wr_addr_RNIQ4L41_1_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_td[5]),
	.dataf(un8_wr_addr_t_1_SUM_0_3__g1),
	.datae(wr_addr[4]),
	.datad(wr_addr[3]),
	.datac(wr_addr[5]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_5_.lut_mask=64'h0ff0f0f0f0f0f0f0;
defparam wr_addr_RNO_5_.shared_arith="off";
defparam wr_addr_RNO_5_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_td[4]),
	.dataf(un8_wr_addr_t_1_SUM_0_2__g1),
	.datae(wr_addr[4]),
	.datad(wr_addr[3]),
	.datac(wr_addr[2]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_4_.lut_mask=64'h0ffff000ffff0000;
defparam wr_addr_RNO_4_.shared_arith="off";
defparam wr_addr_RNO_4_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_td[2]),
	.dataf(un8_wr_addr_t_1_SUM_0_2__g1),
	.datae(wr_addr[2]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=64'h0000ffffffff0000;
defparam wr_addr_RNO_2_.shared_arith="off";
defparam wr_addr_RNO_2_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNI4C311_1_ (
	.combout(un8_wr_addr_t_1_SUM_0_2__g1),
	.dataf(w_grayscale_full),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(q_state_0),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNI4C311_1_.lut_mask=64'h00000000f0000000;
defparam wr_addr_RNI4C311_1_.shared_arith="off";
defparam wr_addr_RNI4C311_1_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_6_ (
	.combout(un8_wr_addr_td[6]),
	.dataf(wr_addr[4]),
	.datae(wr_addr[5]),
	.datad(wr_addr[6]),
	.datac(un8_wr_addr_t_1_SUM_0_2__g1),
	.datab(wr_addr[3]),
	.dataa(wr_addr[2]),
	.datag(VCC)
);
defparam wr_addr_RNO_6_.lut_mask=64'h7f80ff00ff00ff00;
defparam wr_addr_RNO_6_.shared_arith="off";
defparam wr_addr_RNO_6_.extended_lut="off";
// @15:35
  dffeas fifo_buf_OUT_0_ (
	.q(OUT_reg[0]),
	.d(un10_rd_addr_t_1_SUM_combout[5]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_OUT_0_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_6_ (
	.combout(un10_rd_addr_t_1_SUM_combout_0[6]),
	.dataf(un10_rd_addr_t_1_CO2),
	.datae(rd_addr[4]),
	.datad(rd_addr[3]),
	.datac(rd_addr[5]),
	.datab(rd_addr[6]),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_6_.lut_mask=64'h3ccccccccccccccc;
defparam un10_rd_addr_t_1_SUM_6_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_6_.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_5_ (
	.combout(un10_rd_addr_t_1_SUM_combout[5]),
	.dataf(un10_rd_addr_t_1_CO2),
	.datae(rd_addr[4]),
	.datad(rd_addr[3]),
	.datac(rd_addr[5]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_5_.lut_mask=64'h0ff0f0f0f0f0f0f0;
defparam un10_rd_addr_t_1_SUM_5_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_5_.extended_lut="off";
// @15:74
  cyclonev_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataf(wr_addr[5]),
	.datae(rd_addr[5]),
	.datad(wr_addr[6]),
	.datac(rd_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_0_cZ.lut_mask=64'h0ff0000000000ff0;
defparam full_0_cZ.shared_arith="off";
defparam full_0_cZ.extended_lut="off";
// @15:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_td[4]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_1_SUM_combout_0[4]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @15:35
  cyclonev_lcell_comb fifo_buf_wen_0_1_ (
	.combout(wen_0[1]),
	.dataf(w_grayscale_full),
	.datae(q_state_0),
	.datad(wr_addr[5]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_wen_0_1_.lut_mask=64'h00000000ff000000;
defparam fifo_buf_wen_0_1_.shared_arith="off";
defparam fifo_buf_wen_0_1_.extended_lut="off";
// @15:74
  cyclonev_lcell_comb full (
	.combout(w_grayscale_full),
	.dataf(full_4_1),
	.datae(full_4_0),
	.datad(full_0),
	.datac(wr_addr[4]),
	.datab(rd_addr[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam full.lut_mask=64'hc300000000000000;
defparam full.shared_arith="off";
defparam full.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_wen_0_0_ (
	.combout(wen_0[0]),
	.dataf(w_grayscale_full),
	.datae(q_state_0),
	.datad(wr_addr[5]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_wen_0_0_.lut_mask=64'h0000000000ff0000;
defparam fifo_buf_wen_0_0_.shared_arith="off";
defparam fifo_buf_wen_0_0_.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_2_ (
	.combout(un10_rd_addr_t_1_SUM_combout_0[2]),
	.dataf(empty_t_i),
	.datae(rd_addr[0]),
	.datad(rd_addr[1]),
	.datac(rd_addr[2]),
	.datab(i_RD_EN_c),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_2_.lut_mask=64'h3cf0f0f0f0f0f0f0;
defparam un10_rd_addr_t_1_SUM_2_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_2_.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_4_ (
	.combout(un10_rd_addr_t_1_SUM_combout_0[4]),
	.dataf(un10_rd_addr_t_1_CO2),
	.datae(rd_addr[4]),
	.datad(rd_addr[3]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_4_.lut_mask=64'h00ffff00ffff0000;
defparam un10_rd_addr_t_1_SUM_4_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_4_.extended_lut="off";
// @15:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_1_SUM_combout_0[1]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @15:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_td[0]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @15:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_td[5]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_1_SUM_combout_0[0]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_1_SUM_combout[5]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_1_SUM_combout_0[2]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_6_ (
	.q(rd_addr[6]),
	.d(un10_rd_addr_t_1_SUM_combout_0[6]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_6_.is_wysiwyg="TRUE";
// @15:74
  cyclonev_lcell_comb full_4_1_cZ (
	.combout(full_4_1),
	.dataf(wr_addr[0]),
	.datae(wr_addr[1]),
	.datad(rd_addr[0]),
	.datac(rd_addr[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_4_1_cZ.lut_mask=64'hf0000f0000f0000f;
defparam full_4_1_cZ.shared_arith="off";
defparam full_4_1_cZ.extended_lut="off";
// @15:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_td[1]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_1_ (
	.combout(un10_rd_addr_t_1_SUM_combout_0[1]),
	.dataf(empty_t_i),
	.datae(rd_addr[0]),
	.datad(rd_addr[1]),
	.datac(i_RD_EN_c),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_1_.lut_mask=64'h0ff0ff00ff00ff00;
defparam un10_rd_addr_t_1_SUM_1_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_1_.extended_lut="off";
// @15:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_td[2]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @15:73
  cyclonev_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataf(wr_addr[5]),
	.datae(rd_addr[5]),
	.datad(wr_addr[6]),
	.datac(rd_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_t_NE_0_cZ.lut_mask=64'h0ff0ffffffff0ff0;
defparam empty_t_NE_0_cZ.shared_arith="off";
defparam empty_t_NE_0_cZ.extended_lut="off";
// @15:42
  dffeas wr_addr_6_ (
	.q(wr_addr[6]),
	.d(un8_wr_addr_td[6]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_6_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_1_SUM_combout_0[3]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_3_ (
	.combout(un10_rd_addr_t_1_SUM_combout_0[3]),
	.dataf(un10_rd_addr_t_1_CO2),
	.datae(rd_addr[3]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_3_.lut_mask=64'h0000ffffffff0000;
defparam un10_rd_addr_t_1_SUM_3_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_3_.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_CO2_cZ (
	.combout(un10_rd_addr_t_1_CO2),
	.dataf(empty_t_i),
	.datae(rd_addr[0]),
	.datad(rd_addr[1]),
	.datac(rd_addr[2]),
	.datab(i_RD_EN_c),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_CO2_cZ.lut_mask=64'hc000000000000000;
defparam un10_rd_addr_t_1_CO2_cZ.shared_arith="off";
defparam un10_rd_addr_t_1_CO2_cZ.extended_lut="off";
// @15:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_td[3]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @24:65
  cyclonev_lcell_comb empty_RNO_2 (
	.combout(un1_empty_NE_i_0_g0_0),
	.dataf(un10_rd_addr_t_1_SUM_combout_0[1]),
	.datae(un10_rd_addr_t_1_SUM_combout_0[0]),
	.datad(wr_addr[0]),
	.datac(wr_addr[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_2.lut_mask=64'hf00000f00f00000f;
defparam empty_RNO_2.shared_arith="off";
defparam empty_RNO_2.extended_lut="off";
// @24:65
  cyclonev_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i),
	.dataf(un1_empty_NE_i_0_g0_3),
	.datae(un10_rd_addr_t_1_SUM_combout_0[6]),
	.datad(un10_rd_addr_t_1_SUM_combout[5]),
	.datac(wr_addr[5]),
	.datab(wr_addr[6]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO.lut_mask=64'h3ff3cffcffffffff;
defparam empty_RNO.shared_arith="off";
defparam empty_RNO.extended_lut="off";
// @24:65
  cyclonev_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataf(un1_empty_NE_i_0_g0_2),
	.datae(un10_rd_addr_t_1_SUM_combout_0[4]),
	.datad(wr_addr[4]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_0.lut_mask=64'hff0000ff00000000;
defparam empty_RNO_0.shared_arith="off";
defparam empty_RNO_0.extended_lut="off";
// @24:65
  cyclonev_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataf(un10_rd_addr_t_1_SUM_combout_0[3]),
	.datae(un1_empty_NE_i_0_g0_0),
	.datad(un10_rd_addr_t_1_SUM_combout_0[2]),
	.datac(wr_addr[3]),
	.datab(wr_addr[2]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_1.lut_mask=64'hc03000000c030000;
defparam empty_RNO_1.shared_arith="off";
defparam empty_RNO_1.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_0_ (
	.combout(un10_rd_addr_t_1_SUM_combout_0[0]),
	.dataf(empty_t_i),
	.datae(rd_addr[0]),
	.datad(i_RD_EN_c),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_0_.lut_mask=64'h00ffff00ffff0000;
defparam un10_rd_addr_t_1_SUM_0_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_0_.extended_lut="off";
// @15:73
  cyclonev_lcell_comb empty_t_NE (
	.combout(empty_t_i),
	.dataf(full_4_1),
	.datae(full_4_0),
	.datad(empty_t_NE_0),
	.datac(wr_addr[4]),
	.datab(rd_addr[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_t_NE.lut_mask=64'hff3cffffffffffff;
defparam empty_t_NE.shared_arith="off";
defparam empty_t_NE.extended_lut="off";
// @15:63
  dffeas empty (
	.q(empty_i),
	.d(un1_empty_NE_i),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @15:74
  cyclonev_lcell_comb full_4_0_cZ (
	.combout(full_4_0),
	.dataf(wr_addr[2]),
	.datae(wr_addr[3]),
	.datad(rd_addr[3]),
	.datac(rd_addr[2]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_4_0_cZ.lut_mask=64'hf00000f00f00000f;
defparam full_4_0_cZ.shared_arith="off";
defparam full_4_0_cZ.extended_lut="off";
endmodule /* fifo_0 */

// VQM4.1+ 
module syn_mlab (
  wraddress,
  rdaddress,
  inclock,
  wen_0,
  data,
  fifo_buf_23_0,
  fifo_buf_23,
  fifo_buf_22_0,
  fifo_buf_22,
  fifo_buf_21_0,
  fifo_buf_21,
  fifo_buf_20_0,
  fifo_buf_20,
  fifo_buf_19_0,
  fifo_buf_19,
  fifo_buf_18_0,
  fifo_buf_18,
  fifo_buf_17_0,
  fifo_buf_17,
  fifo_buf_16_0,
  fifo_buf_16,
  fifo_buf_15_0,
  fifo_buf_15,
  fifo_buf_14_0,
  fifo_buf_14,
  fifo_buf_13_0,
  fifo_buf_13,
  fifo_buf_12_0,
  fifo_buf_12,
  fifo_buf_11_0,
  fifo_buf_11,
  fifo_buf_10_0,
  fifo_buf_10,
  fifo_buf_9_0,
  fifo_buf_9,
  fifo_buf_8_0,
  fifo_buf_8,
  fifo_buf_7_0,
  fifo_buf_7,
  fifo_buf_6_0,
  fifo_buf_6,
  fifo_buf_5_0,
  fifo_buf_5,
  fifo_buf_4_0,
  fifo_buf_4,
  fifo_buf_3_0,
  fifo_buf_3,
  fifo_buf_2_0,
  fifo_buf_2,
  fifo_buf_1_0,
  fifo_buf_1,
  fifo_buf_0_0,
  fifo_buf_0
)
;
input [4:0] wraddress ;
input [4:0] rdaddress ;
input inclock ;
input [1:0] wen_0 ;
input [23:0] data ;
output [0:0] fifo_buf_23_0 ;
output [0:0] fifo_buf_23 ;
output [0:0] fifo_buf_22_0 ;
output [0:0] fifo_buf_22 ;
output [0:0] fifo_buf_21_0 ;
output [0:0] fifo_buf_21 ;
output [0:0] fifo_buf_20_0 ;
output [0:0] fifo_buf_20 ;
output [0:0] fifo_buf_19_0 ;
output [0:0] fifo_buf_19 ;
output [0:0] fifo_buf_18_0 ;
output [0:0] fifo_buf_18 ;
output [0:0] fifo_buf_17_0 ;
output [0:0] fifo_buf_17 ;
output [0:0] fifo_buf_16_0 ;
output [0:0] fifo_buf_16 ;
output [0:0] fifo_buf_15_0 ;
output [0:0] fifo_buf_15 ;
output [0:0] fifo_buf_14_0 ;
output [0:0] fifo_buf_14 ;
output [0:0] fifo_buf_13_0 ;
output [0:0] fifo_buf_13 ;
output [0:0] fifo_buf_12_0 ;
output [0:0] fifo_buf_12 ;
output [0:0] fifo_buf_11_0 ;
output [0:0] fifo_buf_11 ;
output [0:0] fifo_buf_10_0 ;
output [0:0] fifo_buf_10 ;
output [0:0] fifo_buf_9_0 ;
output [0:0] fifo_buf_9 ;
output [0:0] fifo_buf_8_0 ;
output [0:0] fifo_buf_8 ;
output [0:0] fifo_buf_7_0 ;
output [0:0] fifo_buf_7 ;
output [0:0] fifo_buf_6_0 ;
output [0:0] fifo_buf_6 ;
output [0:0] fifo_buf_5_0 ;
output [0:0] fifo_buf_5 ;
output [0:0] fifo_buf_4_0 ;
output [0:0] fifo_buf_4 ;
output [0:0] fifo_buf_3_0 ;
output [0:0] fifo_buf_3 ;
output [0:0] fifo_buf_2_0 ;
output [0:0] fifo_buf_2 ;
output [0:0] fifo_buf_1_0 ;
output [0:0] fifo_buf_1 ;
output [0:0] fifo_buf_0_0 ;
output [0:0] fifo_buf_0 ;
wire inclock ;
wire VCC ;
wire GND ;
//@15:35
  assign VCC = 1'b1;
//@15:35
  assign GND = 1'b0;
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_23_0_23_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[23]}),
	.portbdataout({fifo_buf_23_0[0]})
);
defparam input_fifo_inst_fifo_buf_23_0_23_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_23_0_23_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_23_0_23_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_23_0_23_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_23_0_23_.address_width =  5;
defparam input_fifo_inst_fifo_buf_23_0_23_.data_width =  1;
defparam input_fifo_inst_fifo_buf_23_0_23_.last_address =  63;
defparam input_fifo_inst_fifo_buf_23_0_23_.first_address =  32;
defparam input_fifo_inst_fifo_buf_23_0_23_.first_bit_number =  23;
defparam input_fifo_inst_fifo_buf_23_0_23_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_15_0_15_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[15]}),
	.portbdataout({fifo_buf_15_0[0]})
);
defparam input_fifo_inst_fifo_buf_15_0_15_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_15_0_15_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_15_0_15_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_15_0_15_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_15_0_15_.address_width =  5;
defparam input_fifo_inst_fifo_buf_15_0_15_.data_width =  1;
defparam input_fifo_inst_fifo_buf_15_0_15_.last_address =  63;
defparam input_fifo_inst_fifo_buf_15_0_15_.first_address =  32;
defparam input_fifo_inst_fifo_buf_15_0_15_.first_bit_number =  15;
defparam input_fifo_inst_fifo_buf_15_0_15_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_21_0_21_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[21]}),
	.portbdataout({fifo_buf_21_0[0]})
);
defparam input_fifo_inst_fifo_buf_21_0_21_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_21_0_21_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_21_0_21_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_21_0_21_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_21_0_21_.address_width =  5;
defparam input_fifo_inst_fifo_buf_21_0_21_.data_width =  1;
defparam input_fifo_inst_fifo_buf_21_0_21_.last_address =  63;
defparam input_fifo_inst_fifo_buf_21_0_21_.first_address =  32;
defparam input_fifo_inst_fifo_buf_21_0_21_.first_bit_number =  21;
defparam input_fifo_inst_fifo_buf_21_0_21_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_16_0_16_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[16]}),
	.portbdataout({fifo_buf_16_0[0]})
);
defparam input_fifo_inst_fifo_buf_16_0_16_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_16_0_16_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_16_0_16_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_16_0_16_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_16_0_16_.address_width =  5;
defparam input_fifo_inst_fifo_buf_16_0_16_.data_width =  1;
defparam input_fifo_inst_fifo_buf_16_0_16_.last_address =  63;
defparam input_fifo_inst_fifo_buf_16_0_16_.first_address =  32;
defparam input_fifo_inst_fifo_buf_16_0_16_.first_bit_number =  16;
defparam input_fifo_inst_fifo_buf_16_0_16_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_22_0_22_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[22]}),
	.portbdataout({fifo_buf_22_0[0]})
);
defparam input_fifo_inst_fifo_buf_22_0_22_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_22_0_22_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_22_0_22_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_22_0_22_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_22_0_22_.address_width =  5;
defparam input_fifo_inst_fifo_buf_22_0_22_.data_width =  1;
defparam input_fifo_inst_fifo_buf_22_0_22_.last_address =  63;
defparam input_fifo_inst_fifo_buf_22_0_22_.first_address =  32;
defparam input_fifo_inst_fifo_buf_22_0_22_.first_bit_number =  22;
defparam input_fifo_inst_fifo_buf_22_0_22_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_13_0_13_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[13]}),
	.portbdataout({fifo_buf_13_0[0]})
);
defparam input_fifo_inst_fifo_buf_13_0_13_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_13_0_13_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_13_0_13_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_13_0_13_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_13_0_13_.address_width =  5;
defparam input_fifo_inst_fifo_buf_13_0_13_.data_width =  1;
defparam input_fifo_inst_fifo_buf_13_0_13_.last_address =  63;
defparam input_fifo_inst_fifo_buf_13_0_13_.first_address =  32;
defparam input_fifo_inst_fifo_buf_13_0_13_.first_bit_number =  13;
defparam input_fifo_inst_fifo_buf_13_0_13_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_19_0_19_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[19]}),
	.portbdataout({fifo_buf_19_0[0]})
);
defparam input_fifo_inst_fifo_buf_19_0_19_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_19_0_19_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_19_0_19_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_19_0_19_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_19_0_19_.address_width =  5;
defparam input_fifo_inst_fifo_buf_19_0_19_.data_width =  1;
defparam input_fifo_inst_fifo_buf_19_0_19_.last_address =  63;
defparam input_fifo_inst_fifo_buf_19_0_19_.first_address =  32;
defparam input_fifo_inst_fifo_buf_19_0_19_.first_bit_number =  19;
defparam input_fifo_inst_fifo_buf_19_0_19_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_14_0_14_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[14]}),
	.portbdataout({fifo_buf_14_0[0]})
);
defparam input_fifo_inst_fifo_buf_14_0_14_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_14_0_14_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_14_0_14_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_14_0_14_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_14_0_14_.address_width =  5;
defparam input_fifo_inst_fifo_buf_14_0_14_.data_width =  1;
defparam input_fifo_inst_fifo_buf_14_0_14_.last_address =  63;
defparam input_fifo_inst_fifo_buf_14_0_14_.first_address =  32;
defparam input_fifo_inst_fifo_buf_14_0_14_.first_bit_number =  14;
defparam input_fifo_inst_fifo_buf_14_0_14_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_20_0_20_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[20]}),
	.portbdataout({fifo_buf_20_0[0]})
);
defparam input_fifo_inst_fifo_buf_20_0_20_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_20_0_20_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_20_0_20_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_20_0_20_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_20_0_20_.address_width =  5;
defparam input_fifo_inst_fifo_buf_20_0_20_.data_width =  1;
defparam input_fifo_inst_fifo_buf_20_0_20_.last_address =  63;
defparam input_fifo_inst_fifo_buf_20_0_20_.first_address =  32;
defparam input_fifo_inst_fifo_buf_20_0_20_.first_bit_number =  20;
defparam input_fifo_inst_fifo_buf_20_0_20_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_11_0_11_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[11]}),
	.portbdataout({fifo_buf_11_0[0]})
);
defparam input_fifo_inst_fifo_buf_11_0_11_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_11_0_11_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_11_0_11_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_11_0_11_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_11_0_11_.address_width =  5;
defparam input_fifo_inst_fifo_buf_11_0_11_.data_width =  1;
defparam input_fifo_inst_fifo_buf_11_0_11_.last_address =  63;
defparam input_fifo_inst_fifo_buf_11_0_11_.first_address =  32;
defparam input_fifo_inst_fifo_buf_11_0_11_.first_bit_number =  11;
defparam input_fifo_inst_fifo_buf_11_0_11_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_17_0_17_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[17]}),
	.portbdataout({fifo_buf_17_0[0]})
);
defparam input_fifo_inst_fifo_buf_17_0_17_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_17_0_17_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_17_0_17_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_17_0_17_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_17_0_17_.address_width =  5;
defparam input_fifo_inst_fifo_buf_17_0_17_.data_width =  1;
defparam input_fifo_inst_fifo_buf_17_0_17_.last_address =  63;
defparam input_fifo_inst_fifo_buf_17_0_17_.first_address =  32;
defparam input_fifo_inst_fifo_buf_17_0_17_.first_bit_number =  17;
defparam input_fifo_inst_fifo_buf_17_0_17_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_10_0_10_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[10]}),
	.portbdataout({fifo_buf_10_0[0]})
);
defparam input_fifo_inst_fifo_buf_10_0_10_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_10_0_10_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_10_0_10_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_10_0_10_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_10_0_10_.address_width =  5;
defparam input_fifo_inst_fifo_buf_10_0_10_.data_width =  1;
defparam input_fifo_inst_fifo_buf_10_0_10_.last_address =  63;
defparam input_fifo_inst_fifo_buf_10_0_10_.first_address =  32;
defparam input_fifo_inst_fifo_buf_10_0_10_.first_bit_number =  10;
defparam input_fifo_inst_fifo_buf_10_0_10_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_3_0_3_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[3]}),
	.portbdataout({fifo_buf_3_0[0]})
);
defparam input_fifo_inst_fifo_buf_3_0_3_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_3_0_3_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_3_0_3_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_3_0_3_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_3_0_3_.address_width =  5;
defparam input_fifo_inst_fifo_buf_3_0_3_.data_width =  1;
defparam input_fifo_inst_fifo_buf_3_0_3_.last_address =  63;
defparam input_fifo_inst_fifo_buf_3_0_3_.first_address =  32;
defparam input_fifo_inst_fifo_buf_3_0_3_.first_bit_number =  3;
defparam input_fifo_inst_fifo_buf_3_0_3_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_9_0_9_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[9]}),
	.portbdataout({fifo_buf_9_0[0]})
);
defparam input_fifo_inst_fifo_buf_9_0_9_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_9_0_9_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_9_0_9_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_9_0_9_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_9_0_9_.address_width =  5;
defparam input_fifo_inst_fifo_buf_9_0_9_.data_width =  1;
defparam input_fifo_inst_fifo_buf_9_0_9_.last_address =  63;
defparam input_fifo_inst_fifo_buf_9_0_9_.first_address =  32;
defparam input_fifo_inst_fifo_buf_9_0_9_.first_bit_number =  9;
defparam input_fifo_inst_fifo_buf_9_0_9_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_2_0_2_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[2]}),
	.portbdataout({fifo_buf_2_0[0]})
);
defparam input_fifo_inst_fifo_buf_2_0_2_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_2_0_2_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_2_0_2_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_2_0_2_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_2_0_2_.address_width =  5;
defparam input_fifo_inst_fifo_buf_2_0_2_.data_width =  1;
defparam input_fifo_inst_fifo_buf_2_0_2_.last_address =  63;
defparam input_fifo_inst_fifo_buf_2_0_2_.first_address =  32;
defparam input_fifo_inst_fifo_buf_2_0_2_.first_bit_number =  2;
defparam input_fifo_inst_fifo_buf_2_0_2_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_8_0_8_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[8]}),
	.portbdataout({fifo_buf_8_0[0]})
);
defparam input_fifo_inst_fifo_buf_8_0_8_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_8_0_8_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_8_0_8_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_8_0_8_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_8_0_8_.address_width =  5;
defparam input_fifo_inst_fifo_buf_8_0_8_.data_width =  1;
defparam input_fifo_inst_fifo_buf_8_0_8_.last_address =  63;
defparam input_fifo_inst_fifo_buf_8_0_8_.first_address =  32;
defparam input_fifo_inst_fifo_buf_8_0_8_.first_bit_number =  8;
defparam input_fifo_inst_fifo_buf_8_0_8_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_1_0_1_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[1]}),
	.portbdataout({fifo_buf_1_0[0]})
);
defparam input_fifo_inst_fifo_buf_1_0_1_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_1_0_1_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_1_0_1_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_1_0_1_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_1_0_1_.address_width =  5;
defparam input_fifo_inst_fifo_buf_1_0_1_.data_width =  1;
defparam input_fifo_inst_fifo_buf_1_0_1_.last_address =  63;
defparam input_fifo_inst_fifo_buf_1_0_1_.first_address =  32;
defparam input_fifo_inst_fifo_buf_1_0_1_.first_bit_number =  1;
defparam input_fifo_inst_fifo_buf_1_0_1_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_7_0_7_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[7]}),
	.portbdataout({fifo_buf_7_0[0]})
);
defparam input_fifo_inst_fifo_buf_7_0_7_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_7_0_7_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_7_0_7_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_7_0_7_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_7_0_7_.address_width =  5;
defparam input_fifo_inst_fifo_buf_7_0_7_.data_width =  1;
defparam input_fifo_inst_fifo_buf_7_0_7_.last_address =  63;
defparam input_fifo_inst_fifo_buf_7_0_7_.first_address =  32;
defparam input_fifo_inst_fifo_buf_7_0_7_.first_bit_number =  7;
defparam input_fifo_inst_fifo_buf_7_0_7_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_0_0_0_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[0]}),
	.portbdataout({fifo_buf_0_0[0]})
);
defparam input_fifo_inst_fifo_buf_0_0_0_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_0_0_0_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_0_0_0_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_0_0_0_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_0_0_0_.address_width =  5;
defparam input_fifo_inst_fifo_buf_0_0_0_.data_width =  1;
defparam input_fifo_inst_fifo_buf_0_0_0_.last_address =  63;
defparam input_fifo_inst_fifo_buf_0_0_0_.first_address =  32;
defparam input_fifo_inst_fifo_buf_0_0_0_.first_bit_number =  0;
defparam input_fifo_inst_fifo_buf_0_0_0_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_6_0_6_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[6]}),
	.portbdataout({fifo_buf_6_0[0]})
);
defparam input_fifo_inst_fifo_buf_6_0_6_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_6_0_6_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_6_0_6_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_6_0_6_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_6_0_6_.address_width =  5;
defparam input_fifo_inst_fifo_buf_6_0_6_.data_width =  1;
defparam input_fifo_inst_fifo_buf_6_0_6_.last_address =  63;
defparam input_fifo_inst_fifo_buf_6_0_6_.first_address =  32;
defparam input_fifo_inst_fifo_buf_6_0_6_.first_bit_number =  6;
defparam input_fifo_inst_fifo_buf_6_0_6_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_12_0_12_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[12]}),
	.portbdataout({fifo_buf_12_0[0]})
);
defparam input_fifo_inst_fifo_buf_12_0_12_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_12_0_12_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_12_0_12_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_12_0_12_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_12_0_12_.address_width =  5;
defparam input_fifo_inst_fifo_buf_12_0_12_.data_width =  1;
defparam input_fifo_inst_fifo_buf_12_0_12_.last_address =  63;
defparam input_fifo_inst_fifo_buf_12_0_12_.first_address =  32;
defparam input_fifo_inst_fifo_buf_12_0_12_.first_bit_number =  12;
defparam input_fifo_inst_fifo_buf_12_0_12_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_18_0_18_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[18]}),
	.portbdataout({fifo_buf_18_0[0]})
);
defparam input_fifo_inst_fifo_buf_18_0_18_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_18_0_18_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_18_0_18_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_18_0_18_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_18_0_18_.address_width =  5;
defparam input_fifo_inst_fifo_buf_18_0_18_.data_width =  1;
defparam input_fifo_inst_fifo_buf_18_0_18_.last_address =  63;
defparam input_fifo_inst_fifo_buf_18_0_18_.first_address =  32;
defparam input_fifo_inst_fifo_buf_18_0_18_.first_bit_number =  18;
defparam input_fifo_inst_fifo_buf_18_0_18_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_5_0_5_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[5]}),
	.portbdataout({fifo_buf_5_0[0]})
);
defparam input_fifo_inst_fifo_buf_5_0_5_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_5_0_5_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_5_0_5_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_5_0_5_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_5_0_5_.address_width =  5;
defparam input_fifo_inst_fifo_buf_5_0_5_.data_width =  1;
defparam input_fifo_inst_fifo_buf_5_0_5_.last_address =  63;
defparam input_fifo_inst_fifo_buf_5_0_5_.first_address =  32;
defparam input_fifo_inst_fifo_buf_5_0_5_.first_bit_number =  5;
defparam input_fifo_inst_fifo_buf_5_0_5_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_4_0_4_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[1]),
	.portadatain({data[4]}),
	.portbdataout({fifo_buf_4_0[0]})
);
defparam input_fifo_inst_fifo_buf_4_0_4_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_4_0_4_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_4_0_4_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_4_0_4_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_4_0_4_.address_width =  5;
defparam input_fifo_inst_fifo_buf_4_0_4_.data_width =  1;
defparam input_fifo_inst_fifo_buf_4_0_4_.last_address =  63;
defparam input_fifo_inst_fifo_buf_4_0_4_.first_address =  32;
defparam input_fifo_inst_fifo_buf_4_0_4_.first_bit_number =  4;
defparam input_fifo_inst_fifo_buf_4_0_4_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_17_17_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[17]}),
	.portbdataout({fifo_buf_17[0]})
);
defparam input_fifo_inst_fifo_buf_17_17_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_17_17_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_17_17_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_17_17_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_17_17_.address_width =  5;
defparam input_fifo_inst_fifo_buf_17_17_.data_width =  1;
defparam input_fifo_inst_fifo_buf_17_17_.last_address =  31;
defparam input_fifo_inst_fifo_buf_17_17_.first_address =  0;
defparam input_fifo_inst_fifo_buf_17_17_.first_bit_number =  17;
defparam input_fifo_inst_fifo_buf_17_17_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_23_23_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[23]}),
	.portbdataout({fifo_buf_23[0]})
);
defparam input_fifo_inst_fifo_buf_23_23_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_23_23_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_23_23_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_23_23_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_23_23_.address_width =  5;
defparam input_fifo_inst_fifo_buf_23_23_.data_width =  1;
defparam input_fifo_inst_fifo_buf_23_23_.last_address =  31;
defparam input_fifo_inst_fifo_buf_23_23_.first_address =  0;
defparam input_fifo_inst_fifo_buf_23_23_.first_bit_number =  23;
defparam input_fifo_inst_fifo_buf_23_23_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_18_18_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[18]}),
	.portbdataout({fifo_buf_18[0]})
);
defparam input_fifo_inst_fifo_buf_18_18_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_18_18_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_18_18_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_18_18_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_18_18_.address_width =  5;
defparam input_fifo_inst_fifo_buf_18_18_.data_width =  1;
defparam input_fifo_inst_fifo_buf_18_18_.last_address =  31;
defparam input_fifo_inst_fifo_buf_18_18_.first_address =  0;
defparam input_fifo_inst_fifo_buf_18_18_.first_bit_number =  18;
defparam input_fifo_inst_fifo_buf_18_18_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_22_22_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[22]}),
	.portbdataout({fifo_buf_22[0]})
);
defparam input_fifo_inst_fifo_buf_22_22_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_22_22_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_22_22_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_22_22_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_22_22_.address_width =  5;
defparam input_fifo_inst_fifo_buf_22_22_.data_width =  1;
defparam input_fifo_inst_fifo_buf_22_22_.last_address =  31;
defparam input_fifo_inst_fifo_buf_22_22_.first_address =  0;
defparam input_fifo_inst_fifo_buf_22_22_.first_bit_number =  22;
defparam input_fifo_inst_fifo_buf_22_22_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_15_15_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[15]}),
	.portbdataout({fifo_buf_15[0]})
);
defparam input_fifo_inst_fifo_buf_15_15_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_15_15_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_15_15_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_15_15_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_15_15_.address_width =  5;
defparam input_fifo_inst_fifo_buf_15_15_.data_width =  1;
defparam input_fifo_inst_fifo_buf_15_15_.last_address =  31;
defparam input_fifo_inst_fifo_buf_15_15_.first_address =  0;
defparam input_fifo_inst_fifo_buf_15_15_.first_bit_number =  15;
defparam input_fifo_inst_fifo_buf_15_15_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_21_21_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[21]}),
	.portbdataout({fifo_buf_21[0]})
);
defparam input_fifo_inst_fifo_buf_21_21_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_21_21_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_21_21_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_21_21_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_21_21_.address_width =  5;
defparam input_fifo_inst_fifo_buf_21_21_.data_width =  1;
defparam input_fifo_inst_fifo_buf_21_21_.last_address =  31;
defparam input_fifo_inst_fifo_buf_21_21_.first_address =  0;
defparam input_fifo_inst_fifo_buf_21_21_.first_bit_number =  21;
defparam input_fifo_inst_fifo_buf_21_21_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_16_16_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[16]}),
	.portbdataout({fifo_buf_16[0]})
);
defparam input_fifo_inst_fifo_buf_16_16_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_16_16_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_16_16_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_16_16_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_16_16_.address_width =  5;
defparam input_fifo_inst_fifo_buf_16_16_.data_width =  1;
defparam input_fifo_inst_fifo_buf_16_16_.last_address =  31;
defparam input_fifo_inst_fifo_buf_16_16_.first_address =  0;
defparam input_fifo_inst_fifo_buf_16_16_.first_bit_number =  16;
defparam input_fifo_inst_fifo_buf_16_16_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_20_20_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[20]}),
	.portbdataout({fifo_buf_20[0]})
);
defparam input_fifo_inst_fifo_buf_20_20_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_20_20_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_20_20_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_20_20_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_20_20_.address_width =  5;
defparam input_fifo_inst_fifo_buf_20_20_.data_width =  1;
defparam input_fifo_inst_fifo_buf_20_20_.last_address =  31;
defparam input_fifo_inst_fifo_buf_20_20_.first_address =  0;
defparam input_fifo_inst_fifo_buf_20_20_.first_bit_number =  20;
defparam input_fifo_inst_fifo_buf_20_20_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_13_13_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[13]}),
	.portbdataout({fifo_buf_13[0]})
);
defparam input_fifo_inst_fifo_buf_13_13_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_13_13_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_13_13_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_13_13_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_13_13_.address_width =  5;
defparam input_fifo_inst_fifo_buf_13_13_.data_width =  1;
defparam input_fifo_inst_fifo_buf_13_13_.last_address =  31;
defparam input_fifo_inst_fifo_buf_13_13_.first_address =  0;
defparam input_fifo_inst_fifo_buf_13_13_.first_bit_number =  13;
defparam input_fifo_inst_fifo_buf_13_13_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_19_19_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[19]}),
	.portbdataout({fifo_buf_19[0]})
);
defparam input_fifo_inst_fifo_buf_19_19_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_19_19_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_19_19_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_19_19_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_19_19_.address_width =  5;
defparam input_fifo_inst_fifo_buf_19_19_.data_width =  1;
defparam input_fifo_inst_fifo_buf_19_19_.last_address =  31;
defparam input_fifo_inst_fifo_buf_19_19_.first_address =  0;
defparam input_fifo_inst_fifo_buf_19_19_.first_bit_number =  19;
defparam input_fifo_inst_fifo_buf_19_19_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_14_14_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[14]}),
	.portbdataout({fifo_buf_14[0]})
);
defparam input_fifo_inst_fifo_buf_14_14_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_14_14_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_14_14_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_14_14_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_14_14_.address_width =  5;
defparam input_fifo_inst_fifo_buf_14_14_.data_width =  1;
defparam input_fifo_inst_fifo_buf_14_14_.last_address =  31;
defparam input_fifo_inst_fifo_buf_14_14_.first_address =  0;
defparam input_fifo_inst_fifo_buf_14_14_.first_bit_number =  14;
defparam input_fifo_inst_fifo_buf_14_14_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_5_5_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[5]}),
	.portbdataout({fifo_buf_5[0]})
);
defparam input_fifo_inst_fifo_buf_5_5_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_5_5_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_5_5_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_5_5_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_5_5_.address_width =  5;
defparam input_fifo_inst_fifo_buf_5_5_.data_width =  1;
defparam input_fifo_inst_fifo_buf_5_5_.last_address =  31;
defparam input_fifo_inst_fifo_buf_5_5_.first_address =  0;
defparam input_fifo_inst_fifo_buf_5_5_.first_bit_number =  5;
defparam input_fifo_inst_fifo_buf_5_5_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_11_11_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[11]}),
	.portbdataout({fifo_buf_11[0]})
);
defparam input_fifo_inst_fifo_buf_11_11_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_11_11_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_11_11_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_11_11_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_11_11_.address_width =  5;
defparam input_fifo_inst_fifo_buf_11_11_.data_width =  1;
defparam input_fifo_inst_fifo_buf_11_11_.last_address =  31;
defparam input_fifo_inst_fifo_buf_11_11_.first_address =  0;
defparam input_fifo_inst_fifo_buf_11_11_.first_bit_number =  11;
defparam input_fifo_inst_fifo_buf_11_11_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_4_4_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[4]}),
	.portbdataout({fifo_buf_4[0]})
);
defparam input_fifo_inst_fifo_buf_4_4_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_4_4_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_4_4_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_4_4_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_4_4_.address_width =  5;
defparam input_fifo_inst_fifo_buf_4_4_.data_width =  1;
defparam input_fifo_inst_fifo_buf_4_4_.last_address =  31;
defparam input_fifo_inst_fifo_buf_4_4_.first_address =  0;
defparam input_fifo_inst_fifo_buf_4_4_.first_bit_number =  4;
defparam input_fifo_inst_fifo_buf_4_4_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_10_10_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[10]}),
	.portbdataout({fifo_buf_10[0]})
);
defparam input_fifo_inst_fifo_buf_10_10_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_10_10_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_10_10_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_10_10_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_10_10_.address_width =  5;
defparam input_fifo_inst_fifo_buf_10_10_.data_width =  1;
defparam input_fifo_inst_fifo_buf_10_10_.last_address =  31;
defparam input_fifo_inst_fifo_buf_10_10_.first_address =  0;
defparam input_fifo_inst_fifo_buf_10_10_.first_bit_number =  10;
defparam input_fifo_inst_fifo_buf_10_10_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_3_3_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[3]}),
	.portbdataout({fifo_buf_3[0]})
);
defparam input_fifo_inst_fifo_buf_3_3_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_3_3_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_3_3_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_3_3_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_3_3_.address_width =  5;
defparam input_fifo_inst_fifo_buf_3_3_.data_width =  1;
defparam input_fifo_inst_fifo_buf_3_3_.last_address =  31;
defparam input_fifo_inst_fifo_buf_3_3_.first_address =  0;
defparam input_fifo_inst_fifo_buf_3_3_.first_bit_number =  3;
defparam input_fifo_inst_fifo_buf_3_3_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_9_9_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[9]}),
	.portbdataout({fifo_buf_9[0]})
);
defparam input_fifo_inst_fifo_buf_9_9_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_9_9_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_9_9_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_9_9_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_9_9_.address_width =  5;
defparam input_fifo_inst_fifo_buf_9_9_.data_width =  1;
defparam input_fifo_inst_fifo_buf_9_9_.last_address =  31;
defparam input_fifo_inst_fifo_buf_9_9_.first_address =  0;
defparam input_fifo_inst_fifo_buf_9_9_.first_bit_number =  9;
defparam input_fifo_inst_fifo_buf_9_9_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_2_2_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[2]}),
	.portbdataout({fifo_buf_2[0]})
);
defparam input_fifo_inst_fifo_buf_2_2_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_2_2_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_2_2_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_2_2_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_2_2_.address_width =  5;
defparam input_fifo_inst_fifo_buf_2_2_.data_width =  1;
defparam input_fifo_inst_fifo_buf_2_2_.last_address =  31;
defparam input_fifo_inst_fifo_buf_2_2_.first_address =  0;
defparam input_fifo_inst_fifo_buf_2_2_.first_bit_number =  2;
defparam input_fifo_inst_fifo_buf_2_2_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_8_8_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[8]}),
	.portbdataout({fifo_buf_8[0]})
);
defparam input_fifo_inst_fifo_buf_8_8_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_8_8_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_8_8_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_8_8_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_8_8_.address_width =  5;
defparam input_fifo_inst_fifo_buf_8_8_.data_width =  1;
defparam input_fifo_inst_fifo_buf_8_8_.last_address =  31;
defparam input_fifo_inst_fifo_buf_8_8_.first_address =  0;
defparam input_fifo_inst_fifo_buf_8_8_.first_bit_number =  8;
defparam input_fifo_inst_fifo_buf_8_8_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_1_1_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[1]}),
	.portbdataout({fifo_buf_1[0]})
);
defparam input_fifo_inst_fifo_buf_1_1_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_1_1_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_1_1_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_1_1_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_1_1_.address_width =  5;
defparam input_fifo_inst_fifo_buf_1_1_.data_width =  1;
defparam input_fifo_inst_fifo_buf_1_1_.last_address =  31;
defparam input_fifo_inst_fifo_buf_1_1_.first_address =  0;
defparam input_fifo_inst_fifo_buf_1_1_.first_bit_number =  1;
defparam input_fifo_inst_fifo_buf_1_1_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_7_7_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[7]}),
	.portbdataout({fifo_buf_7[0]})
);
defparam input_fifo_inst_fifo_buf_7_7_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_7_7_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_7_7_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_7_7_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_7_7_.address_width =  5;
defparam input_fifo_inst_fifo_buf_7_7_.data_width =  1;
defparam input_fifo_inst_fifo_buf_7_7_.last_address =  31;
defparam input_fifo_inst_fifo_buf_7_7_.first_address =  0;
defparam input_fifo_inst_fifo_buf_7_7_.first_bit_number =  7;
defparam input_fifo_inst_fifo_buf_7_7_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_0_0_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[0]}),
	.portbdataout({fifo_buf_0[0]})
);
defparam input_fifo_inst_fifo_buf_0_0_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_0_0_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_0_0_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_0_0_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_0_0_.address_width =  5;
defparam input_fifo_inst_fifo_buf_0_0_.data_width =  1;
defparam input_fifo_inst_fifo_buf_0_0_.last_address =  31;
defparam input_fifo_inst_fifo_buf_0_0_.first_address =  0;
defparam input_fifo_inst_fifo_buf_0_0_.first_bit_number =  0;
defparam input_fifo_inst_fifo_buf_0_0_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_6_6_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[6]}),
	.portbdataout({fifo_buf_6[0]})
);
defparam input_fifo_inst_fifo_buf_6_6_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_6_6_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_6_6_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_6_6_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_6_6_.address_width =  5;
defparam input_fifo_inst_fifo_buf_6_6_.data_width =  1;
defparam input_fifo_inst_fifo_buf_6_6_.last_address =  31;
defparam input_fifo_inst_fifo_buf_6_6_.first_address =  0;
defparam input_fifo_inst_fifo_buf_6_6_.first_bit_number =  6;
defparam input_fifo_inst_fifo_buf_6_6_.lpm_type =  "cyclonev_mlab_cell";
// @15:35
  cyclonev_mlab_cell input_fifo_inst_fifo_buf_12_12_ (
	.portaaddr(wraddress[4:0]),
	.portbaddr(rdaddress[4:0]),
	.clk0(inclock),
	.ena0(wen_0[0]),
	.portadatain({data[12]}),
	.portbdataout({fifo_buf_12[0]})
);
defparam input_fifo_inst_fifo_buf_12_12_.mixed_port_feed_through_mode =  "dont_care";
defparam input_fifo_inst_fifo_buf_12_12_.logical_ram_width =  24;
defparam input_fifo_inst_fifo_buf_12_12_.logical_ram_depth =  64;
defparam input_fifo_inst_fifo_buf_12_12_.logical_ram_name =  "altdpram_instance_0";
defparam input_fifo_inst_fifo_buf_12_12_.address_width =  5;
defparam input_fifo_inst_fifo_buf_12_12_.data_width =  1;
defparam input_fifo_inst_fifo_buf_12_12_.last_address =  31;
defparam input_fifo_inst_fifo_buf_12_12_.first_address =  0;
defparam input_fifo_inst_fifo_buf_12_12_.first_bit_number =  12;
defparam input_fifo_inst_fifo_buf_12_12_.lpm_type =  "cyclonev_mlab_cell";
endmodule /* syn_mlab */

// VQM4.1+ 
module fifo (
  fifo_buf_0,
  fifo_buf_1,
  fifo_buf_2,
  fifo_buf_3,
  fifo_buf_4,
  fifo_buf_5,
  fifo_buf_6,
  fifo_buf_8,
  fifo_buf_9,
  fifo_buf_11,
  fifo_buf_12,
  fifo_buf_13,
  fifo_buf_14,
  fifo_buf_15,
  fifo_buf_16,
  fifo_buf_17,
  fifo_buf_18,
  fifo_buf_19,
  fifo_buf_20,
  fifo_buf_21,
  fifo_buf_22,
  fifo_buf_23,
  fifo_buf_10,
  fifo_buf_7,
  q_state_0,
  i_PIXEL_c_23,
  i_PIXEL_c_22,
  i_PIXEL_c_21,
  i_PIXEL_c_20,
  i_PIXEL_c_19,
  i_PIXEL_c_18,
  i_PIXEL_c_17,
  i_PIXEL_c_16,
  i_PIXEL_c_15,
  i_PIXEL_c_14,
  i_PIXEL_c_13,
  i_PIXEL_c_12,
  i_PIXEL_c_11,
  i_PIXEL_c_10,
  i_PIXEL_c_9,
  i_PIXEL_c_8,
  i_PIXEL_c_7,
  i_PIXEL_c_6,
  i_PIXEL_c_5,
  i_PIXEL_c_4,
  i_PIXEL_c_3,
  i_PIXEL_c_2,
  i_PIXEL_c_1,
  i_PIXEL_c_0,
  i_WR_EN_c,
  o_FULL_c,
  w_input_empty_i,
  i_RST_in_RNINP03,
  i_CLK_c
)
;
output fifo_buf_0 ;
output fifo_buf_1 ;
output fifo_buf_2 ;
output fifo_buf_3 ;
output fifo_buf_4 ;
output fifo_buf_5 ;
output fifo_buf_6 ;
output fifo_buf_8 ;
output fifo_buf_9 ;
output fifo_buf_11 ;
output fifo_buf_12 ;
output fifo_buf_13 ;
output fifo_buf_14 ;
output fifo_buf_15 ;
output fifo_buf_16 ;
output fifo_buf_17 ;
output fifo_buf_18 ;
output fifo_buf_19 ;
output fifo_buf_20 ;
output fifo_buf_21 ;
output fifo_buf_22 ;
output fifo_buf_23 ;
output fifo_buf_10 ;
output fifo_buf_7 ;
input q_state_0 ;
input i_PIXEL_c_23 ;
input i_PIXEL_c_22 ;
input i_PIXEL_c_21 ;
input i_PIXEL_c_20 ;
input i_PIXEL_c_19 ;
input i_PIXEL_c_18 ;
input i_PIXEL_c_17 ;
input i_PIXEL_c_16 ;
input i_PIXEL_c_15 ;
input i_PIXEL_c_14 ;
input i_PIXEL_c_13 ;
input i_PIXEL_c_12 ;
input i_PIXEL_c_11 ;
input i_PIXEL_c_10 ;
input i_PIXEL_c_9 ;
input i_PIXEL_c_8 ;
input i_PIXEL_c_7 ;
input i_PIXEL_c_6 ;
input i_PIXEL_c_5 ;
input i_PIXEL_c_4 ;
input i_PIXEL_c_3 ;
input i_PIXEL_c_2 ;
input i_PIXEL_c_1 ;
input i_PIXEL_c_0 ;
input i_WR_EN_c ;
output o_FULL_c ;
output w_input_empty_i ;
input i_RST_in_RNINP03 ;
input i_CLK_c ;
wire fifo_buf_0 ;
wire fifo_buf_1 ;
wire fifo_buf_2 ;
wire fifo_buf_3 ;
wire fifo_buf_4 ;
wire fifo_buf_5 ;
wire fifo_buf_6 ;
wire fifo_buf_8 ;
wire fifo_buf_9 ;
wire fifo_buf_11 ;
wire fifo_buf_12 ;
wire fifo_buf_13 ;
wire fifo_buf_14 ;
wire fifo_buf_15 ;
wire fifo_buf_16 ;
wire fifo_buf_17 ;
wire fifo_buf_18 ;
wire fifo_buf_19 ;
wire fifo_buf_20 ;
wire fifo_buf_21 ;
wire fifo_buf_22 ;
wire fifo_buf_23 ;
wire fifo_buf_10 ;
wire fifo_buf_7 ;
wire q_state_0 ;
wire i_PIXEL_c_23 ;
wire i_PIXEL_c_22 ;
wire i_PIXEL_c_21 ;
wire i_PIXEL_c_20 ;
wire i_PIXEL_c_19 ;
wire i_PIXEL_c_18 ;
wire i_PIXEL_c_17 ;
wire i_PIXEL_c_16 ;
wire i_PIXEL_c_15 ;
wire i_PIXEL_c_14 ;
wire i_PIXEL_c_13 ;
wire i_PIXEL_c_12 ;
wire i_PIXEL_c_11 ;
wire i_PIXEL_c_10 ;
wire i_PIXEL_c_9 ;
wire i_PIXEL_c_8 ;
wire i_PIXEL_c_7 ;
wire i_PIXEL_c_6 ;
wire i_PIXEL_c_5 ;
wire i_PIXEL_c_4 ;
wire i_PIXEL_c_3 ;
wire i_PIXEL_c_2 ;
wire i_PIXEL_c_1 ;
wire i_PIXEL_c_0 ;
wire i_WR_EN_c ;
wire o_FULL_c ;
wire w_input_empty_i ;
wire i_RST_in_RNINP03 ;
wire i_CLK_c ;
wire [6:0] un8_wr_addr_td;
wire [23:0] datareg_reg;
wire [6:0] un10_rd_addr_t_1_SUM_combout;
wire [5:0] addrreg_reg;
wire [1:0] wen_0;
wire [0:0] wereg_reg;
wire [0:0] fifo_buf_9_0;
wire [0:0] fifo_buf_1_0;
wire [0:0] fifo_buf_23_0;
wire [0:0] fifo_buf_3_0;
wire [0:0] fifo_buf_18_0;
wire [0:0] fifo_buf_7_0;
wire [0:0] fifo_buf_5_0;
wire [0:0] fifo_buf_11_0;
wire [0:0] fifo_buf_13_0;
wire [0:0] fifo_buf_20_0;
wire [0:0] fifo_buf_16_0;
wire [0:0] fifo_buf_4_0;
wire [0:0] fifo_buf_8_0;
wire [0:0] fifo_buf_15_0;
wire [0:0] fifo_buf_0_0;
wire [0:0] fifo_buf_2_0;
wire [0:0] fifo_buf_10_0;
wire [0:0] fifo_buf_12_0;
wire [0:0] fifo_buf_19_0;
wire [0:0] fifo_buf_22_0;
wire [0:0] fifo_buf_21_0;
wire [0:0] fifo_buf_17_0;
wire [0:0] fifo_buf_6_0;
wire [0:0] fifo_buf_14_0;
wire [0:0] fifo_buf_9_Z;
wire [0:0] fifo_buf_3_Z;
wire [0:0] fifo_buf_13_Z;
wire [0:0] fifo_buf_23_Z;
wire [0:0] fifo_buf_8_Z;
wire [0:0] fifo_buf_1_Z;
wire [0:0] fifo_buf_2_Z;
wire [0:0] fifo_buf_11_Z;
wire [0:0] fifo_buf_16_Z;
wire [0:0] fifo_buf_5_Z;
wire [0:0] fifo_buf_21_Z;
wire [0:0] fifo_buf_19_Z;
wire [0:0] fifo_buf_7_Z;
wire [0:0] fifo_buf_4_Z;
wire [0:0] fifo_buf_12_Z;
wire [0:0] fifo_buf_0_Z;
wire [0:0] fifo_buf_22_Z;
wire [0:0] fifo_buf_18_Z;
wire [0:0] fifo_buf_6_Z;
wire [0:0] fifo_buf_17_Z;
wire [0:0] fifo_buf_10_Z;
wire [0:0] fifo_buf_15_Z;
wire [0:0] fifo_buf_14_Z;
wire [0:0] fifo_buf_20_Z;
wire [6:0] rd_addr;
wire [6:0] wr_addr;
wire [1:1] fifo_buf_0_raddr_decode;
wire [4:4] addrreg_RNIQHQF_combout;
wire VCC ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_26 ;
wire N_24 ;
wire N_23 ;
wire GND ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_25 ;
wire un8_wr_addr_t_1_SUM_0_4__g1 ;
wire un8_wr_addr_t_1_SUM_0_3__g1 ;
wire full_0 ;
wire wr_addr_t ;
wire un1_empty_NE_i ;
wire un1_empty_NE_i_0_g0_4 ;
wire un1_empty_NE_i_0_g0_0 ;
wire un1_empty_NE_i_0_g0_2 ;
wire un10_rd_addr_t_1_CO4 ;
wire empty_t_NE_0 ;
wire full_4_1 ;
wire G_2_1 ;
wire G_2_3 ;
wire un10_rd_addr_t_1_CO0 ;
wire empty_t_i ;
wire full_4_0 ;
//@16:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:35
  syn_mlab fifo_buf_mlab (
	.wraddress(wr_addr[4:0]),
	.rdaddress(un10_rd_addr_t_1_SUM_combout[4:0]),
	.inclock(i_CLK_c),
	.wen_0(wen_0[1:0]),
	.data({i_PIXEL_c_23, i_PIXEL_c_22, i_PIXEL_c_21, i_PIXEL_c_20, i_PIXEL_c_19, i_PIXEL_c_18, i_PIXEL_c_17, i_PIXEL_c_16, i_PIXEL_c_15, i_PIXEL_c_14, i_PIXEL_c_13, i_PIXEL_c_12, i_PIXEL_c_11, i_PIXEL_c_10, i_PIXEL_c_9, i_PIXEL_c_8, i_PIXEL_c_7, i_PIXEL_c_6, i_PIXEL_c_5, i_PIXEL_c_4, i_PIXEL_c_3, i_PIXEL_c_2, i_PIXEL_c_1, i_PIXEL_c_0}),
	.fifo_buf_23_0(fifo_buf_23_0[0]),
	.fifo_buf_23(fifo_buf_23_Z[0]),
	.fifo_buf_22_0(fifo_buf_22_0[0]),
	.fifo_buf_22(fifo_buf_22_Z[0]),
	.fifo_buf_21_0(fifo_buf_21_0[0]),
	.fifo_buf_21(fifo_buf_21_Z[0]),
	.fifo_buf_20_0(fifo_buf_20_0[0]),
	.fifo_buf_20(fifo_buf_20_Z[0]),
	.fifo_buf_19_0(fifo_buf_19_0[0]),
	.fifo_buf_19(fifo_buf_19_Z[0]),
	.fifo_buf_18_0(fifo_buf_18_0[0]),
	.fifo_buf_18(fifo_buf_18_Z[0]),
	.fifo_buf_17_0(fifo_buf_17_0[0]),
	.fifo_buf_17(fifo_buf_17_Z[0]),
	.fifo_buf_16_0(fifo_buf_16_0[0]),
	.fifo_buf_16(fifo_buf_16_Z[0]),
	.fifo_buf_15_0(fifo_buf_15_0[0]),
	.fifo_buf_15(fifo_buf_15_Z[0]),
	.fifo_buf_14_0(fifo_buf_14_0[0]),
	.fifo_buf_14(fifo_buf_14_Z[0]),
	.fifo_buf_13_0(fifo_buf_13_0[0]),
	.fifo_buf_13(fifo_buf_13_Z[0]),
	.fifo_buf_12_0(fifo_buf_12_0[0]),
	.fifo_buf_12(fifo_buf_12_Z[0]),
	.fifo_buf_11_0(fifo_buf_11_0[0]),
	.fifo_buf_11(fifo_buf_11_Z[0]),
	.fifo_buf_10_0(fifo_buf_10_0[0]),
	.fifo_buf_10(fifo_buf_10_Z[0]),
	.fifo_buf_9_0(fifo_buf_9_0[0]),
	.fifo_buf_9(fifo_buf_9_Z[0]),
	.fifo_buf_8_0(fifo_buf_8_0[0]),
	.fifo_buf_8(fifo_buf_8_Z[0]),
	.fifo_buf_7_0(fifo_buf_7_0[0]),
	.fifo_buf_7(fifo_buf_7_Z[0]),
	.fifo_buf_6_0(fifo_buf_6_0[0]),
	.fifo_buf_6(fifo_buf_6_Z[0]),
	.fifo_buf_5_0(fifo_buf_5_0[0]),
	.fifo_buf_5(fifo_buf_5_Z[0]),
	.fifo_buf_4_0(fifo_buf_4_0[0]),
	.fifo_buf_4(fifo_buf_4_Z[0]),
	.fifo_buf_3_0(fifo_buf_3_0[0]),
	.fifo_buf_3(fifo_buf_3_Z[0]),
	.fifo_buf_2_0(fifo_buf_2_0[0]),
	.fifo_buf_2(fifo_buf_2_Z[0]),
	.fifo_buf_1_0(fifo_buf_1_0[0]),
	.fifo_buf_1(fifo_buf_1_Z[0]),
	.fifo_buf_0_0(fifo_buf_0_0[0]),
	.fifo_buf_0(fifo_buf_0_Z[0])
);
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_td[2]),
	.dataf(wr_addr_t),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(wr_addr[2]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=64'h0ff0f0f0f0f0f0f0;
defparam wr_addr_RNO_2_.shared_arith="off";
defparam wr_addr_RNO_2_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_td[1]),
	.dataf(wr_addr_t),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=64'h00ffff00ff00ff00;
defparam wr_addr_RNO_1_.shared_arith="off";
defparam wr_addr_RNO_1_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_td[0]),
	.dataf(wr_addr_t),
	.datae(wr_addr[0]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=64'h0000ffffffff0000;
defparam wr_addr_RNO_0_.shared_arith="off";
defparam wr_addr_RNO_0_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_td[4]),
	.dataf(un8_wr_addr_t_1_SUM_0_4__g1),
	.datae(wr_addr[4]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_4_.lut_mask=64'h0000ffffffff0000;
defparam wr_addr_RNO_4_.shared_arith="off";
defparam wr_addr_RNO_4_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_6_ (
	.combout(un8_wr_addr_td[6]),
	.dataf(un8_wr_addr_t_1_SUM_0_4__g1),
	.datae(wr_addr[4]),
	.datad(wr_addr[5]),
	.datac(wr_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_6_.lut_mask=64'h0ff0f0f0f0f0f0f0;
defparam wr_addr_RNO_6_.shared_arith="off";
defparam wr_addr_RNO_6_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNIVUDD_2_ (
	.combout(un8_wr_addr_t_1_SUM_0_4__g1),
	.dataf(wr_addr_t),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(wr_addr[3]),
	.datab(wr_addr[2]),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNIVUDD_2_.lut_mask=64'hc000000000000000;
defparam wr_addr_RNIVUDD_2_.shared_arith="off";
defparam wr_addr_RNIVUDD_2_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNIJHSB_2_ (
	.combout(un8_wr_addr_t_1_SUM_0_3__g1),
	.dataf(wr_addr_t),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(wr_addr[2]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNIJHSB_2_.lut_mask=64'hf000000000000000;
defparam wr_addr_RNIJHSB_2_.shared_arith="off";
defparam wr_addr_RNIJHSB_2_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_td[5]),
	.dataf(un8_wr_addr_t_1_SUM_0_3__g1),
	.datae(wr_addr[4]),
	.datad(wr_addr[3]),
	.datac(wr_addr[5]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_5_.lut_mask=64'h0ff0f0f0f0f0f0f0;
defparam wr_addr_RNO_5_.shared_arith="off";
defparam wr_addr_RNO_5_.extended_lut="off";
// @24:65
  cyclonev_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_td[3]),
	.dataf(un8_wr_addr_t_1_SUM_0_3__g1),
	.datae(wr_addr[3]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=64'h0000ffffffff0000;
defparam wr_addr_RNO_3_.shared_arith="off";
defparam wr_addr_RNO_3_.extended_lut="off";
// @15:35
  dffeas fifo_buf_datareg_5_ (
	.q(datareg_reg[5]),
	.d(i_PIXEL_c_5),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_5_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_4_ (
	.q(datareg_reg[4]),
	.d(i_PIXEL_c_4),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_4_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_7_ (
	.q(datareg_reg[7]),
	.d(i_PIXEL_c_7),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_7_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_6_ (
	.q(datareg_reg[6]),
	.d(i_PIXEL_c_6),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_6_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_11_ (
	.q(datareg_reg[11]),
	.d(i_PIXEL_c_11),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_11_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_23_ (
	.q(datareg_reg[23]),
	.d(i_PIXEL_c_23),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_23_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_3_ (
	.q(datareg_reg[3]),
	.d(i_PIXEL_c_3),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_3_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_21_ (
	.q(datareg_reg[21]),
	.d(i_PIXEL_c_21),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_21_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_20_ (
	.q(datareg_reg[20]),
	.d(i_PIXEL_c_20),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_20_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_19_ (
	.q(datareg_reg[19]),
	.d(i_PIXEL_c_19),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_19_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_22_ (
	.q(datareg_reg[22]),
	.d(i_PIXEL_c_22),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_22_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_17_ (
	.q(datareg_reg[17]),
	.d(i_PIXEL_c_17),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_17_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_2_ (
	.q(datareg_reg[2]),
	.d(i_PIXEL_c_2),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_2_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_1_ (
	.q(datareg_reg[1]),
	.d(i_PIXEL_c_1),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_1_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_18_ (
	.q(datareg_reg[18]),
	.d(i_PIXEL_c_18),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_18_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_13_ (
	.q(datareg_reg[13]),
	.d(i_PIXEL_c_13),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_13_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_12_ (
	.q(datareg_reg[12]),
	.d(i_PIXEL_c_12),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_12_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_14_ (
	.q(datareg_reg[14]),
	.d(i_PIXEL_c_14),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_14_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_10_ (
	.q(datareg_reg[10]),
	.d(i_PIXEL_c_10),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_10_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_9_ (
	.q(datareg_reg[9]),
	.d(i_PIXEL_c_9),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_9_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_8_ (
	.q(datareg_reg[8]),
	.d(i_PIXEL_c_8),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_8_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_16_ (
	.q(datareg_reg[16]),
	.d(i_PIXEL_c_16),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_16_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_15_ (
	.q(datareg_reg[15]),
	.d(i_PIXEL_c_15),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_15_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_datareg_0_ (
	.q(datareg_reg[0]),
	.d(i_PIXEL_c_0),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_datareg_0_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_6_ (
	.combout(un10_rd_addr_t_1_SUM_combout[6]),
	.dataf(un10_rd_addr_t_1_CO4),
	.datae(rd_addr[5]),
	.datad(rd_addr[6]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_6_.lut_mask=64'h00ffff00ff00ff00;
defparam un10_rd_addr_t_1_SUM_6_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_6_.extended_lut="off";
// @15:74
  cyclonev_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataf(wr_addr[5]),
	.datae(rd_addr[5]),
	.datad(wr_addr[6]),
	.datac(rd_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_0_cZ.lut_mask=64'h0ff0000000000ff0;
defparam full_0_cZ.shared_arith="off";
defparam full_0_cZ.extended_lut="off";
// @15:35
  dffeas fifo_buf_addrreg_5_ (
	.q(addrreg_reg[5]),
	.d(wr_addr[5]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_addrreg_5_.is_wysiwyg="TRUE";
// @15:72
  cyclonev_lcell_comb p_write_buffer_wr_addr_t (
	.combout(wr_addr_t),
	.dataf(o_FULL_c),
	.datae(i_WR_EN_c),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam p_write_buffer_wr_addr_t.lut_mask=64'h00000000ffff0000;
defparam p_write_buffer_wr_addr_t.shared_arith="off";
defparam p_write_buffer_wr_addr_t.extended_lut="off";
// @15:74
  cyclonev_lcell_comb full (
	.combout(o_FULL_c),
	.dataf(full_4_1),
	.datae(full_4_0),
	.datad(full_0),
	.datac(wr_addr[4]),
	.datab(rd_addr[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam full.lut_mask=64'hc300000000000000;
defparam full.shared_arith="off";
defparam full.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_wen_0_1_ (
	.combout(wen_0[1]),
	.dataf(wr_addr_t),
	.datae(wr_addr[5]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_wen_0_1_.lut_mask=64'hffff000000000000;
defparam fifo_buf_wen_0_1_.shared_arith="off";
defparam fifo_buf_wen_0_1_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_wen_0_0_ (
	.combout(wen_0[0]),
	.dataf(wr_addr_t),
	.datae(wr_addr[5]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_wen_0_0_.lut_mask=64'h0000ffff00000000;
defparam fifo_buf_wen_0_0_.shared_arith="off";
defparam fifo_buf_wen_0_0_.extended_lut="off";
// @15:35
  dffeas fifo_buf_addrreg_4_ (
	.q(addrreg_reg[4]),
	.d(wr_addr[4]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_addrreg_4_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_addrreg_3_ (
	.q(addrreg_reg[3]),
	.d(wr_addr[3]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_addrreg_3_.is_wysiwyg="TRUE";
// @24:65
  cyclonev_lcell_comb empty_RNO_2 (
	.combout(un1_empty_NE_i_0_g0_0),
	.dataf(un10_rd_addr_t_1_SUM_combout[1]),
	.datae(un10_rd_addr_t_1_SUM_combout[0]),
	.datad(wr_addr[0]),
	.datac(wr_addr[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_2.lut_mask=64'hf00000f00f00000f;
defparam empty_RNO_2.shared_arith="off";
defparam empty_RNO_2.extended_lut="off";
// @24:65
  cyclonev_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i),
	.dataf(un1_empty_NE_i_0_g0_4),
	.datae(un10_rd_addr_t_1_SUM_combout[6]),
	.datad(wr_addr[6]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO.lut_mask=64'h00ffff00ffffffff;
defparam empty_RNO.shared_arith="off";
defparam empty_RNO.extended_lut="off";
// @24:65
  cyclonev_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataf(un1_empty_NE_i_0_g0_0),
	.datae(un10_rd_addr_t_1_SUM_combout[3]),
	.datad(un10_rd_addr_t_1_SUM_combout[2]),
	.datac(wr_addr[3]),
	.datab(wr_addr[2]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_1.lut_mask=64'hc0300c0300000000;
defparam empty_RNO_1.shared_arith="off";
defparam empty_RNO_1.extended_lut="off";
// @24:65
  cyclonev_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_4),
	.dataf(un1_empty_NE_i_0_g0_2),
	.datae(fifo_buf_0_raddr_decode[1]),
	.datad(un10_rd_addr_t_1_SUM_combout[4]),
	.datac(wr_addr[4]),
	.datab(wr_addr[5]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_0.lut_mask=64'hc00c300300000000;
defparam empty_RNO_0.shared_arith="off";
defparam empty_RNO_0.extended_lut="off";
// @15:35
  dffeas fifo_buf_addrreg_2_ (
	.q(addrreg_reg[2]),
	.d(wr_addr[2]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_addrreg_2_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_addrreg_1_ (
	.q(addrreg_reg[1]),
	.d(wr_addr[1]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_addrreg_1_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_wereg_0_ (
	.q(wereg_reg[0]),
	.d(wr_addr_t),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_wereg_0_.is_wysiwyg="TRUE";
// @15:35
  dffeas fifo_buf_addrreg_0_ (
	.q(addrreg_reg[0]),
	.d(wr_addr[0]),
	.clk(i_CLK_c),
	.clrn(VCC),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam fifo_buf_addrreg_0_.is_wysiwyg="TRUE";
// @15:63
  dffeas empty (
	.q(w_input_empty_i),
	.d(un1_empty_NE_i),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_1_SUM_combout[4]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_4_ (
	.combout(un10_rd_addr_t_1_SUM_combout[4]),
	.dataf(un10_rd_addr_t_1_CO0),
	.datae(rd_addr[1]),
	.datad(rd_addr[2]),
	.datac(rd_addr[4]),
	.datab(rd_addr[3]),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_4_.lut_mask=64'h3cf0f0f0f0f0f0f0;
defparam un10_rd_addr_t_1_SUM_4_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_4_.extended_lut="off";
// @15:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_td[4]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_0_ (
	.combout(un10_rd_addr_t_1_SUM_combout[0]),
	.dataf(empty_t_i),
	.datae(q_state_0),
	.datad(rd_addr[0]),
	.datac(w_input_empty_i),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_0_.lut_mask=64'hff000ff0ff00ff00;
defparam un10_rd_addr_t_1_SUM_0_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_0_.extended_lut="off";
// @15:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_1_SUM_combout[0]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @15:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_td[5]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_1_SUM_combout[1]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(fifo_buf_0_raddr_decode[1]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @15:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_td[0]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_5_ (
	.combout(fifo_buf_0_raddr_decode[1]),
	.dataf(un10_rd_addr_t_1_CO4),
	.datae(rd_addr[5]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_5_.lut_mask=64'h0000ffffffff0000;
defparam un10_rd_addr_t_1_SUM_5_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_5_.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_CO4_cZ (
	.combout(un10_rd_addr_t_1_CO4),
	.dataf(un10_rd_addr_t_1_CO0),
	.datae(rd_addr[1]),
	.datad(rd_addr[2]),
	.datac(rd_addr[4]),
	.datab(rd_addr[3]),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_CO4_cZ.lut_mask=64'hc000000000000000;
defparam un10_rd_addr_t_1_CO4_cZ.shared_arith="off";
defparam un10_rd_addr_t_1_CO4_cZ.extended_lut="off";
// @15:55
  dffeas rd_addr_6_ (
	.q(rd_addr[6]),
	.d(un10_rd_addr_t_1_SUM_combout[6]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_6_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_3_ (
	.combout(un10_rd_addr_t_1_SUM_combout[3]),
	.dataf(un10_rd_addr_t_1_CO0),
	.datae(rd_addr[1]),
	.datad(rd_addr[2]),
	.datac(rd_addr[3]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_3_.lut_mask=64'h0ff0f0f0f0f0f0f0;
defparam un10_rd_addr_t_1_SUM_3_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_3_.extended_lut="off";
// @15:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_1_SUM_combout[3]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @15:73
  cyclonev_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataf(wr_addr[5]),
	.datae(rd_addr[5]),
	.datad(wr_addr[6]),
	.datac(rd_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_t_NE_0_cZ.lut_mask=64'h0ff0ffffffff0ff0;
defparam empty_t_NE_0_cZ.shared_arith="off";
defparam empty_t_NE_0_cZ.extended_lut="off";
// @15:42
  dffeas wr_addr_6_ (
	.q(wr_addr[6]),
	.d(un8_wr_addr_td[6]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_6_.is_wysiwyg="TRUE";
// @15:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_1_SUM_combout[2]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_2_ (
	.combout(un10_rd_addr_t_1_SUM_combout[2]),
	.dataf(un10_rd_addr_t_1_CO0),
	.datae(rd_addr[1]),
	.datad(rd_addr[2]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_2_.lut_mask=64'h00ffff00ff00ff00;
defparam un10_rd_addr_t_1_SUM_2_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_2_.extended_lut="off";
// @15:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_td[2]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @15:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_td[1]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @15:74
  cyclonev_lcell_comb full_4_1_cZ (
	.combout(full_4_1),
	.dataf(wr_addr[0]),
	.datae(wr_addr[1]),
	.datad(rd_addr[1]),
	.datac(rd_addr[0]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_4_1_cZ.lut_mask=64'hf00000f00f00000f;
defparam full_4_1_cZ.shared_arith="off";
defparam full_4_1_cZ.extended_lut="off";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_CO0_cZ (
	.combout(un10_rd_addr_t_1_CO0),
	.dataf(empty_t_i),
	.datae(q_state_0),
	.datad(rd_addr[0]),
	.datac(w_input_empty_i),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_CO0_cZ.lut_mask=64'h0000f00000000000;
defparam un10_rd_addr_t_1_CO0_cZ.shared_arith="off";
defparam un10_rd_addr_t_1_CO0_cZ.extended_lut="off";
// @15:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_td[3]),
	.clk(i_CLK_c),
	.clrn(i_RST_in_RNINP03),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @15:71
  cyclonev_lcell_comb un10_rd_addr_t_1_SUM_1_ (
	.combout(un10_rd_addr_t_1_SUM_combout[1]),
	.dataf(un10_rd_addr_t_1_CO0),
	.datae(rd_addr[1]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un10_rd_addr_t_1_SUM_1_.lut_mask=64'h0000ffffffff0000;
defparam un10_rd_addr_t_1_SUM_1_.shared_arith="off";
defparam un10_rd_addr_t_1_SUM_1_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_addrreg_RNIQHQF_4_ (
	.combout(addrreg_RNIQHQF_combout[4]),
	.dataf(G_2_3),
	.datae(fifo_buf_0_raddr_decode[1]),
	.datad(un10_rd_addr_t_1_SUM_combout[4]),
	.datac(addrreg_reg[5]),
	.datab(addrreg_reg[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_addrreg_RNIQHQF_4_.lut_mask=64'hc0300c0300000000;
defparam fifo_buf_addrreg_RNIQHQF_4_.shared_arith="off";
defparam fifo_buf_addrreg_RNIQHQF_4_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_addrreg_RNIEN8C_2_ (
	.combout(G_2_3),
	.dataf(G_2_1),
	.datae(un10_rd_addr_t_1_SUM_combout[3]),
	.datad(un10_rd_addr_t_1_SUM_combout[2]),
	.datac(addrreg_reg[3]),
	.datab(addrreg_reg[2]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_addrreg_RNIEN8C_2_.lut_mask=64'hc0300c0300000000;
defparam fifo_buf_addrreg_RNIEN8C_2_.shared_arith="off";
defparam fifo_buf_addrreg_RNIEN8C_2_.extended_lut="off";
// @15:73
  cyclonev_lcell_comb empty_t_NE (
	.combout(empty_t_i),
	.dataf(full_4_1),
	.datae(full_4_0),
	.datad(empty_t_NE_0),
	.datac(wr_addr[4]),
	.datab(rd_addr[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_t_NE.lut_mask=64'hff3cffffffffffff;
defparam empty_t_NE.shared_arith="off";
defparam empty_t_NE.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_mlab_fifo_buf_1_0_RNI99I61_0_ (
	.combout(fifo_buf_1),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_1_0[0]),
	.datad(fifo_buf_1_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[1]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_mlab_fifo_buf_1_0_RNI99I61_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_mlab_fifo_buf_1_0_RNI99I61_0_.shared_arith="off";
defparam fifo_buf_mlab_fifo_buf_1_0_RNI99I61_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNICIVH1_2_ (
	.combout(fifo_buf_2),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_2_0[0]),
	.datad(fifo_buf_2_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[2]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNICIVH1_2_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNICIVH1_2_.shared_arith="off";
defparam fifo_buf_datareg_RNICIVH1_2_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_addrreg_RNIA5N8_0_ (
	.combout(G_2_1),
	.dataf(un10_rd_addr_t_1_SUM_combout[1]),
	.datae(un10_rd_addr_t_1_SUM_combout[0]),
	.datad(wereg_reg[0]),
	.datac(addrreg_reg[1]),
	.datab(addrreg_reg[0]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_addrreg_RNIA5N8_0_.lut_mask=64'hc00030000c000300;
defparam fifo_buf_addrreg_RNIA5N8_0_.shared_arith="off";
defparam fifo_buf_addrreg_RNIA5N8_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_mlab_fifo_buf_4_RNII4QO_0_ (
	.combout(fifo_buf_4),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_4_0[0]),
	.datad(fifo_buf_4_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_mlab_fifo_buf_4_RNII4QO_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_mlab_fifo_buf_4_RNII4QO_0_.shared_arith="off";
defparam fifo_buf_mlab_fifo_buf_4_RNII4QO_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_mlab_fifo_buf_5_RNILD741_0_ (
	.combout(fifo_buf_5),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_5_0[0]),
	.datad(fifo_buf_5_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[5]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_mlab_fifo_buf_5_RNILD741_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_mlab_fifo_buf_5_RNILD741_0_.shared_arith="off";
defparam fifo_buf_mlab_fifo_buf_5_RNILD741_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_mlab_fifo_buf_6_RNIOMKV_0_ (
	.combout(fifo_buf_6),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_6_0[0]),
	.datad(fifo_buf_6_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[6]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_mlab_fifo_buf_6_RNIOMKV_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_mlab_fifo_buf_6_RNIOMKV_0_.shared_arith="off";
defparam fifo_buf_mlab_fifo_buf_6_RNIOMKV_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIFRCD1_3_ (
	.combout(fifo_buf_3),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_3_0[0]),
	.datad(fifo_buf_3_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[3]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIFRCD1_3_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIFRCD1_3_.shared_arith="off";
defparam fifo_buf_datareg_RNIFRCD1_3_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI1IS11_9_ (
	.combout(fifo_buf_9),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_9_0[0]),
	.datad(fifo_buf_9_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[9]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI1IS11_9_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI1IS11_9_.shared_arith="off";
defparam fifo_buf_datareg_RNI1IS11_9_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIS4P81_11_ (
	.combout(fifo_buf_11),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_11_0[0]),
	.datad(fifo_buf_11_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[11]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIS4P81_11_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIS4P81_11_.shared_arith="off";
defparam fifo_buf_datareg_RNIS4P81_11_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIVD641_12_ (
	.combout(fifo_buf_12),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_12_0[0]),
	.datad(fifo_buf_12_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[12]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIVD641_12_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIVD641_12_.shared_arith="off";
defparam fifo_buf_datareg_RNIVD641_12_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIU8F61_8_ (
	.combout(fifo_buf_8),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_8_0[0]),
	.datad(fifo_buf_8_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[8]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIU8F61_8_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIU8F61_8_.shared_arith="off";
defparam fifo_buf_datareg_RNIU8F61_8_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI501B1_14_ (
	.combout(fifo_buf_14),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_14_0[0]),
	.datad(fifo_buf_14_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[14]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI501B1_14_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI501B1_14_.shared_arith="off";
defparam fifo_buf_datareg_RNI501B1_14_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI605B1_0_ (
	.combout(fifo_buf_0),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_0_0[0]),
	.datad(fifo_buf_0_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[0]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI605B1_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI605B1_0_.shared_arith="off";
defparam fifo_buf_datareg_RNI605B1_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIBIR11_16_ (
	.combout(fifo_buf_16),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_16_0[0]),
	.datad(fifo_buf_16_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[16]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIBIR11_16_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIBIR11_16_.shared_arith="off";
defparam fifo_buf_datareg_RNIBIR11_16_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIER8D1_17_ (
	.combout(fifo_buf_17),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_17_0[0]),
	.datad(fifo_buf_17_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[17]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIER8D1_17_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIER8D1_17_.shared_arith="off";
defparam fifo_buf_datareg_RNIER8D1_17_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIH4M81_18_ (
	.combout(fifo_buf_18),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_18_0[0]),
	.datad(fifo_buf_18_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[18]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIH4M81_18_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIH4M81_18_.shared_arith="off";
defparam fifo_buf_datareg_RNIH4M81_18_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_mlab_fifo_buf_19_RNIKD3K_0_ (
	.combout(fifo_buf_19),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_19_0[0]),
	.datad(fifo_buf_19_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[19]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_mlab_fifo_buf_19_RNIKD3K_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_mlab_fifo_buf_19_RNIKD3K_0_.shared_arith="off";
defparam fifo_buf_mlab_fifo_buf_19_RNIKD3K_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIS7261_20_ (
	.combout(fifo_buf_20),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_20_0[0]),
	.datad(fifo_buf_20_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[20]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIS7261_20_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIS7261_20_.shared_arith="off";
defparam fifo_buf_datareg_RNIS7261_20_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIVGF11_21_ (
	.combout(fifo_buf_21),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_21_0[0]),
	.datad(fifo_buf_21_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[21]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIVGF11_21_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIVGF11_21_.shared_arith="off";
defparam fifo_buf_datareg_RNIVGF11_21_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI2QSC1_22_ (
	.combout(fifo_buf_22),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_22_0[0]),
	.datad(fifo_buf_22_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[22]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI2QSC1_22_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI2QSC1_22_.shared_arith="off";
defparam fifo_buf_datareg_RNI2QSC1_22_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI53A81_23_ (
	.combout(fifo_buf_23),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_23_0[0]),
	.datad(fifo_buf_23_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[23]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI53A81_23_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI53A81_23_.shared_arith="off";
defparam fifo_buf_datareg_RNI53A81_23_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNIPRBT_10_ (
	.combout(fifo_buf_10),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_10_0[0]),
	.datad(fifo_buf_10_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[10]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNIPRBT_10_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNIPRBT_10_.shared_arith="off";
defparam fifo_buf_datareg_RNIPRBT_10_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_mlab_fifo_buf_7_0_RNIRV1R_0_ (
	.combout(fifo_buf_7),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_7_0[0]),
	.datad(fifo_buf_7_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[7]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_mlab_fifo_buf_7_0_RNIRV1R_0_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_mlab_fifo_buf_7_0_RNIRV1R_0_.shared_arith="off";
defparam fifo_buf_mlab_fifo_buf_7_0_RNIRV1R_0_.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI2NJV_13_ (
	.combout(fifo_buf_13),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_13_0[0]),
	.datad(fifo_buf_13_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[13]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI2NJV_13_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI2NJV_13_.shared_arith="off";
defparam fifo_buf_datareg_RNI2NJV_13_.extended_lut="off";
// @15:74
  cyclonev_lcell_comb full_4_0_cZ (
	.combout(full_4_0),
	.dataf(wr_addr[2]),
	.datae(wr_addr[3]),
	.datad(rd_addr[2]),
	.datac(rd_addr[3]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_4_0_cZ.lut_mask=64'hf0000f0000f0000f;
defparam full_4_0_cZ.shared_arith="off";
defparam full_4_0_cZ.extended_lut="off";
// @15:35
  cyclonev_lcell_comb fifo_buf_datareg_RNI89E61_15_ (
	.combout(fifo_buf_15),
	.dataf(addrreg_RNIQHQF_combout[4]),
	.datae(fifo_buf_15_0[0]),
	.datad(fifo_buf_15_Z[0]),
	.datac(fifo_buf_0_raddr_decode[1]),
	.datab(datareg_reg[15]),
	.dataa(VCC),
	.datag(VCC)
);
defparam fifo_buf_datareg_RNI89E61_15_.lut_mask=64'hccccccccfff00f00;
defparam fifo_buf_datareg_RNI89E61_15_.shared_arith="off";
defparam fifo_buf_datareg_RNI89E61_15_.extended_lut="off";
endmodule /* fifo */

// VQM4.1+ 
module lanedetect_top (
  i_CLK,
  i_RST,
  i_PIXEL,
  o_FULL,
  i_WR_EN,
  o_PIXEL,
  o_EMPTY,
  i_RD_EN
)
;

/*  Synopsys
.origName=lanedetect_top
.langParams="g_FIFO_BUFFER_SIZE g_WIDTH g_HEIGHT"
g_FIFO_BUFFER_SIZE=64
g_WIDTH=720
g_HEIGHT=540
 */
input i_CLK ;
input i_RST ;
input [23:0] i_PIXEL ;
output o_FULL ;
input i_WR_EN ;
output [7:0] o_PIXEL ;
output o_EMPTY ;
input i_RD_EN ;
wire i_CLK ;
wire i_RST ;
wire o_FULL ;
wire i_WR_EN ;
wire o_EMPTY ;
wire i_RD_EN ;
wire [7:0] o_PIXEL_c;
wire [23:0] i_PIXEL_c;
wire [15:8] w_grayscale_din;
wire [0:0] grayscale_inst_q_state;
wire [23:0] input_fifo_inst_fifo_buf;
wire VCC ;
wire GND ;
wire i_CLK_c ;
wire i_RST_c ;
wire i_WR_EN_c ;
wire i_RD_EN_c ;
wire i_RST_in_RNINP03 ;
wire empty_RNIODPA ;
wire w_grayscale_full ;
wire o_FULL_c ;
wire w_input_empty_i ;
//@16:1
  assign VCC = 1'b1;
//@16:1
  assign GND = 1'b0;
  assign  i_RST_in_RNINP03 = ~ i_RST_c;
// @25:25
  cyclonev_io_ibuf i_RD_EN_in (
	.o(i_RD_EN_c),
	.i(i_RD_EN),
	.ibar(GND)
);
// @25:20
  cyclonev_io_ibuf i_WR_EN_in (
	.o(i_WR_EN_c),
	.i(i_WR_EN),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_23_ (
	.o(i_PIXEL_c[23]),
	.i(i_PIXEL[23]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_22_ (
	.o(i_PIXEL_c[22]),
	.i(i_PIXEL[22]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_21_ (
	.o(i_PIXEL_c[21]),
	.i(i_PIXEL[21]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_20_ (
	.o(i_PIXEL_c[20]),
	.i(i_PIXEL[20]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_19_ (
	.o(i_PIXEL_c[19]),
	.i(i_PIXEL[19]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_18_ (
	.o(i_PIXEL_c[18]),
	.i(i_PIXEL[18]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_17_ (
	.o(i_PIXEL_c[17]),
	.i(i_PIXEL[17]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_16_ (
	.o(i_PIXEL_c[16]),
	.i(i_PIXEL[16]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_15_ (
	.o(i_PIXEL_c[15]),
	.i(i_PIXEL[15]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_14_ (
	.o(i_PIXEL_c[14]),
	.i(i_PIXEL[14]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_13_ (
	.o(i_PIXEL_c[13]),
	.i(i_PIXEL[13]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_12_ (
	.o(i_PIXEL_c[12]),
	.i(i_PIXEL[12]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_11_ (
	.o(i_PIXEL_c[11]),
	.i(i_PIXEL[11]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_10_ (
	.o(i_PIXEL_c[10]),
	.i(i_PIXEL[10]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_9_ (
	.o(i_PIXEL_c[9]),
	.i(i_PIXEL[9]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_8_ (
	.o(i_PIXEL_c[8]),
	.i(i_PIXEL[8]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_7_ (
	.o(i_PIXEL_c[7]),
	.i(i_PIXEL[7]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_6_ (
	.o(i_PIXEL_c[6]),
	.i(i_PIXEL[6]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_5_ (
	.o(i_PIXEL_c[5]),
	.i(i_PIXEL[5]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_4_ (
	.o(i_PIXEL_c[4]),
	.i(i_PIXEL[4]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_3_ (
	.o(i_PIXEL_c[3]),
	.i(i_PIXEL[3]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_2_ (
	.o(i_PIXEL_c[2]),
	.i(i_PIXEL[2]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_1_ (
	.o(i_PIXEL_c[1]),
	.i(i_PIXEL[1]),
	.ibar(GND)
);
// @25:18
  cyclonev_io_ibuf i_PIXEL_in_0_ (
	.o(i_PIXEL_c[0]),
	.i(i_PIXEL[0]),
	.ibar(GND)
);
// @25:15
  cyclonev_io_ibuf i_RST_in (
	.o(i_RST_c),
	.i(i_RST),
	.ibar(GND)
);
// @25:14
  cyclonev_io_ibuf i_CLK_in (
	.o(i_CLK_c),
	.i(i_CLK),
	.ibar(GND)
);
// @25:24
  cyclonev_io_obuf o_EMPTY_out (
	.o(o_EMPTY),
	.i(empty_RNIODPA),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_7_ (
	.o(o_PIXEL[7]),
	.i(o_PIXEL_c[7]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_6_ (
	.o(o_PIXEL[6]),
	.i(o_PIXEL_c[6]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_5_ (
	.o(o_PIXEL[5]),
	.i(o_PIXEL_c[5]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_4_ (
	.o(o_PIXEL[4]),
	.i(o_PIXEL_c[4]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_3_ (
	.o(o_PIXEL[3]),
	.i(o_PIXEL_c[3]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_2_ (
	.o(o_PIXEL[2]),
	.i(o_PIXEL_c[2]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_1_ (
	.o(o_PIXEL[1]),
	.i(o_PIXEL_c[1]),
	.oe(VCC)
);
// @25:23
  cyclonev_io_obuf o_PIXEL_out_0_ (
	.o(o_PIXEL[0]),
	.i(o_PIXEL_c[0]),
	.oe(VCC)
);
// @25:19
  cyclonev_io_obuf o_FULL_out (
	.o(o_FULL),
	.i(o_FULL_c),
	.oe(VCC)
);
// @25:99
  grayscale_540_720 grayscale_inst (
	.fifo_buf_0(input_fifo_inst_fifo_buf[0]),
	.fifo_buf_1(input_fifo_inst_fifo_buf[1]),
	.fifo_buf_2(input_fifo_inst_fifo_buf[2]),
	.fifo_buf_3(input_fifo_inst_fifo_buf[3]),
	.fifo_buf_4(input_fifo_inst_fifo_buf[4]),
	.fifo_buf_5(input_fifo_inst_fifo_buf[5]),
	.fifo_buf_6(input_fifo_inst_fifo_buf[6]),
	.fifo_buf_7(input_fifo_inst_fifo_buf[7]),
	.fifo_buf_16(input_fifo_inst_fifo_buf[16]),
	.fifo_buf_17(input_fifo_inst_fifo_buf[17]),
	.fifo_buf_18(input_fifo_inst_fifo_buf[18]),
	.fifo_buf_19(input_fifo_inst_fifo_buf[19]),
	.fifo_buf_20(input_fifo_inst_fifo_buf[20]),
	.fifo_buf_21(input_fifo_inst_fifo_buf[21]),
	.fifo_buf_22(input_fifo_inst_fifo_buf[22]),
	.fifo_buf_23(input_fifo_inst_fifo_buf[23]),
	.fifo_buf_8(input_fifo_inst_fifo_buf[8]),
	.fifo_buf_9(input_fifo_inst_fifo_buf[9]),
	.fifo_buf_10(input_fifo_inst_fifo_buf[10]),
	.fifo_buf_11(input_fifo_inst_fifo_buf[11]),
	.fifo_buf_12(input_fifo_inst_fifo_buf[12]),
	.fifo_buf_13(input_fifo_inst_fifo_buf[13]),
	.fifo_buf_14(input_fifo_inst_fifo_buf[14]),
	.fifo_buf_15(input_fifo_inst_fifo_buf[15]),
	.w_grayscale_din_0(w_grayscale_din[8]),
	.w_grayscale_din_1(w_grayscale_din[9]),
	.w_grayscale_din_2(w_grayscale_din[10]),
	.w_grayscale_din_3(w_grayscale_din[11]),
	.w_grayscale_din_4(w_grayscale_din[12]),
	.w_grayscale_din_5(w_grayscale_din[13]),
	.w_grayscale_din_6(w_grayscale_din[14]),
	.w_grayscale_din_7(w_grayscale_din[15]),
	.q_state_0(grayscale_inst_q_state[0]),
	.i_RST_c(i_RST_c),
	.w_input_empty_i(w_input_empty_i),
	.w_grayscale_full(w_grayscale_full),
	.i_RST_in_RNINP03(i_RST_in_RNINP03),
	.i_CLK_c(i_CLK_c)
);
// @25:117
  fifo_0 grayscale_fifo_inst (
	.w_grayscale_din_0(w_grayscale_din[8]),
	.w_grayscale_din_1(w_grayscale_din[9]),
	.w_grayscale_din_2(w_grayscale_din[10]),
	.w_grayscale_din_3(w_grayscale_din[11]),
	.w_grayscale_din_4(w_grayscale_din[12]),
	.w_grayscale_din_5(w_grayscale_din[13]),
	.w_grayscale_din_6(w_grayscale_din[14]),
	.w_grayscale_din_7(w_grayscale_din[15]),
	.o_PIXEL_c_7(o_PIXEL_c[7]),
	.o_PIXEL_c_6(o_PIXEL_c[6]),
	.o_PIXEL_c_5(o_PIXEL_c[5]),
	.o_PIXEL_c_4(o_PIXEL_c[4]),
	.o_PIXEL_c_3(o_PIXEL_c[3]),
	.o_PIXEL_c_2(o_PIXEL_c[2]),
	.o_PIXEL_c_1(o_PIXEL_c[1]),
	.o_PIXEL_c_0(o_PIXEL_c[0]),
	.q_state_0(grayscale_inst_q_state[0]),
	.w_grayscale_full(w_grayscale_full),
	.i_RD_EN_c(i_RD_EN_c),
	.empty_RNIODPA_1z(empty_RNIODPA),
	.i_RST_in_RNINP03(i_RST_in_RNINP03),
	.i_CLK_c(i_CLK_c)
);
// @25:82
  fifo input_fifo_inst (
	.fifo_buf_0(input_fifo_inst_fifo_buf[0]),
	.fifo_buf_1(input_fifo_inst_fifo_buf[1]),
	.fifo_buf_2(input_fifo_inst_fifo_buf[2]),
	.fifo_buf_3(input_fifo_inst_fifo_buf[3]),
	.fifo_buf_4(input_fifo_inst_fifo_buf[4]),
	.fifo_buf_5(input_fifo_inst_fifo_buf[5]),
	.fifo_buf_6(input_fifo_inst_fifo_buf[6]),
	.fifo_buf_8(input_fifo_inst_fifo_buf[8]),
	.fifo_buf_9(input_fifo_inst_fifo_buf[9]),
	.fifo_buf_11(input_fifo_inst_fifo_buf[11]),
	.fifo_buf_12(input_fifo_inst_fifo_buf[12]),
	.fifo_buf_13(input_fifo_inst_fifo_buf[13]),
	.fifo_buf_14(input_fifo_inst_fifo_buf[14]),
	.fifo_buf_15(input_fifo_inst_fifo_buf[15]),
	.fifo_buf_16(input_fifo_inst_fifo_buf[16]),
	.fifo_buf_17(input_fifo_inst_fifo_buf[17]),
	.fifo_buf_18(input_fifo_inst_fifo_buf[18]),
	.fifo_buf_19(input_fifo_inst_fifo_buf[19]),
	.fifo_buf_20(input_fifo_inst_fifo_buf[20]),
	.fifo_buf_21(input_fifo_inst_fifo_buf[21]),
	.fifo_buf_22(input_fifo_inst_fifo_buf[22]),
	.fifo_buf_23(input_fifo_inst_fifo_buf[23]),
	.fifo_buf_10(input_fifo_inst_fifo_buf[10]),
	.fifo_buf_7(input_fifo_inst_fifo_buf[7]),
	.q_state_0(grayscale_inst_q_state[0]),
	.i_PIXEL_c_23(i_PIXEL_c[23]),
	.i_PIXEL_c_22(i_PIXEL_c[22]),
	.i_PIXEL_c_21(i_PIXEL_c[21]),
	.i_PIXEL_c_20(i_PIXEL_c[20]),
	.i_PIXEL_c_19(i_PIXEL_c[19]),
	.i_PIXEL_c_18(i_PIXEL_c[18]),
	.i_PIXEL_c_17(i_PIXEL_c[17]),
	.i_PIXEL_c_16(i_PIXEL_c[16]),
	.i_PIXEL_c_15(i_PIXEL_c[15]),
	.i_PIXEL_c_14(i_PIXEL_c[14]),
	.i_PIXEL_c_13(i_PIXEL_c[13]),
	.i_PIXEL_c_12(i_PIXEL_c[12]),
	.i_PIXEL_c_11(i_PIXEL_c[11]),
	.i_PIXEL_c_10(i_PIXEL_c[10]),
	.i_PIXEL_c_9(i_PIXEL_c[9]),
	.i_PIXEL_c_8(i_PIXEL_c[8]),
	.i_PIXEL_c_7(i_PIXEL_c[7]),
	.i_PIXEL_c_6(i_PIXEL_c[6]),
	.i_PIXEL_c_5(i_PIXEL_c[5]),
	.i_PIXEL_c_4(i_PIXEL_c[4]),
	.i_PIXEL_c_3(i_PIXEL_c[3]),
	.i_PIXEL_c_2(i_PIXEL_c[2]),
	.i_PIXEL_c_1(i_PIXEL_c[1]),
	.i_PIXEL_c_0(i_PIXEL_c[0]),
	.i_WR_EN_c(i_WR_EN_c),
	.o_FULL_c(o_FULL_c),
	.w_input_empty_i(w_input_empty_i),
	.i_RST_in_RNINP03(i_RST_in_RNINP03),
	.i_CLK_c(i_CLK_c)
);
endmodule /* lanedetect_top */

