{
  "design": {
    "design_info": {
      "boundary_crc": "0xABEFD9E66006742B",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "fpga1_deployment_rec_0": "",
      "fpga1_deployment_sou_0": "",
      "clk_wiz_0": "",
      "system_ila_0": "",
      "input_packet": "",
      "expected_output": "",
      "vio_0": "",
      "frame_generator_cust_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      }
    },
    "components": {
      "fpga1_deployment_rec_0": {
        "vlnv": "user.org:user:fpga1_deployment_receiving_block:1.0",
        "xci_name": "design_1_fpga1_deployment_rec_0_0",
        "parameters": {
          "AXIS_DATA_WIDTH": {
            "value": "8"
          },
          "NUM_BITS_PER_TRANSFER": {
            "value": "8"
          },
          "NUM_TRANSFERS": {
            "value": "8"
          }
        }
      },
      "fpga1_deployment_sou_0": {
        "vlnv": "user.org:user:fpga1_deployment_source_block:1.1",
        "xci_name": "design_1_fpga1_deployment_sou_0_0",
        "parameters": {
          "AXIS_DATA_WIDTH": {
            "value": "16"
          },
          "NUM_BITS_PER_TRANSFER": {
            "value": "16"
          },
          "NUM_TRANSFERS": {
            "value": "50"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "C_NUM_MONITOR_SLOTS": {
            "value": "3"
          },
          "C_SLOT": {
            "value": "2"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_2_AXIS": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "input_packet": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b00000000001100100000000000110001000000000011000000000000001011110000000000101110000000000010110100000000001011000000000000101011000000000010101000000000001010010000000000101000000000000010011100000000001001100000000000100101000000000010010000000000001000110000000000100010000000000010000100000000001000000000000000011111000000000001111000000000000111010000000000011100000000000001101100000000000110100000000000011001000000000001100000000000000101110000000000010110000000000001010100000000000101000000000000010011000000000001001000000000000100010000000000010000000000000000111100000000000011100000000000001101000000000000110000000000000010110000000000001010000000000000100100000000000010000000000000000111000000000000011000000000000001010000000000000100000000000000001100000000000000100000000000000001"
          },
          "CONST_WIDTH": {
            "value": "800"
          }
        }
      },
      "expected_output": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b1"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "2"
          }
        }
      },
      "frame_generator_cust_0": {
        "vlnv": "user.org:user:frame_generator_custom:1.2",
        "xci_name": "design_1_frame_generator_cust_0_0"
      }
    },
    "interface_nets": {
      "fpga1_deployment_sou_0_o_test_axis": {
        "interface_ports": [
          "fpga1_deployment_sou_0/o_test_axis",
          "frame_generator_cust_0/rx_mic",
          "system_ila_0/SLOT_0_AXIS"
        ]
      },
      "fpga1_deployment_rec_0_o_result_axis": {
        "interface_ports": [
          "fpga1_deployment_rec_0/o_result_axis",
          "system_ila_0/SLOT_2_AXIS"
        ]
      },
      "frame_destructor_cus_0_o_axis": {
        "interface_ports": [
          "fpga1_deployment_rec_0/i_test_axis",
          "frame_generator_cust_0/tx_fifo",
          "system_ila_0/SLOT_1_AXIS"
        ]
      }
    },
    "nets": {
      "input_packet_dout": {
        "ports": [
          "input_packet/dout",
          "fpga1_deployment_sou_0/i_packet_to_send"
        ]
      },
      "expected_output_dout": {
        "ports": [
          "expected_output/dout",
          "fpga1_deployment_rec_0/i_expected_packet"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "vio_0/clk",
          "fpga1_deployment_sou_0/i_clk",
          "fpga1_deployment_rec_0/i_clk",
          "system_ila_0/clk",
          "frame_generator_cust_0/i_clk"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "system_ila_0/resetn",
          "fpga1_deployment_rec_0/i_aresetn",
          "fpga1_deployment_sou_0/i_aresetn",
          "clk_wiz_0/resetn",
          "frame_generator_cust_0/i_aresetn"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "fpga1_deployment_sou_0/i_enable"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}