#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001659c2601f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001659c2dd030_0 .net "PC", 31 0, v000001659c299590_0;  1 drivers
v000001659c2dc770_0 .var "clk", 0 0;
v000001659c2dd530_0 .net "clkout", 0 0, L_000001659c327560;  1 drivers
v000001659c2dd0d0_0 .net "cycles_consumed", 31 0, v000001659c2db8e0_0;  1 drivers
v000001659c2dd8f0_0 .var "rst", 0 0;
S_000001659c2020e0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001659c2601f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001659c274a40 .param/l "RType" 0 4 2, C4<000000>;
P_000001659c274a78 .param/l "add" 0 4 5, C4<100000>;
P_000001659c274ab0 .param/l "addi" 0 4 8, C4<001000>;
P_000001659c274ae8 .param/l "addu" 0 4 5, C4<100001>;
P_000001659c274b20 .param/l "and_" 0 4 5, C4<100100>;
P_000001659c274b58 .param/l "andi" 0 4 8, C4<001100>;
P_000001659c274b90 .param/l "beq" 0 4 10, C4<000100>;
P_000001659c274bc8 .param/l "bne" 0 4 10, C4<000101>;
P_000001659c274c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001659c274c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001659c274c70 .param/l "j" 0 4 12, C4<000010>;
P_000001659c274ca8 .param/l "jal" 0 4 12, C4<000011>;
P_000001659c274ce0 .param/l "jr" 0 4 6, C4<001000>;
P_000001659c274d18 .param/l "lw" 0 4 8, C4<100011>;
P_000001659c274d50 .param/l "nor_" 0 4 5, C4<100111>;
P_000001659c274d88 .param/l "or_" 0 4 5, C4<100101>;
P_000001659c274dc0 .param/l "ori" 0 4 8, C4<001101>;
P_000001659c274df8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001659c274e30 .param/l "sll" 0 4 6, C4<000000>;
P_000001659c274e68 .param/l "slt" 0 4 5, C4<101010>;
P_000001659c274ea0 .param/l "slti" 0 4 8, C4<101010>;
P_000001659c274ed8 .param/l "srl" 0 4 6, C4<000010>;
P_000001659c274f10 .param/l "sub" 0 4 5, C4<100010>;
P_000001659c274f48 .param/l "subu" 0 4 5, C4<100011>;
P_000001659c274f80 .param/l "sw" 0 4 8, C4<101011>;
P_000001659c274fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001659c274ff0 .param/l "xori" 0 4 8, C4<001110>;
L_000001659c244e20 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c327410 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c326a00 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c326920 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c327480 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c327330 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c3274f0 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c326a70 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c327560 .functor OR 1, v000001659c2dc770_0, v000001659c264990_0, C4<0>, C4<0>;
L_000001659c326760 .functor OR 1, L_000001659c2dd210, L_000001659c2dd350, C4<0>, C4<0>;
L_000001659c3271e0 .functor AND 1, L_000001659c2dde90, L_000001659c2ddf30, C4<1>, C4<1>;
L_000001659c326c30 .functor NOT 1, v000001659c2dd8f0_0, C4<0>, C4<0>, C4<0>;
L_000001659c326bc0 .functor OR 1, L_000001659c339150, L_000001659c337990, C4<0>, C4<0>;
L_000001659c3275d0 .functor OR 1, L_000001659c326bc0, L_000001659c3390b0, C4<0>, C4<0>;
L_000001659c327090 .functor OR 1, L_000001659c3389d0, L_000001659c3377b0, C4<0>, C4<0>;
L_000001659c326ca0 .functor AND 1, L_000001659c339290, L_000001659c327090, C4<1>, C4<1>;
L_000001659c326fb0 .functor OR 1, L_000001659c338930, L_000001659c339330, C4<0>, C4<0>;
L_000001659c3267d0 .functor AND 1, L_000001659c337cb0, L_000001659c326fb0, C4<1>, C4<1>;
L_000001659c326840 .functor NOT 1, L_000001659c327560, C4<0>, C4<0>, C4<0>;
v000001659c298b90_0 .net "ALUOp", 3 0, v000001659c262eb0_0;  1 drivers
v000001659c298190_0 .net "ALUResult", 31 0, v000001659c2931b0_0;  1 drivers
v000001659c298af0_0 .net "ALUSrc", 0 0, v000001659c262f50_0;  1 drivers
v000001659c298f50_0 .net "ALUin2", 31 0, L_000001659c337e90;  1 drivers
v000001659c299130_0 .net "MemReadEn", 0 0, v000001659c263130_0;  1 drivers
v000001659c297ab0_0 .net "MemWriteEn", 0 0, v000001659c263bd0_0;  1 drivers
v000001659c2991d0_0 .net "MemtoReg", 0 0, v000001659c263310_0;  1 drivers
v000001659c297e70_0 .net "PC", 31 0, v000001659c299590_0;  alias, 1 drivers
v000001659c298c30_0 .net "PCPlus1", 31 0, L_000001659c2ddfd0;  1 drivers
v000001659c299450_0 .net "PCsrc", 1 0, v000001659c294510_0;  1 drivers
v000001659c297b50_0 .net "RegDst", 0 0, v000001659c263c70_0;  1 drivers
v000001659c297dd0_0 .net "RegWriteEn", 0 0, v000001659c263d10_0;  1 drivers
v000001659c297bf0_0 .net "WriteRegister", 4 0, L_000001659c337b70;  1 drivers
v000001659c297790_0 .net *"_ivl_0", 0 0, L_000001659c244e20;  1 drivers
L_000001659c2de6e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001659c297c90_0 .net/2u *"_ivl_10", 4 0, L_000001659c2de6e0;  1 drivers
L_000001659c2dead0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c298410_0 .net *"_ivl_101", 15 0, L_000001659c2dead0;  1 drivers
v000001659c2993b0_0 .net *"_ivl_102", 31 0, L_000001659c2de1b0;  1 drivers
L_000001659c2deb18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c297fb0_0 .net *"_ivl_105", 25 0, L_000001659c2deb18;  1 drivers
L_000001659c2deb60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c298e10_0 .net/2u *"_ivl_106", 31 0, L_000001659c2deb60;  1 drivers
v000001659c298910_0 .net *"_ivl_108", 0 0, L_000001659c2dde90;  1 drivers
L_000001659c2deba8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001659c298050_0 .net/2u *"_ivl_110", 5 0, L_000001659c2deba8;  1 drivers
v000001659c2980f0_0 .net *"_ivl_112", 0 0, L_000001659c2ddf30;  1 drivers
v000001659c298230_0 .net *"_ivl_115", 0 0, L_000001659c3271e0;  1 drivers
v000001659c299310_0 .net *"_ivl_116", 47 0, L_000001659c2de390;  1 drivers
L_000001659c2debf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c297f10_0 .net *"_ivl_119", 15 0, L_000001659c2debf0;  1 drivers
L_000001659c2de728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001659c298a50_0 .net/2u *"_ivl_12", 5 0, L_000001659c2de728;  1 drivers
v000001659c298370_0 .net *"_ivl_120", 47 0, L_000001659c2dc8b0;  1 drivers
L_000001659c2dec38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2994f0_0 .net *"_ivl_123", 15 0, L_000001659c2dec38;  1 drivers
v000001659c298ff0_0 .net *"_ivl_125", 0 0, L_000001659c2de070;  1 drivers
v000001659c2976f0_0 .net *"_ivl_126", 31 0, L_000001659c2de2f0;  1 drivers
v000001659c297830_0 .net *"_ivl_128", 47 0, L_000001659c2dc9f0;  1 drivers
v000001659c2985f0_0 .net *"_ivl_130", 47 0, L_000001659c2de430;  1 drivers
v000001659c2984b0_0 .net *"_ivl_132", 47 0, L_000001659c2dca90;  1 drivers
v000001659c297970_0 .net *"_ivl_134", 47 0, L_000001659c2dcb30;  1 drivers
L_000001659c2dec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001659c2989b0_0 .net/2u *"_ivl_138", 1 0, L_000001659c2dec80;  1 drivers
v000001659c298870_0 .net *"_ivl_14", 0 0, L_000001659c2dd710;  1 drivers
v000001659c298cd0_0 .net *"_ivl_140", 0 0, L_000001659c2dcd10;  1 drivers
L_000001659c2decc8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001659c298eb0_0 .net/2u *"_ivl_142", 1 0, L_000001659c2decc8;  1 drivers
v000001659c299090_0 .net *"_ivl_144", 0 0, L_000001659c2dce50;  1 drivers
L_000001659c2ded10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001659c297d30_0 .net/2u *"_ivl_146", 1 0, L_000001659c2ded10;  1 drivers
v000001659c2978d0_0 .net *"_ivl_148", 0 0, L_000001659c338250;  1 drivers
L_000001659c2ded58 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001659c298690_0 .net/2u *"_ivl_150", 31 0, L_000001659c2ded58;  1 drivers
L_000001659c2deda0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001659c298730_0 .net/2u *"_ivl_152", 31 0, L_000001659c2deda0;  1 drivers
v000001659c299270_0 .net *"_ivl_154", 31 0, L_000001659c337710;  1 drivers
v000001659c2987d0_0 .net *"_ivl_156", 31 0, L_000001659c337df0;  1 drivers
L_000001659c2de770 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001659c2d9790_0 .net/2u *"_ivl_16", 4 0, L_000001659c2de770;  1 drivers
v000001659c2d9010_0 .net *"_ivl_160", 0 0, L_000001659c326c30;  1 drivers
L_000001659c2dee30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d89d0_0 .net/2u *"_ivl_162", 31 0, L_000001659c2dee30;  1 drivers
L_000001659c2def08 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001659c2da230_0 .net/2u *"_ivl_166", 5 0, L_000001659c2def08;  1 drivers
v000001659c2d93d0_0 .net *"_ivl_168", 0 0, L_000001659c339150;  1 drivers
L_000001659c2def50 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001659c2d9290_0 .net/2u *"_ivl_170", 5 0, L_000001659c2def50;  1 drivers
v000001659c2d9330_0 .net *"_ivl_172", 0 0, L_000001659c337990;  1 drivers
v000001659c2d9dd0_0 .net *"_ivl_175", 0 0, L_000001659c326bc0;  1 drivers
L_000001659c2def98 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001659c2d8a70_0 .net/2u *"_ivl_176", 5 0, L_000001659c2def98;  1 drivers
v000001659c2da370_0 .net *"_ivl_178", 0 0, L_000001659c3390b0;  1 drivers
v000001659c2d8ed0_0 .net *"_ivl_181", 0 0, L_000001659c3275d0;  1 drivers
L_000001659c2defe0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d9970_0 .net/2u *"_ivl_182", 15 0, L_000001659c2defe0;  1 drivers
v000001659c2d9470_0 .net *"_ivl_184", 31 0, L_000001659c338570;  1 drivers
v000001659c2d8cf0_0 .net *"_ivl_187", 0 0, L_000001659c338890;  1 drivers
v000001659c2d9f10_0 .net *"_ivl_188", 15 0, L_000001659c338e30;  1 drivers
v000001659c2d90b0_0 .net *"_ivl_19", 4 0, L_000001659c2de4d0;  1 drivers
v000001659c2d8890_0 .net *"_ivl_190", 31 0, L_000001659c3395b0;  1 drivers
v000001659c2d9510_0 .net *"_ivl_194", 31 0, L_000001659c338110;  1 drivers
L_000001659c2df028 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d95b0_0 .net *"_ivl_197", 25 0, L_000001659c2df028;  1 drivers
L_000001659c2df070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d8f70_0 .net/2u *"_ivl_198", 31 0, L_000001659c2df070;  1 drivers
L_000001659c2de698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d8bb0_0 .net/2u *"_ivl_2", 5 0, L_000001659c2de698;  1 drivers
v000001659c2d9150_0 .net *"_ivl_20", 4 0, L_000001659c2de570;  1 drivers
v000001659c2d9650_0 .net *"_ivl_200", 0 0, L_000001659c339290;  1 drivers
L_000001659c2df0b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d96f0_0 .net/2u *"_ivl_202", 5 0, L_000001659c2df0b8;  1 drivers
v000001659c2d9bf0_0 .net *"_ivl_204", 0 0, L_000001659c3389d0;  1 drivers
L_000001659c2df100 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001659c2d8b10_0 .net/2u *"_ivl_206", 5 0, L_000001659c2df100;  1 drivers
v000001659c2da2d0_0 .net *"_ivl_208", 0 0, L_000001659c3377b0;  1 drivers
v000001659c2d9830_0 .net *"_ivl_211", 0 0, L_000001659c327090;  1 drivers
v000001659c2da550_0 .net *"_ivl_213", 0 0, L_000001659c326ca0;  1 drivers
L_000001659c2df148 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001659c2d98d0_0 .net/2u *"_ivl_214", 5 0, L_000001659c2df148;  1 drivers
v000001659c2d91f0_0 .net *"_ivl_216", 0 0, L_000001659c338610;  1 drivers
L_000001659c2df190 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001659c2d8c50_0 .net/2u *"_ivl_218", 31 0, L_000001659c2df190;  1 drivers
v000001659c2d86b0_0 .net *"_ivl_220", 31 0, L_000001659c338750;  1 drivers
v000001659c2d9a10_0 .net *"_ivl_224", 31 0, L_000001659c3387f0;  1 drivers
L_000001659c2df1d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d9d30_0 .net *"_ivl_227", 25 0, L_000001659c2df1d8;  1 drivers
L_000001659c2df220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d9ab0_0 .net/2u *"_ivl_228", 31 0, L_000001659c2df220;  1 drivers
v000001659c2d8750_0 .net *"_ivl_230", 0 0, L_000001659c337cb0;  1 drivers
L_000001659c2df268 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001659c2d9c90_0 .net/2u *"_ivl_232", 5 0, L_000001659c2df268;  1 drivers
v000001659c2d9fb0_0 .net *"_ivl_234", 0 0, L_000001659c338930;  1 drivers
L_000001659c2df2b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001659c2da0f0_0 .net/2u *"_ivl_236", 5 0, L_000001659c2df2b0;  1 drivers
v000001659c2d8d90_0 .net *"_ivl_238", 0 0, L_000001659c339330;  1 drivers
v000001659c2d9e70_0 .net *"_ivl_24", 0 0, L_000001659c326a00;  1 drivers
v000001659c2d9b50_0 .net *"_ivl_241", 0 0, L_000001659c326fb0;  1 drivers
v000001659c2da050_0 .net *"_ivl_243", 0 0, L_000001659c3267d0;  1 drivers
L_000001659c2df2f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001659c2da190_0 .net/2u *"_ivl_244", 5 0, L_000001659c2df2f8;  1 drivers
v000001659c2d8e30_0 .net *"_ivl_246", 0 0, L_000001659c3393d0;  1 drivers
v000001659c2da410_0 .net *"_ivl_248", 31 0, L_000001659c338b10;  1 drivers
L_000001659c2de7b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001659c2da4b0_0 .net/2u *"_ivl_26", 4 0, L_000001659c2de7b8;  1 drivers
v000001659c2d87f0_0 .net *"_ivl_29", 4 0, L_000001659c2ddd50;  1 drivers
v000001659c2d8930_0 .net *"_ivl_32", 0 0, L_000001659c326920;  1 drivers
L_000001659c2de800 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001659c2dae40_0 .net/2u *"_ivl_34", 4 0, L_000001659c2de800;  1 drivers
v000001659c2db160_0 .net *"_ivl_37", 4 0, L_000001659c2dd2b0;  1 drivers
v000001659c2da8a0_0 .net *"_ivl_40", 0 0, L_000001659c327480;  1 drivers
L_000001659c2de848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2db520_0 .net/2u *"_ivl_42", 15 0, L_000001659c2de848;  1 drivers
v000001659c2db020_0 .net *"_ivl_45", 15 0, L_000001659c2dcbd0;  1 drivers
v000001659c2dbac0_0 .net *"_ivl_48", 0 0, L_000001659c327330;  1 drivers
v000001659c2db5c0_0 .net *"_ivl_5", 5 0, L_000001659c2ddcb0;  1 drivers
L_000001659c2de890 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2dabc0_0 .net/2u *"_ivl_50", 36 0, L_000001659c2de890;  1 drivers
L_000001659c2de8d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2dc240_0 .net/2u *"_ivl_52", 31 0, L_000001659c2de8d8;  1 drivers
v000001659c2db660_0 .net *"_ivl_55", 4 0, L_000001659c2dcf90;  1 drivers
v000001659c2db0c0_0 .net *"_ivl_56", 36 0, L_000001659c2dcdb0;  1 drivers
v000001659c2db200_0 .net *"_ivl_58", 36 0, L_000001659c2dd990;  1 drivers
v000001659c2daee0_0 .net *"_ivl_62", 0 0, L_000001659c3274f0;  1 drivers
L_000001659c2de920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001659c2dc420_0 .net/2u *"_ivl_64", 5 0, L_000001659c2de920;  1 drivers
v000001659c2da9e0_0 .net *"_ivl_67", 5 0, L_000001659c2de110;  1 drivers
v000001659c2db700_0 .net *"_ivl_70", 0 0, L_000001659c326a70;  1 drivers
L_000001659c2de968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2dad00_0 .net/2u *"_ivl_72", 57 0, L_000001659c2de968;  1 drivers
L_000001659c2de9b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c2db2a0_0 .net/2u *"_ivl_74", 31 0, L_000001659c2de9b0;  1 drivers
v000001659c2dc060_0 .net *"_ivl_77", 25 0, L_000001659c2ddad0;  1 drivers
v000001659c2daf80_0 .net *"_ivl_78", 57 0, L_000001659c2dd5d0;  1 drivers
v000001659c2db7a0_0 .net *"_ivl_8", 0 0, L_000001659c327410;  1 drivers
v000001659c2dada0_0 .net *"_ivl_80", 57 0, L_000001659c2ddb70;  1 drivers
L_000001659c2de9f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001659c2dc560_0 .net/2u *"_ivl_84", 31 0, L_000001659c2de9f8;  1 drivers
L_000001659c2dea40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001659c2db980_0 .net/2u *"_ivl_88", 5 0, L_000001659c2dea40;  1 drivers
v000001659c2dbe80_0 .net *"_ivl_90", 0 0, L_000001659c2dd210;  1 drivers
L_000001659c2dea88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001659c2db3e0_0 .net/2u *"_ivl_92", 5 0, L_000001659c2dea88;  1 drivers
v000001659c2da800_0 .net *"_ivl_94", 0 0, L_000001659c2dd350;  1 drivers
v000001659c2dbb60_0 .net *"_ivl_97", 0 0, L_000001659c326760;  1 drivers
v000001659c2dba20_0 .net *"_ivl_98", 47 0, L_000001659c2ddc10;  1 drivers
v000001659c2dc380_0 .net "adderResult", 31 0, L_000001659c2dcc70;  1 drivers
v000001659c2db840_0 .net "address", 31 0, L_000001659c2dd670;  1 drivers
v000001659c2dbc00_0 .net "clk", 0 0, L_000001659c327560;  alias, 1 drivers
v000001659c2db8e0_0 .var "cycles_consumed", 31 0;
o000001659c2a1048 .functor BUFZ 1, C4<z>; HiZ drive
v000001659c2db340_0 .net "excep_flag", 0 0, o000001659c2a1048;  0 drivers
v000001659c2dac60_0 .net "extImm", 31 0, L_000001659c338430;  1 drivers
v000001659c2db480_0 .net "funct", 5 0, L_000001659c2dda30;  1 drivers
v000001659c2daa80_0 .net "hlt", 0 0, v000001659c264990_0;  1 drivers
v000001659c2dbca0_0 .net "imm", 15 0, L_000001659c2dd490;  1 drivers
v000001659c2dbd40_0 .net "immediate", 31 0, L_000001659c338070;  1 drivers
v000001659c2dbde0_0 .net "input_clk", 0 0, v000001659c2dc770_0;  1 drivers
v000001659c2dbf20_0 .net "instruction", 31 0, L_000001659c339010;  1 drivers
v000001659c2dbfc0_0 .net "memoryReadData", 31 0, v000001659c293930_0;  1 drivers
v000001659c2dc100_0 .net "nextPC", 31 0, L_000001659c338390;  1 drivers
v000001659c2dab20_0 .net "opcode", 5 0, L_000001659c2dd3f0;  1 drivers
v000001659c2dc1a0_0 .net "rd", 4 0, L_000001659c2dc810;  1 drivers
v000001659c2dc2e0_0 .net "readData1", 31 0, L_000001659c326990;  1 drivers
v000001659c2dc4c0_0 .net "readData1_w", 31 0, L_000001659c338cf0;  1 drivers
v000001659c2da6c0_0 .net "readData2", 31 0, L_000001659c326b50;  1 drivers
v000001659c2da760_0 .net "rs", 4 0, L_000001659c2dd850;  1 drivers
v000001659c2da940_0 .net "rst", 0 0, v000001659c2dd8f0_0;  1 drivers
v000001659c2dc6d0_0 .net "rt", 4 0, L_000001659c2dd170;  1 drivers
v000001659c2dd7b0_0 .net "shamt", 31 0, L_000001659c2dddf0;  1 drivers
v000001659c2dc950_0 .net "wire_instruction", 31 0, L_000001659c327020;  1 drivers
v000001659c2dcef0_0 .net "writeData", 31 0, L_000001659c3391f0;  1 drivers
v000001659c2de250_0 .net "zero", 0 0, L_000001659c338d90;  1 drivers
L_000001659c2ddcb0 .part L_000001659c339010, 26, 6;
L_000001659c2dd3f0 .functor MUXZ 6, L_000001659c2ddcb0, L_000001659c2de698, L_000001659c244e20, C4<>;
L_000001659c2dd710 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2de728;
L_000001659c2de4d0 .part L_000001659c339010, 11, 5;
L_000001659c2de570 .functor MUXZ 5, L_000001659c2de4d0, L_000001659c2de770, L_000001659c2dd710, C4<>;
L_000001659c2dc810 .functor MUXZ 5, L_000001659c2de570, L_000001659c2de6e0, L_000001659c327410, C4<>;
L_000001659c2ddd50 .part L_000001659c339010, 21, 5;
L_000001659c2dd850 .functor MUXZ 5, L_000001659c2ddd50, L_000001659c2de7b8, L_000001659c326a00, C4<>;
L_000001659c2dd2b0 .part L_000001659c339010, 16, 5;
L_000001659c2dd170 .functor MUXZ 5, L_000001659c2dd2b0, L_000001659c2de800, L_000001659c326920, C4<>;
L_000001659c2dcbd0 .part L_000001659c339010, 0, 16;
L_000001659c2dd490 .functor MUXZ 16, L_000001659c2dcbd0, L_000001659c2de848, L_000001659c327480, C4<>;
L_000001659c2dcf90 .part L_000001659c339010, 6, 5;
L_000001659c2dcdb0 .concat [ 5 32 0 0], L_000001659c2dcf90, L_000001659c2de8d8;
L_000001659c2dd990 .functor MUXZ 37, L_000001659c2dcdb0, L_000001659c2de890, L_000001659c327330, C4<>;
L_000001659c2dddf0 .part L_000001659c2dd990, 0, 32;
L_000001659c2de110 .part L_000001659c339010, 0, 6;
L_000001659c2dda30 .functor MUXZ 6, L_000001659c2de110, L_000001659c2de920, L_000001659c3274f0, C4<>;
L_000001659c2ddad0 .part L_000001659c339010, 0, 26;
L_000001659c2dd5d0 .concat [ 26 32 0 0], L_000001659c2ddad0, L_000001659c2de9b0;
L_000001659c2ddb70 .functor MUXZ 58, L_000001659c2dd5d0, L_000001659c2de968, L_000001659c326a70, C4<>;
L_000001659c2dd670 .part L_000001659c2ddb70, 0, 32;
L_000001659c2ddfd0 .arith/sum 32, v000001659c299590_0, L_000001659c2de9f8;
L_000001659c2dd210 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2dea40;
L_000001659c2dd350 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2dea88;
L_000001659c2ddc10 .concat [ 32 16 0 0], L_000001659c2dd670, L_000001659c2dead0;
L_000001659c2de1b0 .concat [ 6 26 0 0], L_000001659c2dd3f0, L_000001659c2deb18;
L_000001659c2dde90 .cmp/eq 32, L_000001659c2de1b0, L_000001659c2deb60;
L_000001659c2ddf30 .cmp/eq 6, L_000001659c2dda30, L_000001659c2deba8;
L_000001659c2de390 .concat [ 32 16 0 0], L_000001659c326990, L_000001659c2debf0;
L_000001659c2dc8b0 .concat [ 32 16 0 0], v000001659c299590_0, L_000001659c2dec38;
L_000001659c2de070 .part L_000001659c2dd490, 15, 1;
LS_000001659c2de2f0_0_0 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_4 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_8 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_12 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_16 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_20 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_24 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_0_28 .concat [ 1 1 1 1], L_000001659c2de070, L_000001659c2de070, L_000001659c2de070, L_000001659c2de070;
LS_000001659c2de2f0_1_0 .concat [ 4 4 4 4], LS_000001659c2de2f0_0_0, LS_000001659c2de2f0_0_4, LS_000001659c2de2f0_0_8, LS_000001659c2de2f0_0_12;
LS_000001659c2de2f0_1_4 .concat [ 4 4 4 4], LS_000001659c2de2f0_0_16, LS_000001659c2de2f0_0_20, LS_000001659c2de2f0_0_24, LS_000001659c2de2f0_0_28;
L_000001659c2de2f0 .concat [ 16 16 0 0], LS_000001659c2de2f0_1_0, LS_000001659c2de2f0_1_4;
L_000001659c2dc9f0 .concat [ 16 32 0 0], L_000001659c2dd490, L_000001659c2de2f0;
L_000001659c2de430 .arith/sum 48, L_000001659c2dc8b0, L_000001659c2dc9f0;
L_000001659c2dca90 .functor MUXZ 48, L_000001659c2de430, L_000001659c2de390, L_000001659c3271e0, C4<>;
L_000001659c2dcb30 .functor MUXZ 48, L_000001659c2dca90, L_000001659c2ddc10, L_000001659c326760, C4<>;
L_000001659c2dcc70 .part L_000001659c2dcb30, 0, 32;
L_000001659c2dcd10 .cmp/eq 2, v000001659c294510_0, L_000001659c2dec80;
L_000001659c2dce50 .cmp/eq 2, v000001659c294510_0, L_000001659c2decc8;
L_000001659c338250 .cmp/eq 2, v000001659c294510_0, L_000001659c2ded10;
L_000001659c337710 .functor MUXZ 32, L_000001659c2deda0, L_000001659c2ded58, L_000001659c338250, C4<>;
L_000001659c337df0 .functor MUXZ 32, L_000001659c337710, L_000001659c2dcc70, L_000001659c2dce50, C4<>;
L_000001659c338390 .functor MUXZ 32, L_000001659c337df0, L_000001659c2ddfd0, L_000001659c2dcd10, C4<>;
L_000001659c339010 .functor MUXZ 32, L_000001659c327020, L_000001659c2dee30, L_000001659c326c30, C4<>;
L_000001659c339150 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2def08;
L_000001659c337990 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2def50;
L_000001659c3390b0 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2def98;
L_000001659c338570 .concat [ 16 16 0 0], L_000001659c2dd490, L_000001659c2defe0;
L_000001659c338890 .part L_000001659c2dd490, 15, 1;
LS_000001659c338e30_0_0 .concat [ 1 1 1 1], L_000001659c338890, L_000001659c338890, L_000001659c338890, L_000001659c338890;
LS_000001659c338e30_0_4 .concat [ 1 1 1 1], L_000001659c338890, L_000001659c338890, L_000001659c338890, L_000001659c338890;
LS_000001659c338e30_0_8 .concat [ 1 1 1 1], L_000001659c338890, L_000001659c338890, L_000001659c338890, L_000001659c338890;
LS_000001659c338e30_0_12 .concat [ 1 1 1 1], L_000001659c338890, L_000001659c338890, L_000001659c338890, L_000001659c338890;
L_000001659c338e30 .concat [ 4 4 4 4], LS_000001659c338e30_0_0, LS_000001659c338e30_0_4, LS_000001659c338e30_0_8, LS_000001659c338e30_0_12;
L_000001659c3395b0 .concat [ 16 16 0 0], L_000001659c2dd490, L_000001659c338e30;
L_000001659c338430 .functor MUXZ 32, L_000001659c3395b0, L_000001659c338570, L_000001659c3275d0, C4<>;
L_000001659c338110 .concat [ 6 26 0 0], L_000001659c2dd3f0, L_000001659c2df028;
L_000001659c339290 .cmp/eq 32, L_000001659c338110, L_000001659c2df070;
L_000001659c3389d0 .cmp/eq 6, L_000001659c2dda30, L_000001659c2df0b8;
L_000001659c3377b0 .cmp/eq 6, L_000001659c2dda30, L_000001659c2df100;
L_000001659c338610 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2df148;
L_000001659c338750 .functor MUXZ 32, L_000001659c338430, L_000001659c2df190, L_000001659c338610, C4<>;
L_000001659c338070 .functor MUXZ 32, L_000001659c338750, L_000001659c2dddf0, L_000001659c326ca0, C4<>;
L_000001659c3387f0 .concat [ 6 26 0 0], L_000001659c2dd3f0, L_000001659c2df1d8;
L_000001659c337cb0 .cmp/eq 32, L_000001659c3387f0, L_000001659c2df220;
L_000001659c338930 .cmp/eq 6, L_000001659c2dda30, L_000001659c2df268;
L_000001659c339330 .cmp/eq 6, L_000001659c2dda30, L_000001659c2df2b0;
L_000001659c3393d0 .cmp/eq 6, L_000001659c2dd3f0, L_000001659c2df2f8;
L_000001659c338b10 .functor MUXZ 32, L_000001659c326990, v000001659c299590_0, L_000001659c3393d0, C4<>;
L_000001659c338cf0 .functor MUXZ 32, L_000001659c338b10, L_000001659c326b50, L_000001659c3267d0, C4<>;
S_000001659c202270 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001659c258c10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001659c326d10 .functor NOT 1, v000001659c262f50_0, C4<0>, C4<0>, C4<0>;
v000001659c262e10_0 .net *"_ivl_0", 0 0, L_000001659c326d10;  1 drivers
v000001659c263a90_0 .net "in1", 31 0, L_000001659c326b50;  alias, 1 drivers
v000001659c263770_0 .net "in2", 31 0, L_000001659c338070;  alias, 1 drivers
v000001659c264210_0 .net "out", 31 0, L_000001659c337e90;  alias, 1 drivers
v000001659c263b30_0 .net "s", 0 0, v000001659c262f50_0;  alias, 1 drivers
L_000001659c337e90 .functor MUXZ 32, L_000001659c338070, L_000001659c326b50, L_000001659c326d10, C4<>;
S_000001659c1b29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001659c2d0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001659c2d00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001659c2d0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001659c2d0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001659c2d0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001659c2d01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001659c2d01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001659c2d0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001659c2d0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001659c2d0288 .param/l "j" 0 4 12, C4<000010>;
P_000001659c2d02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001659c2d02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001659c2d0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001659c2d0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001659c2d03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001659c2d03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001659c2d0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001659c2d0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001659c2d0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001659c2d04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001659c2d04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001659c2d0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001659c2d0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001659c2d0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001659c2d05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001659c2d0608 .param/l "xori" 0 4 8, C4<001110>;
v000001659c262eb0_0 .var "ALUOp", 3 0;
v000001659c262f50_0 .var "ALUSrc", 0 0;
v000001659c263130_0 .var "MemReadEn", 0 0;
v000001659c263bd0_0 .var "MemWriteEn", 0 0;
v000001659c263310_0 .var "MemtoReg", 0 0;
v000001659c263c70_0 .var "RegDst", 0 0;
v000001659c263d10_0 .var "RegWriteEn", 0 0;
v000001659c263db0_0 .net "funct", 5 0, L_000001659c2dda30;  alias, 1 drivers
v000001659c264990_0 .var "hlt", 0 0;
v000001659c264030_0 .net "opcode", 5 0, L_000001659c2dd3f0;  alias, 1 drivers
v000001659c2640d0_0 .net "rst", 0 0, v000001659c2dd8f0_0;  alias, 1 drivers
E_000001659c258bd0 .event anyedge, v000001659c2640d0_0, v000001659c264030_0, v000001659c263db0_0;
S_000001659c1b2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001659c258c50 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001659c327020 .functor BUFZ 32, L_000001659c337ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001659c264170_0 .net "Data_Out", 31 0, L_000001659c327020;  alias, 1 drivers
v000001659c2642b0 .array "InstMem", 0 1023, 31 0;
v000001659c264490_0 .net *"_ivl_0", 31 0, L_000001659c337ad0;  1 drivers
v000001659c264530_0 .net *"_ivl_3", 9 0, L_000001659c338c50;  1 drivers
v000001659c2648f0_0 .net *"_ivl_4", 11 0, L_000001659c3382f0;  1 drivers
L_000001659c2dede8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001659c243b00_0 .net *"_ivl_7", 1 0, L_000001659c2dede8;  1 drivers
v000001659c242b60_0 .net "addr", 31 0, v000001659c299590_0;  alias, 1 drivers
v000001659c294330_0 .var/i "i", 31 0;
L_000001659c337ad0 .array/port v000001659c2642b0, L_000001659c3382f0;
L_000001659c338c50 .part v000001659c299590_0, 0, 10;
L_000001659c3382f0 .concat [ 10 2 0 0], L_000001659c338c50, L_000001659c2dede8;
S_000001659c2017a0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001659c326990 .functor BUFZ 32, L_000001659c338bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001659c326b50 .functor BUFZ 32, L_000001659c3386b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001659c293bb0_0 .net *"_ivl_0", 31 0, L_000001659c338bb0;  1 drivers
v000001659c294290_0 .net *"_ivl_10", 6 0, L_000001659c338ed0;  1 drivers
L_000001659c2deec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001659c294b50_0 .net *"_ivl_13", 1 0, L_000001659c2deec0;  1 drivers
v000001659c293c50_0 .net *"_ivl_2", 6 0, L_000001659c3384d0;  1 drivers
L_000001659c2dee78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001659c293890_0 .net *"_ivl_5", 1 0, L_000001659c2dee78;  1 drivers
v000001659c293cf0_0 .net *"_ivl_8", 31 0, L_000001659c3386b0;  1 drivers
v000001659c294e70_0 .net "clk", 0 0, L_000001659c327560;  alias, 1 drivers
v000001659c294f10_0 .var/i "i", 31 0;
v000001659c2937f0_0 .net "readData1", 31 0, L_000001659c326990;  alias, 1 drivers
v000001659c293d90_0 .net "readData2", 31 0, L_000001659c326b50;  alias, 1 drivers
v000001659c294790_0 .net "readRegister1", 4 0, L_000001659c2dd850;  alias, 1 drivers
v000001659c293e30_0 .net "readRegister2", 4 0, L_000001659c2dd170;  alias, 1 drivers
v000001659c2934d0 .array "registers", 31 0, 31 0;
v000001659c294830_0 .net "rst", 0 0, v000001659c2dd8f0_0;  alias, 1 drivers
v000001659c294a10_0 .net "we", 0 0, v000001659c263d10_0;  alias, 1 drivers
v000001659c294c90_0 .net "writeData", 31 0, L_000001659c3391f0;  alias, 1 drivers
v000001659c294650_0 .net "writeRegister", 4 0, L_000001659c337b70;  alias, 1 drivers
E_000001659c258e10/0 .event negedge, v000001659c2640d0_0;
E_000001659c258e10/1 .event posedge, v000001659c294e70_0;
E_000001659c258e10 .event/or E_000001659c258e10/0, E_000001659c258e10/1;
L_000001659c338bb0 .array/port v000001659c2934d0, L_000001659c3384d0;
L_000001659c3384d0 .concat [ 5 2 0 0], L_000001659c2dd850, L_000001659c2dee78;
L_000001659c3386b0 .array/port v000001659c2934d0, L_000001659c338ed0;
L_000001659c338ed0 .concat [ 5 2 0 0], L_000001659c2dd170, L_000001659c2deec0;
S_000001659c201930 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001659c2017a0;
 .timescale 0 0;
v000001659c2945b0_0 .var/i "i", 31 0;
S_000001659c1eb7e0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001659c2588d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001659c3268b0 .functor NOT 1, v000001659c263c70_0, C4<0>, C4<0>, C4<0>;
v000001659c293110_0 .net *"_ivl_0", 0 0, L_000001659c3268b0;  1 drivers
v000001659c2940b0_0 .net "in1", 4 0, L_000001659c2dd170;  alias, 1 drivers
v000001659c294bf0_0 .net "in2", 4 0, L_000001659c2dc810;  alias, 1 drivers
v000001659c294010_0 .net "out", 4 0, L_000001659c337b70;  alias, 1 drivers
v000001659c293b10_0 .net "s", 0 0, v000001659c263c70_0;  alias, 1 drivers
L_000001659c337b70 .functor MUXZ 5, L_000001659c2dc810, L_000001659c2dd170, L_000001659c3268b0, C4<>;
S_000001659c1eb970 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001659c2589d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001659c327100 .functor NOT 1, v000001659c263310_0, C4<0>, C4<0>, C4<0>;
v000001659c294150_0 .net *"_ivl_0", 0 0, L_000001659c327100;  1 drivers
v000001659c2943d0_0 .net "in1", 31 0, v000001659c2931b0_0;  alias, 1 drivers
v000001659c293ed0_0 .net "in2", 31 0, v000001659c293930_0;  alias, 1 drivers
v000001659c294fb0_0 .net "out", 31 0, L_000001659c3391f0;  alias, 1 drivers
v000001659c293570_0 .net "s", 0 0, v000001659c263310_0;  alias, 1 drivers
L_000001659c3391f0 .functor MUXZ 32, v000001659c293930_0, v000001659c2931b0_0, L_000001659c327100, C4<>;
S_000001659c22ee60 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001659c22eff0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001659c22f028 .param/l "AND" 0 9 12, C4<0010>;
P_000001659c22f060 .param/l "NOR" 0 9 12, C4<0101>;
P_000001659c22f098 .param/l "OR" 0 9 12, C4<0011>;
P_000001659c22f0d0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001659c22f108 .param/l "SLL" 0 9 12, C4<1000>;
P_000001659c22f140 .param/l "SLT" 0 9 12, C4<0110>;
P_000001659c22f178 .param/l "SRL" 0 9 12, C4<1001>;
P_000001659c22f1b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001659c22f1e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001659c22f220 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001659c22f258 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001659c2df340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659c294470_0 .net/2u *"_ivl_0", 31 0, L_000001659c2df340;  1 drivers
v000001659c294d30_0 .net "opSel", 3 0, v000001659c262eb0_0;  alias, 1 drivers
v000001659c2941f0_0 .net "operand1", 31 0, L_000001659c338cf0;  alias, 1 drivers
v000001659c294dd0_0 .net "operand2", 31 0, L_000001659c337e90;  alias, 1 drivers
v000001659c2931b0_0 .var "result", 31 0;
v000001659c293250_0 .net "zero", 0 0, L_000001659c338d90;  alias, 1 drivers
E_000001659c259490 .event anyedge, v000001659c262eb0_0, v000001659c2941f0_0, v000001659c264210_0;
L_000001659c338d90 .cmp/eq 32, v000001659c2931b0_0, L_000001659c2df340;
S_000001659c219c70 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001659c2950d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001659c295108 .param/l "add" 0 4 5, C4<100000>;
P_000001659c295140 .param/l "addi" 0 4 8, C4<001000>;
P_000001659c295178 .param/l "addu" 0 4 5, C4<100001>;
P_000001659c2951b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001659c2951e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001659c295220 .param/l "beq" 0 4 10, C4<000100>;
P_000001659c295258 .param/l "bne" 0 4 10, C4<000101>;
P_000001659c295290 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001659c2952c8 .param/l "j" 0 4 12, C4<000010>;
P_000001659c295300 .param/l "jal" 0 4 12, C4<000011>;
P_000001659c295338 .param/l "jr" 0 4 6, C4<001000>;
P_000001659c295370 .param/l "lw" 0 4 8, C4<100011>;
P_000001659c2953a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001659c2953e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001659c295418 .param/l "ori" 0 4 8, C4<001101>;
P_000001659c295450 .param/l "sgt" 0 4 6, C4<101011>;
P_000001659c295488 .param/l "sll" 0 4 6, C4<000000>;
P_000001659c2954c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001659c2954f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001659c295530 .param/l "srl" 0 4 6, C4<000010>;
P_000001659c295568 .param/l "sub" 0 4 5, C4<100010>;
P_000001659c2955a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001659c2955d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001659c295610 .param/l "xor_" 0 4 5, C4<100110>;
P_000001659c295648 .param/l "xori" 0 4 8, C4<001110>;
v000001659c294510_0 .var "PCsrc", 1 0;
v000001659c2932f0_0 .net "excep_flag", 0 0, o000001659c2a1048;  alias, 0 drivers
v000001659c2946f0_0 .net "funct", 5 0, L_000001659c2dda30;  alias, 1 drivers
v000001659c2948d0_0 .net "opcode", 5 0, L_000001659c2dd3f0;  alias, 1 drivers
v000001659c294970_0 .net "operand1", 31 0, L_000001659c326990;  alias, 1 drivers
v000001659c294ab0_0 .net "operand2", 31 0, L_000001659c337e90;  alias, 1 drivers
v000001659c293610_0 .net "rst", 0 0, v000001659c2dd8f0_0;  alias, 1 drivers
E_000001659c258e90/0 .event anyedge, v000001659c2640d0_0, v000001659c2932f0_0, v000001659c264030_0, v000001659c2937f0_0;
E_000001659c258e90/1 .event anyedge, v000001659c264210_0, v000001659c263db0_0;
E_000001659c258e90 .event/or E_000001659c258e90/0, E_000001659c258e90/1;
S_000001659c219e00 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001659c293a70 .array "DataMem", 0 1023, 31 0;
v000001659c293390_0 .net "address", 31 0, v000001659c2931b0_0;  alias, 1 drivers
v000001659c293430_0 .net "clock", 0 0, L_000001659c326840;  1 drivers
v000001659c2936b0_0 .net "data", 31 0, L_000001659c326b50;  alias, 1 drivers
v000001659c293750_0 .var/i "i", 31 0;
v000001659c293930_0 .var "q", 31 0;
v000001659c2939d0_0 .net "rden", 0 0, v000001659c263130_0;  alias, 1 drivers
v000001659c297a10_0 .net "wren", 0 0, v000001659c263bd0_0;  alias, 1 drivers
E_000001659c258f90 .event posedge, v000001659c293430_0;
S_000001659c1e6ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001659c2020e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001659c2594d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001659c298d70_0 .net "PCin", 31 0, L_000001659c338390;  alias, 1 drivers
v000001659c299590_0 .var "PCout", 31 0;
v000001659c2982d0_0 .net "clk", 0 0, L_000001659c327560;  alias, 1 drivers
v000001659c298550_0 .net "rst", 0 0, v000001659c2dd8f0_0;  alias, 1 drivers
    .scope S_000001659c219c70;
T_0 ;
    %wait E_000001659c258e90;
    %load/vec4 v000001659c293610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001659c294510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001659c2932f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001659c294510_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001659c2948d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001659c294970_0;
    %load/vec4 v000001659c294ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001659c2948d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001659c294970_0;
    %load/vec4 v000001659c294ab0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001659c2948d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001659c2948d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001659c2948d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001659c2946f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001659c294510_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001659c294510_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001659c1e6ac0;
T_1 ;
    %wait E_000001659c258e10;
    %load/vec4 v000001659c298550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001659c299590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001659c298d70_0;
    %assign/vec4 v000001659c299590_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001659c1b2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001659c294330_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001659c294330_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001659c294330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %load/vec4 v000001659c294330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001659c294330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2642b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001659c1b29c0;
T_3 ;
    %wait E_000001659c258bd0;
    %load/vec4 v000001659c2640d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001659c264990_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001659c263bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001659c263310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001659c263130_0, 0;
    %assign/vec4 v000001659c263c70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001659c264990_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001659c262eb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001659c262f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001659c263d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001659c263bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001659c263310_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001659c263130_0, 0, 1;
    %store/vec4 v000001659c263c70_0, 0, 1;
    %load/vec4 v000001659c264030_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c264990_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %load/vec4 v000001659c263db0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001659c263c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263310_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c263bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001659c262f50_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001659c262eb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001659c2017a0;
T_4 ;
    %wait E_000001659c258e10;
    %fork t_1, S_000001659c201930;
    %jmp t_0;
    .scope S_000001659c201930;
t_1 ;
    %load/vec4 v000001659c294830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001659c2945b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001659c2945b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001659c2945b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2934d0, 0, 4;
    %load/vec4 v000001659c2945b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001659c2945b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001659c294a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001659c294c90_0;
    %load/vec4 v000001659c294650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2934d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c2934d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001659c2017a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001659c2017a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001659c294f10_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001659c294f10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001659c294f10_0;
    %ix/getv/s 4, v000001659c294f10_0;
    %load/vec4a v000001659c2934d0, 4;
    %ix/getv/s 4, v000001659c294f10_0;
    %load/vec4a v000001659c2934d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001659c294f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001659c294f10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001659c22ee60;
T_6 ;
    %wait E_000001659c259490;
    %load/vec4 v000001659c294d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %add;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %sub;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %and;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %or;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %xor;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %or;
    %inv;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001659c2941f0_0;
    %load/vec4 v000001659c294dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001659c294dd0_0;
    %load/vec4 v000001659c2941f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001659c2941f0_0;
    %ix/getv 4, v000001659c294dd0_0;
    %shiftl 4;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001659c2941f0_0;
    %ix/getv 4, v000001659c294dd0_0;
    %shiftr 4;
    %assign/vec4 v000001659c2931b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001659c219e00;
T_7 ;
    %wait E_000001659c258f90;
    %load/vec4 v000001659c2939d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001659c293390_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001659c293a70, 4;
    %assign/vec4 v000001659c293930_0, 0;
T_7.0 ;
    %load/vec4 v000001659c297a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001659c2936b0_0;
    %ix/getv 3, v000001659c293390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c293a70, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001659c219e00;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001659c293750_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001659c293750_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001659c293750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659c293a70, 0, 4;
    %load/vec4 v000001659c293750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001659c293750_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001659c219e00;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001659c293750_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001659c293750_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001659c293750_0;
    %load/vec4a v000001659c293a70, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001659c293750_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001659c293750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001659c293750_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001659c2020e0;
T_10 ;
    %wait E_000001659c258e10;
    %load/vec4 v000001659c2da940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001659c2db8e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001659c2db8e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001659c2db8e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001659c2601f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001659c2dc770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001659c2dd8f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001659c2601f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001659c2dc770_0;
    %inv;
    %assign/vec4 v000001659c2dc770_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001659c2601f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001659c2dd8f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001659c2dd8f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001659c2dd0d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
