-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_w3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_w3_AWREADY : IN STD_LOGIC;
    m_axi_gmem_w3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_w3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_WVALID : OUT STD_LOGIC;
    m_axi_gmem_w3_WREADY : IN STD_LOGIC;
    m_axi_gmem_w3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_WLAST : OUT STD_LOGIC;
    m_axi_gmem_w3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_w3_ARREADY : IN STD_LOGIC;
    m_axi_gmem_w3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_w3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_RVALID : IN STD_LOGIC;
    m_axi_gmem_w3_RREADY : OUT STD_LOGIC;
    m_axi_gmem_w3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w3_RLAST : IN STD_LOGIC;
    m_axi_gmem_w3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_w3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w3_BVALID : IN STD_LOGIC;
    m_axi_gmem_w3_BREADY : OUT STD_LOGIC;
    m_axi_gmem_w3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln180 : IN STD_LOGIC_VECTOR (61 downto 0);
    conv3_weights_local_0_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_0_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_0_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_0_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_0_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_0_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_0_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_0_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_0_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_0_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_0_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_0_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_0_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_0_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_0_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_0_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_1_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_1_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_1_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_1_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_1_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_1_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_1_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_1_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_1_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_1_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_1_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_1_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_1_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_1_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_1_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_1_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_2_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_2_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_2_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_2_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_2_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_2_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_2_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_2_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_2_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_2_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_2_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_2_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_2_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_2_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_2_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_2_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_3_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_3_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_3_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_3_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_3_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_3_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_3_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_3_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_3_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_3_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_3_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_3_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_3_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_3_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_3_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_3_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_4_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_4_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_4_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_4_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_4_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_4_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_4_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_4_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_4_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_4_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_4_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_4_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_4_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_4_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_4_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_4_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_5_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_5_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_5_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_5_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_5_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_5_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_5_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_5_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_5_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_5_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_5_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_5_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_5_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_5_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_5_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_5_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_6_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_6_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_6_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_6_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_6_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_6_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_6_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_6_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_6_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_6_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_6_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_6_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_6_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_6_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_6_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_6_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_7_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_7_0_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_7_0_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_7_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_7_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_7_0_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_7_0_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_7_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_7_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_7_1_0_ce1 : OUT STD_LOGIC;
    conv3_weights_local_7_1_0_we1 : OUT STD_LOGIC;
    conv3_weights_local_7_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_local_7_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv3_weights_local_7_1_1_ce1 : OUT STD_LOGIC;
    conv3_weights_local_7_1_1_we1 : OUT STD_LOGIC;
    conv3_weights_local_7_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln180_reg_1170 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln180_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_w3_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln180_fu_844_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln180_reg_1174 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln181_1_fu_940_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln181_1_reg_1178 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_fu_996_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_reg_1182 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln184_1_fu_1014_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln184_1_reg_1186 : STD_LOGIC_VECTOR (5 downto 0);
    signal gmem_w3_addr_read_reg_1191 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln184_4_fu_1060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kw_fu_160 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln182_fu_1020_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal kh_fu_164 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln181_3_fu_988_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_168 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln181_4_fu_1032_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_fu_172 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln180_1_fu_836_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten16_fu_176 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_1_fu_773_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten16_load : STD_LOGIC_VECTOR (9 downto 0);
    signal bitcast_ln184_fu_1095_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln181_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln180_fu_816_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln180_mid2_v_fu_848_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_862_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln184_1_fu_870_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln184_fu_858_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln184_fu_874_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln181_fu_796_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln180_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_800_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln182_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln180_fu_828_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln180_1_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln181_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln181_fu_916_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln181_1_fu_936_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln180_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln181_mid1_fu_948_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln180_2_fu_896_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln181_2_fu_958_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln180_1_fu_880_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln184_2_fu_966_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln184_fu_970_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln184_fu_976_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln181_fu_928_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln1_fu_1000_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln184_1_fu_982_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln184_3_fu_1010_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln181_1_fu_1026_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten16_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln180_fu_767_p2 = ap_const_lv1_0))) then 
                    indvar_flatten16_fu_176 <= add_ln180_1_fu_773_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten16_fu_176 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_168 <= ap_const_lv6_0;
                elsif (((icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_168 <= select_ln181_4_fu_1032_p3;
                end if;
            end if; 
        end if;
    end process;

    j_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_172 <= ap_const_lv6_0;
                elsif (((icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_172 <= select_ln180_1_fu_836_p3;
                end if;
            end if; 
        end if;
    end process;

    kh_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    kh_fu_164 <= ap_const_lv3_0;
                elsif (((icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    kh_fu_164 <= select_ln181_3_fu_988_p3;
                end if;
            end if; 
        end if;
    end process;

    kw_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    kw_fu_160 <= ap_const_lv3_0;
                elsif (((icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    kw_fu_160 <= add_ln182_fu_1020_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln184_1_reg_1186 <= add_ln184_1_fu_1014_p2;
                gmem_w3_addr_read_reg_1191 <= m_axi_gmem_w3_RDATA;
                select_ln181_1_reg_1178 <= select_ln181_1_fu_940_p3;
                trunc_ln180_reg_1174 <= trunc_ln180_fu_844_p1;
                trunc_ln182_reg_1182 <= trunc_ln182_fu_996_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln180_reg_1170 <= icmp_ln180_fu_767_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln180_1_fu_773_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten16_load) + unsigned(ap_const_lv10_1));
    add_ln180_fu_816_p2 <= std_logic_vector(unsigned(j_fu_172) + unsigned(ap_const_lv6_1));
    add_ln181_1_fu_1026_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_168) + unsigned(ap_const_lv6_1));
    add_ln181_fu_916_p2 <= std_logic_vector(unsigned(select_ln180_fu_828_p3) + unsigned(ap_const_lv3_1));
    add_ln182_fu_1020_p2 <= std_logic_vector(unsigned(select_ln181_fu_928_p3) + unsigned(ap_const_lv3_1));
    add_ln184_1_fu_1014_p2 <= std_logic_vector(unsigned(sub_ln184_1_fu_982_p2) + unsigned(zext_ln184_3_fu_1010_p1));
    add_ln184_fu_970_p2 <= std_logic_vector(signed(sext_ln180_1_fu_880_p1) + signed(zext_ln184_2_fu_966_p1));
    and_ln180_1_fu_910_p2 <= (xor_ln180_fu_884_p2 and icmp_ln182_fu_904_p2);
    and_ln180_fu_890_p2 <= (xor_ln180_fu_884_p2 and trunc_ln181_fu_796_p1);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_w3_RVALID, icmp_ln180_reg_1170)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln180_reg_1170 = ap_const_lv1_0) and (m_axi_gmem_w3_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_w3_RVALID, icmp_ln180_reg_1170)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln180_reg_1170 = ap_const_lv1_0) and (m_axi_gmem_w3_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(m_axi_gmem_w3_RVALID, icmp_ln180_reg_1170)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((icmp_ln180_reg_1170 = ap_const_lv1_0) and (m_axi_gmem_w3_RVALID = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln180_fu_767_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln180_fu_767_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln180_reg_1170, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln180_reg_1170 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten16_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten16_fu_176)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten16_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten16_load <= indvar_flatten16_fu_176;
        end if; 
    end process;

    bitcast_ln184_fu_1095_p1 <= gmem_w3_addr_read_reg_1191;
    conv3_weights_local_0_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_0_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_0_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_0_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_0_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_0_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_0_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_0_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_0_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_0_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_0_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_0_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_1_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_1_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_1_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_1_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_1_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_1_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_1_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_1_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_1_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_1_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_1_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_2_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_2_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_2_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_2_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_2_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_2_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_2_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_2_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_2_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_2_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_2_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_3_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_3_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_3_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_3_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_3_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_3_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_3_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_3_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_3_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_3_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_3_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_4_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_4_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_4_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_4_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_4_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_4_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_4_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_4_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_4_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_4_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_4_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_5_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_5_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_5_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_5_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_5_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_5_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_5_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_5_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_5_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_5_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_5_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_6_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_6_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_6_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_6_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_6_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_6_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_6_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_6_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_6_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_6_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_6_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_0_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_7_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_0_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_0_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_7_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_0_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_0_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_7_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_0_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_0_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_7_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_0) and (trunc_ln180_reg_1174 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_0_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_1_0_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_7_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_1_0_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_1_0_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_7_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_0) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_1_0_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_1_1_address1 <= zext_ln184_4_fu_1060_p1(6 - 1 downto 0);

    conv3_weights_local_7_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_1_1_ce1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_local_7_1_1_d1 <= bitcast_ln184_fu_1095_p1;

    conv3_weights_local_7_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln180_reg_1174, select_ln181_1_reg_1178, trunc_ln182_reg_1182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln182_reg_1182 = ap_const_lv1_1) and (select_ln181_1_reg_1178 = ap_const_lv1_1) and (trunc_ln180_reg_1174 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            conv3_weights_local_7_1_1_we1 <= ap_const_logic_1;
        else 
            conv3_weights_local_7_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_w3_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem_w3_RVALID, icmp_ln180_reg_1170, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gmem_w3_blk_n_R <= m_axi_gmem_w3_RVALID;
        else 
            gmem_w3_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln180_fu_767_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten16_load = ap_const_lv10_320) else "0";
    icmp_ln181_fu_822_p2 <= "1" when (indvar_flatten_fu_168 = ap_const_lv6_19) else "0";
    icmp_ln182_fu_904_p2 <= "1" when (kw_fu_160 = ap_const_lv3_5) else "0";
    lshr_ln181_mid1_fu_948_p4 <= add_ln181_fu_916_p2(2 downto 1);
    lshr_ln1_fu_1000_p4 <= select_ln181_fu_928_p3(2 downto 1);
    lshr_ln_fu_800_p4 <= kh_fu_164(2 downto 1);
    m_axi_gmem_w3_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_w3_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_w3_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_w3_ARID <= ap_const_lv1_0;
    m_axi_gmem_w3_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_w3_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_w3_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_w3_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_w3_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_w3_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_w3_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_w3_ARVALID <= ap_const_logic_0;
    m_axi_gmem_w3_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_w3_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_w3_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_w3_AWID <= ap_const_lv1_0;
    m_axi_gmem_w3_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_w3_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_w3_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_w3_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_w3_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_w3_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_w3_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_w3_AWVALID <= ap_const_logic_0;
    m_axi_gmem_w3_BREADY <= ap_const_logic_0;

    m_axi_gmem_w3_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln180_reg_1170, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_1170 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_gmem_w3_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_w3_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_w3_WDATA <= ap_const_lv32_0;
    m_axi_gmem_w3_WID <= ap_const_lv1_0;
    m_axi_gmem_w3_WLAST <= ap_const_logic_0;
    m_axi_gmem_w3_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_w3_WUSER <= ap_const_lv1_0;
    m_axi_gmem_w3_WVALID <= ap_const_logic_0;
    or_ln181_fu_922_p2 <= (icmp_ln181_fu_822_p2 or and_ln180_1_fu_910_p2);
    select_ln180_1_fu_836_p3 <= 
        add_ln180_fu_816_p2 when (icmp_ln181_fu_822_p2(0) = '1') else 
        j_fu_172;
    select_ln180_2_fu_896_p3 <= 
        ap_const_lv2_0 when (icmp_ln181_fu_822_p2(0) = '1') else 
        lshr_ln_fu_800_p4;
    select_ln180_fu_828_p3 <= 
        ap_const_lv3_0 when (icmp_ln181_fu_822_p2(0) = '1') else 
        kh_fu_164;
    select_ln181_1_fu_940_p3 <= 
        trunc_ln181_1_fu_936_p1 when (and_ln180_1_fu_910_p2(0) = '1') else 
        and_ln180_fu_890_p2;
    select_ln181_2_fu_958_p3 <= 
        lshr_ln181_mid1_fu_948_p4 when (and_ln180_1_fu_910_p2(0) = '1') else 
        select_ln180_2_fu_896_p3;
    select_ln181_3_fu_988_p3 <= 
        add_ln181_fu_916_p2 when (and_ln180_1_fu_910_p2(0) = '1') else 
        select_ln180_fu_828_p3;
    select_ln181_4_fu_1032_p3 <= 
        ap_const_lv6_1 when (icmp_ln181_fu_822_p2(0) = '1') else 
        add_ln181_1_fu_1026_p2;
    select_ln181_fu_928_p3 <= 
        ap_const_lv3_0 when (or_ln181_fu_922_p2(0) = '1') else 
        kw_fu_160;
        sext_ln180_1_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln184_fu_874_p2),6));

    shl_ln184_fu_976_p2 <= std_logic_vector(shift_left(unsigned(add_ln184_fu_970_p2),to_integer(unsigned('0' & ap_const_lv6_2(6-1 downto 0)))));
    sub_ln184_1_fu_982_p2 <= std_logic_vector(unsigned(shl_ln184_fu_976_p2) - unsigned(add_ln184_fu_970_p2));
    sub_ln184_fu_874_p2 <= std_logic_vector(unsigned(zext_ln184_1_fu_870_p1) - unsigned(zext_ln184_fu_858_p1));
    tmp_fu_862_p3 <= (zext_ln180_mid2_v_fu_848_p4 & ap_const_lv2_0);
    trunc_ln180_fu_844_p1 <= select_ln180_1_fu_836_p3(3 - 1 downto 0);
    trunc_ln181_1_fu_936_p1 <= add_ln181_fu_916_p2(1 - 1 downto 0);
    trunc_ln181_fu_796_p1 <= kh_fu_164(1 - 1 downto 0);
    trunc_ln182_fu_996_p1 <= select_ln181_fu_928_p3(1 - 1 downto 0);
    xor_ln180_fu_884_p2 <= (icmp_ln181_fu_822_p2 xor ap_const_lv1_1);
    zext_ln180_mid2_v_fu_848_p4 <= select_ln180_1_fu_836_p3(4 downto 3);
    zext_ln184_1_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_862_p3),5));
    zext_ln184_2_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln181_2_fu_958_p3),6));
    zext_ln184_3_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1000_p4),6));
    zext_ln184_4_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln184_1_reg_1186),64));
    zext_ln184_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln180_mid2_v_fu_848_p4),5));
end behav;
