$version Generated by VerilatedVcd $end
$date Thu Oct 31 14:30:20 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 & data_out [7:0] $end
  $var wire  1 $ en $end
  $var wire  1 % rst $end
  $scope module lfsr $end
   $var wire  1 # clk $end
   $var wire 32 ' current_state [31:0] $end
   $var wire  8 & data_out [7:0] $end
   $var wire  1 $ en $end
   $var wire 32 ( next_state [31:0] $end
   $var wire  1 % rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
b00000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000001 (
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
0%
#9
1#
b00000001 &
b00000000000000000000000000000001 '
b00000000000000000000000000000010 (
#10
0#
#11
1#
b00000011 &
b00000000000000000000000000000010 '
b00000000000000000000000000000011 (
#12
0#
#13
1#
b00000111 &
b00000000000000000000000000000011 '
b00000000000000000000000000000100 (
#14
0#
#15
1#
b00001111 &
b00000000000000000000000000000100 '
b00000000000000000000000000000101 (
#16
0#
#17
1#
b00011111 &
b00000000000000000000000000000101 '
b00000000000000000000000000000110 (
#18
0#
#19
1#
b00111111 &
b00000000000000000000000000000110 '
b00000000000000000000000000000111 (
#20
0#
#21
1#
b01111111 &
b00000000000000000000000000000111 '
b00000000000000000000000000001000 (
#22
0#
#23
1#
b11111111 &
b00000000000000000000000000001000 '
b00000000000000000000000000000000 (
#24
0#
#25
1#
b00000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000001 (
#26
0#
#27
1#
b00000001 &
b00000000000000000000000000000001 '
b00000000000000000000000000000010 (
