#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jan  3 11:32:27 2026
# Process ID         : 18620
# Current directory  : D:/Projects_Git/DMA_UART/DMA_UART_2CH
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent26928 D:\Projects_Git\DMA_UART\DMA_UART_2CH\DMA_UART_2CH.xpr
# Log file           : D:/Projects_Git/DMA_UART/DMA_UART_2CH/vivado.log
# Journal file       : D:/Projects_Git/DMA_UART/DMA_UART_2CH\vivado.jou
# Running On         : OrhunPc
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 7 255HX
# CPU Frequency      : 2880 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 33673 MB
# Swap memory        : 5368 MB
# Total Virtual      : 39042 MB
# Available Virtual  : 28199 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects_Git/DMA_UART/ip_repo/AXI4_Lite_Slave_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Projects_Git/DMA_UART/ip_repo/AXI4_Lite_Slave_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects_Git/DMA_UART/ip_repo/AXI4_Lite_Slave_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects_Git/DMA_UART/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.965 ; gain = 293.910
update_compile_order -fileset sources_1
set_property top DMA_UART [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/utils_1/imports/synth_1/AXI_master.dcp with file D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.runs/synth_1/DMA_UART.dcp
launch_runs synth_1 -jobs 19
[Sat Jan  3 11:33:04 2026] Launched synth_1...
Run output will be captured here: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.runs/synth_1/runme.log
set_property top DMA_ENGINE [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: DMA_ENGINE
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.852 ; gain = 457.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DMA_ENGINE' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'DMA_ENGINE' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd:133]
WARNING: [Synth 8-3330] design DMA_ENGINE has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.738 ; gain = 561.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.738 ; gain = 561.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.738 ; gain = 561.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2544.062 ; gain = 813.238
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2544.062 ; gain = 1012.570
set_property top DMA_UART [current_fileset]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2650.766 ; gain = 106.703
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'DMA_UART' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2750.332 ; gain = 206.270
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2752.125 ; gain = 1.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DMA_UART' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:106]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI_master' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:6' bound to instance 'AXI_master_inst' of component 'AXI_master' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:476]
INFO: [Synth 8-638] synthesizing module 'AXI_master' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:83]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:405]
INFO: [Synth 8-3491] module 'AXI_ADDRESS_CONTROL_CHANNEL' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd:13' bound to instance 'read_address_channel' of component 'AXI_ADDRESS_CONTROL_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:475]
INFO: [Synth 8-638] synthesizing module 'AXI_ADDRESS_CONTROL_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AXI_ADDRESS_CONTROL_CHANNEL' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd:44]
INFO: [Synth 8-3491] module 'AXI_ADDRESS_CONTROL_CHANNEL' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd:13' bound to instance 'write_address_channel' of component 'AXI_ADDRESS_CONTROL_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:501]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI_READ_DATA_CHANNEL' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd:14' bound to instance 'read_data_channel' of component 'AXI_READ_DATA_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:527]
INFO: [Synth 8-638] synthesizing module 'AXI_READ_DATA_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd:44]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_READ_DATA_CHANNEL' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd:44]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI_WRITE_DATA_CHANNEL' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd:13' bound to instance 'write_data_channel' of component 'AXI_WRITE_DATA_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:552]
INFO: [Synth 8-638] synthesizing module 'AXI_WRITE_DATA_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd:43]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_WRITE_DATA_CHANNEL' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd:43]
INFO: [Synth 8-3491] module 'AXI_WRITE_DATA_RESPONSE_CHANNEL' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd:13' bound to instance 'write_data_response_channel' of component 'AXI_WRITE_DATA_RESPONSE_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:576]
INFO: [Synth 8-638] synthesizing module 'AXI_WRITE_DATA_RESPONSE_CHANNEL' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'AXI_WRITE_DATA_RESPONSE_CHANNEL' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd:29]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fifo_manager' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd:9' bound to instance 'write_data_fifo_management' of component 'fifo_manager' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:591]
INFO: [Synth 8-638] synthesizing module 'fifo_manager' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd:27]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_manager' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd:27]
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:31' bound to instance 'read_data_fifo_inst' of component 'FIFO' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:611]
INFO: [Synth 8-638] synthesizing module 'FIFO' [D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:57]
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (0#1) [D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:57]
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:31' bound to instance 'write_data_fifo_inst' of component 'FIFO' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'AXI_master' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd:83]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'AXI4_Lite_Slave' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd:5' bound to instance 'AXI4_Lite_Slave_inst' of component 'AXI4_Lite_Slave' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:543]
INFO: [Synth 8-638] synthesizing module 'AXI4_Lite_Slave' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'AXI4_Lite_Slave_Driver' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd:5' bound to instance 'AXI4_Lite_Slave_Driver_inst' of component 'AXI4_Lite_Slave_Driver' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd:165]
INFO: [Synth 8-638] synthesizing module 'AXI4_Lite_Slave_Driver' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd:130]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'AXI4_Lite_Slave_Driver' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'AXI4_Lite_Slave' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd:89]
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART_INTERFACE' declared at 'D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd:30' bound to instance 'UART_INTERFACE_0_inst' of component 'UART_INTERFACE' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:617]
INFO: [Synth 8-638] synthesizing module 'UART_INTERFACE' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd:79]
	Parameter g_fifo_depth bound to: 8 - type: integer 
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX_INTERFACE' declared at 'D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd:27' bound to instance 'UART_RX_INTERFACE_inst' of component 'UART_RX_INTERFACE' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd:138]
INFO: [Synth 8-638] synthesizing module 'UART_RX_INTERFACE' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd:63]
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd:33' bound to instance 'UART_RX_inst' of component 'UART_RX' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd:165]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (0#1) [D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd:59]
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:31' bound to instance 'FIFO_inst' of component 'FIFO' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd:184]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized2' [D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:57]
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized2' (0#1) [D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_INTERFACE' (0#1) [D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd:63]
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX_INTERFACE' declared at 'D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd:28' bound to instance 'UART_TX_INTERFACE_inst' of component 'UART_TX_INTERFACE' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd:165]
INFO: [Synth 8-638] synthesizing module 'UART_TX_INTERFACE' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd:62]
	Parameter g_fifo_depth bound to: 8 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd:31' bound to instance 'FIFO_inst' of component 'FIFO' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd:175]
INFO: [Synth 8-3491] module 'UART_TX' declared at 'D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd:33' bound to instance 'UART_TX_inst' of component 'UART_TX' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd:199]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd:56]
INFO: [Synth 8-226] default block is never used [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_INTERFACE' (0#1) [D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'UART_INTERFACE' (0#1) [D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd:79]
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART_INTERFACE' declared at 'D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd:30' bound to instance 'UART_INTERFACE_1_inst' of component 'UART_INTERFACE' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:650]
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DMA_ENGINE' declared at 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd:32' bound to instance 'DMA_ENGINE_inst' of component 'DMA_ENGINE' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:683]
INFO: [Synth 8-638] synthesizing module 'DMA_ENGINE' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd:133]
	Parameter g_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DMA_ENGINE' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'DMA_UART' (0#1) [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:106]
WARNING: [Synth 8-3848] Net o_uart_0_tx_data_len in module/entity AXI4_Lite_Slave_Driver does not have driver. [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd:28]
WARNING: [Synth 8-3848] Net o_uart_1_tx_data_len in module/entity AXI4_Lite_Slave_Driver does not have driver. [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd:49]
WARNING: [Synth 8-3848] Net s_uart_0_tx_busy in module/entity DMA_UART does not have driver. [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:447]
WARNING: [Synth 8-3848] Net s_uart_1_tx_busy in module/entity DMA_UART does not have driver. [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd:461]
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[11] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[10] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[9] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[8] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[7] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[6] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[5] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[4] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[3] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[2] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[1] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_0_tx_data_len[0] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[11] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[10] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[9] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[8] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[7] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[6] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[5] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[4] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[3] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[2] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[1] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_uart_1_tx_data_len[0] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[11] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[10] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[9] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[8] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[7] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[6] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[5] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[4] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[3] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[2] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[1] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_0_rx_data_len[0] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[11] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[10] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[9] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[8] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[7] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[6] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[5] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[4] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[3] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[2] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[1] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_1_rx_data_len[0] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI4_Lite_Slave_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port burst_length[8] in module AXI_ADDRESS_CONTROL_CHANNEL is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2779.406 ; gain = 29.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2801.801 ; gain = 51.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2801.801 ; gain = 51.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2801.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.781 ; gain = 58.449
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd w ]
add_files -fileset sim_1 D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd
update_compile_order -fileset sim_1
set_property top DMA_UART_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave_IP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:88]
ERROR: [VRFC 10-2989] 'm_axi_awuser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:184]
ERROR: [VRFC 10-2989] 'm_axi_wuser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:190]
ERROR: [VRFC 10-2989] 'm_axi_buser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:195]
ERROR: [VRFC 10-3095] actual of formal out port 's00_axi_buser' cannot be an expression [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:195]
ERROR: [VRFC 10-2989] 'm_axi_aruser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:208]
ERROR: [VRFC 10-2989] 'm_axi_ruser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:215]
ERROR: [VRFC 10-3095] actual of formal out port 's00_axi_ruser' cannot be an expression [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:215]
ERROR: [VRFC 10-9458] unit 'bench' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:9]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd' is ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3540.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3540.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave_IP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
ERROR: [VRFC 10-2989] 'm_axi_aruser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:213]
ERROR: [VRFC 10-2989] 'm_axi_ruser' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:220]
ERROR: [VRFC 10-3095] actual of formal out port 's00_axi_ruser' cannot be an expression [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:220]
ERROR: [VRFC 10-9458] unit 'bench' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:9]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave_IP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_awid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:181]
ERROR: [VRFC 10-9565] expression has 32 elements; formal 's00_axi_awaddr' expects 10 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:182]
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_bid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:200]
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_arid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:205]
ERROR: [VRFC 10-9565] expression has 32 elements; formal 's00_axi_araddr' expects 10 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:206]
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_rid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:218]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dma_uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_awid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:181]
ERROR: [VRFC 10-9565] expression has 32 elements; formal 's00_axi_awaddr' expects 10 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:182]
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_bid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:200]
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_arid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:205]
ERROR: [VRFC 10-9565] expression has 32 elements; formal 's00_axi_araddr' expects 10 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:206]
ERROR: [VRFC 10-9565] expression has 4 elements; formal 's00_axi_rid' expects 1 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:218]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dma_uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave_IP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-9565] expression has 32 elements; formal 's00_axi_awaddr' expects 10 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:182]
ERROR: [VRFC 10-9565] expression has 32 elements; formal 's00_axi_araddr' expects 10 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:206]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dma_uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DMA_UART_tb_behav -key {Behavioral:sim_1:Functional:DMA_UART_tb} -tclbatch {DMA_UART_tb.tcl} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_clk was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rst was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_clk_per_bit was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_data_width was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_parity_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_parity was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_stop_bit was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_tx_fifo_wr_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_tx_fifo_data_in was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_full was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_empty was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_data_cnt was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_ack was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_wr_err was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rx_fifo_rd_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_data_out was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_valid was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_full was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_empty was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_data_cnt was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_rd_err was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rx was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/g_fifo_depth was not found in the design.
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_clk was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rst was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_clk_per_bit was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rx_idle_timer was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_data_width was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_parity_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_parity was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_stop_bit was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_tx_fifo_wr_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_tx_fifo_data_in was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_full was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_empty was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_data_cnt was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_ack was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_fifo_wr_err was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rx_fifo_rd_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_data_out was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_valid was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_full was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_empty was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_data_cnt was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_fifo_rd_err was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_rx_idle was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx_done was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/i_rx was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/o_tx was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/g_fifo_depth was not found in the design.
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav2.wcfg
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_clk was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rst was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_clk_per_bit was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rx_idle_timer was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_data_width was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_parity_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_parity was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_stop_bit was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rd_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_data_out was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_valid was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_full was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_empty was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_data_cnt was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_rd_err was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_rx_idle was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rx was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_uart_rx_data was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_uart_valid was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_busy was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_busy_reg was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_busy_f_edge was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_idle_timer was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_timer_en was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_idle was not found in the design.
WARNING: Simulation object /UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/g_fifo_depth was not found in the design.
source DMA_UART_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DMA_UART_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3540.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav2.wcfg}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
ERROR: [VRFC 10-1471] type error near mem_byte_index ; current type integer; expected type std_logic_vector [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd:504]
ERROR: [VRFC 10-9458] unit 'arch_imp' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd:168]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DMA_UART_tb_behav -key {Behavioral:sim_1:Functional:DMA_UART_tb} -tclbatch {DMA_UART_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DMA_UART_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DMA_UART_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3540.699 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3724] subprogram 'axi4lite_write' does not have a body [D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd:54]
ERROR: [VRFC 10-3724] subprogram 'axi4lite_read' does not have a body [D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd:64]
ERROR: [VRFC 10-9458] unit 'axi4lite_master_pkg' is ignored due to previous errors [D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd:76]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3724] subprogram 'axi4lite_write' does not have a body [D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd:54]
ERROR: [VRFC 10-3724] subprogram 'axi4lite_read' does not have a body [D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd:64]
ERROR: [VRFC 10-9458] unit 'axi4lite_master_pkg' is ignored due to previous errors [D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd:76]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
ERROR: [VRFC 10-1471] type error near m_axi_aclk ; current type std_logic; expected type t_axi4lite_slave_if [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:132]
ERROR: [VRFC 10-9458] unit 'bench' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:10]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 6 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:93]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dma_uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 6 [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd:110]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dma_uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DMA_UART_tb_behav -key {Behavioral:sim_1:Functional:DMA_UART_tb} -tclbatch {DMA_UART_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DMA_UART_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DMA_UART_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3540.699 ; gain = 0.000
run 1 ms
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DMA_UART_tb_behav -key {Behavioral:sim_1:Functional:DMA_UART_tb} -tclbatch {DMA_UART_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DMA_UART_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DMA_UART_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
create_wave_config
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3540.699 ; gain = 0.000
save_wave_config {D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg
set_property xsim.view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav2.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg} [get_filesets sim_1]
save_wave_config {D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg
set_property xsim.view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav2.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave_IP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DMA_UART_tb_behav -key {Behavioral:sim_1:Functional:DMA_UART_tb} -tclbatch {DMA_UART_tb.tcl} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg
source DMA_UART_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DMA_UART_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3540.699 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3857.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3857.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DMA_UART_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Full_Slave_IP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DMA_UART_tb_behav -key {Behavioral:sim_1:Functional:DMA_UART_tb} -tclbatch {DMA_UART_tb.tcl} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg} -view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_tb_behav.wcfg
open_wave_config D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_AXI4_LITE_SLAVE_behav.wcfg
source DMA_UART_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DMA_UART_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3857.762 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3857.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: AXI4-Lite WRITE test SUCCESSFUL
Time: 355 ns  Iteration: 0  Process: /DMA_UART_tb/line__122  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3857.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Lite_Slave_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: AXI4-Lite WRITE SUCCESSFUL
Time: 805 ns  Iteration: 0  Process: /DMA_UART_tb/line__122  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3857.762 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DMA_UART_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA_UART_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DMA_UART_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_UART_tb_behav xil_defaultlib.DMA_UART_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axi4lite_master_pkg
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI_ADDRESS_CONTROL_CHANNEL [axi_address_control_channel_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AXI_READ_DATA_CHANNEL [axi_read_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_CHANNEL [axi_write_data_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_WRITE_DATA_RESPONSE_CHANNEL [axi_write_data_response_channel_...]
Compiling architecture behavioral of entity xil_defaultlib.fifo_manager [fifo_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave_Driver [axi4_lite_slave_driver_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Lite_Slave [axi4_lite_slave_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [\FIFO(g_depth=11)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [\UART_RX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [\UART_TX_INTERFACE(g_fifo_depth=...]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [\UART_INTERFACE(g_fifo_depth=11)...]
Compiling architecture behavioral of entity xil_defaultlib.DMA_ENGINE [\DMA_ENGINE(g_fifo_depth=11)\]
Compiling architecture behavioral of entity xil_defaultlib.DMA_UART [dma_uart_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave [\AXI4_Full_Slave(c_s_axi_id_widt...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4_Full_Slave_IP [axi4_full_slave_ip_default]
Compiling architecture bench of entity xil_defaultlib.dma_uart_tb
Built simulation snapshot DMA_UART_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: AXI4-Lite WRITE SUCCESSFUL
Time: 805 ns  Iteration: 0  Process: /DMA_UART_tb/line__122  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3857.762 ; gain = 0.000
