$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module top $end
  $var wire  1 # clk $end
  $var wire  1 $ linetrace $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire 32 ' imm [31:0] $end
   $var wire  3 % imm_type [2:0] $end
   $var wire 32 & inst [31:0] $end
   $var wire  1 $ linetrace $end
   $scope module DUT $end
    $var wire 32 ' imm [31:0] $end
    $var wire  3 % imm_type [2:0] $end
    $var wire 32 & inst [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
b000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
#2
0#
b10010101010101010000101010010011 &
b11111111111111111111100101010101 '
#3
1#
b00010101010101010111101010010011 &
b00000000000000000000000101010101 '
#4
0#
b11111111111101010110101010010011 &
b11111111111111111111111111111111 '
#5
1#
b11000000000101010100101010010011 &
b11111111111111111111110000000001 '
#6
0#
b00000000001101010100101010010011 &
b00000000000000000000000000000011 '
#7
1#
b00000100001101010010101010010011 &
b00000000000000000000000001000011 '
#8
0#
b11111100001101010011101010010011 &
b11111111111111111111111111000011 '
#9
1#
b01000000100101010101101010010011 &
b00000000000000000000010000001001 '
#10
0#
b00000001010101010101101010010011 &
b00000000000000000000000000010101 '
#11
1#
b00000000010101010001101010010011 &
b00000000000000000000000000000101 '
#12
0#
b11111100100110101010101010000011 &
b11111111111111111111111111001001 '
#13
1#
