Solution:

module top_module(
    input clk,
    input in,
    input reset,    // Synchronous reset
    output done
); 
	parameter SAB= 0, DATA= 1, SPB= 2, TRUE= 3, FALSE= 4;
    reg [2:0] state;
    reg [2:0] next_state;
    reg [2:0] cnt;
    
    always@(posedge clk)begin
        if(reset) cnt<= 0;
        else if(state== DATA)
            cnt<= cnt+ 1'b1;
    end
    
    always@(posedge clk)begin
        if(reset) state<= SAB;
        else state<= next_state;
    end
    
    always@(*)begin
        case(state)
            SAB: next_state= in? SAB: DATA;
            DATA: next_state= (cnt== 7)? SPB: DATA;
            SPB: next_state= in? TRUE: FALSE;
            TRUE: next_state= in? SAB: DATA;
            FALSE: next_state= in? SAB: FALSE;
            default: next_state= SAB;
        endcase
    end
    assign done=(state== TRUE);
endmodule

NOTE:
Initially I did not add FALSE state into the FSM and made a mistake. BUT I still do not know why this state is necessary.
