# Mips-Processor
MIPS (Microprocessor without Interlocked Pipelined Stages) , full implementation using Verilog


Team members : 
Ahmed Hany Abdelaziz , email: Ahmed.hanyabdelaziz 1, github : ahmedhany13
Moustafa mahmoud , github : mostafamhmod
