Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Tue Aug 27 11:03:50 2024
| Host             : DESKTOP-Q5FQ0UQ running 64-bit major release  (build 9200)
| Command          : report_power -file TDCsystem_wrapper_power_routed.rpt -pb TDCsystem_wrapper_power_summary_routed.pb -rpx TDCsystem_wrapper_power_routed.rpx
| Design           : TDCsystem_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.821        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.698        |
| Device Static (W)        | 0.123        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.0         |
| Junction Temperature (C) | 46.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |        7 |       --- |             --- |
| Slice Logic              |     0.046 |    13496 |       --- |             --- |
|   LUT as Logic           |     0.022 |     3426 |     17600 |           19.47 |
|   LUT as Distributed RAM |     0.019 |     2802 |      6000 |           46.70 |
|   Register               |     0.002 |     5216 |     35200 |           14.82 |
|   CARRY4                 |     0.001 |      278 |      4400 |            6.32 |
|   F7/F8 Muxes            |    <0.001 |      378 |     17600 |            2.15 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |      140 |      6000 |            2.33 |
|   Others                 |     0.000 |      525 |       --- |             --- |
| Signals                  |     0.051 |     9142 |       --- |             --- |
| Block RAM                |     0.021 |     23.5 |        60 |           39.17 |
| MMCM                     |     0.127 |        1 |         2 |           50.00 |
| I/O                      |     0.001 |        8 |       100 |            8.00 |
| PS7                      |     1.400 |        1 |       --- |             --- |
| Static Power             |     0.123 |          |           |                 |
| Total                    |     1.821 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.177 |       0.169 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.078 |       0.070 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.759 |       0.727 |      0.032 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+--------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                       | Constraint (ns) |
+--------------------------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0                     | TDCsystem_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                     | TDCsystem_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_TDCsystem_clk_wiz_0_0 | TDCsystem_i/clk_wiz_0/inst/clk_out1_TDCsystem_clk_wiz_0_0    |             2.9 |
| clk_out2_TDCsystem_clk_wiz_0_0 | TDCsystem_i/clk_wiz_0/inst/clk_out2_TDCsystem_clk_wiz_0_0    |            33.3 |
| clkfbout_TDCsystem_clk_wiz_0_0 | TDCsystem_i/clk_wiz_0/inst/clkfbout_TDCsystem_clk_wiz_0_0    |            10.0 |
+--------------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| TDCsystem_wrapper        |     1.698 |
|   TDCsystem_i            |     1.696 |
|     AXITDC_bm_0          |     0.065 |
|       U0                 |     0.065 |
|     AXITDC_bm_1          |     0.064 |
|       U0                 |     0.064 |
|     axi_dma_0            |     0.011 |
|       U0                 |     0.011 |
|     axi_interconnect_0   |     0.005 |
|       s00_couplers       |     0.004 |
|       xbar               |     0.001 |
|     axis_data_fifo_0     |     0.018 |
|       inst               |     0.018 |
|     clk_wiz_0            |     0.127 |
|       inst               |     0.127 |
|     processing_system7_0 |     1.401 |
|       inst               |     1.401 |
|     smartconnect_0       |     0.005 |
|       inst               |     0.005 |
+--------------------------+-----------+


