// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

<<<<<<< Updated upstream
// DATE "04/17/2022 16:37:16"
=======
// DATE "04/19/2022 19:45:39"
>>>>>>> Stashed changes

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP_System (
	NeoPixelSDA,
	clock_50,
	KEY0,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
output 	NeoPixelSDA;
input 	clock_50;
input 	KEY0;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[8:0] LEDR;

// Design Ports Information
// NeoPixelSDA	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clock_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY0	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock_50~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY0~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst13|Add1~21_sumout ;
wire \inst13|Add0~21_sumout ;
wire \inst13|reset_count~12_combout ;
wire \inst13|Add0~22 ;
wire \inst13|Add0~25_sumout ;
wire \inst13|reset_count~11_combout ;
wire \inst13|Add0~26 ;
wire \inst13|Add0~29_sumout ;
wire \inst13|reset_count~10_combout ;
<<<<<<< Updated upstream
wire \inst13|Equal3~1_combout ;
=======
wire \inst13|enc_count~3_combout ;
wire \inst13|enc_count~4_combout ;
wire \inst13|Add3~2_combout ;
wire \inst13|enc_count~2_combout ;
wire \inst13|Add3~0_combout ;
wire \inst13|enc_count~1_combout ;
wire \inst13|Add3~1_combout ;
wire \inst13|enc_count~0_combout ;
wire \inst13|Equal1~0_combout ;
wire \inst13|bit_count~4_combout ;
wire \inst13|bit_count~3_combout ;
wire \inst13|bit_count~5_combout ;
wire \inst13|Equal2~1_combout ;
wire \inst13|bit_count~0_combout ;
wire \inst13|bit_count~1_combout ;
wire \inst13|bit_count~2_combout ;
wire \inst13|Equal2~0_combout ;
wire \inst13|reset_count~2_combout ;
wire \inst13|Add1~30 ;
wire \inst13|Add1~25_sumout ;
wire \inst13|pixel_count[6]~0_combout ;
wire \inst13|Add1~26 ;
wire \inst13|Add1~13_sumout ;
wire \inst13|Add1~14 ;
wire \inst13|Add1~1_sumout ;
wire \inst13|Add1~2 ;
wire \inst13|Add1~5_sumout ;
wire \inst13|Equal3~0_combout ;
>>>>>>> Stashed changes
wire \inst13|Add0~30 ;
wire \inst13|Add0~1_sumout ;
wire \inst13|reset_count~9_combout ;
wire \inst13|Equal0~1_combout ;
wire \inst13|Equal0~2_combout ;
<<<<<<< Updated upstream
wire \inst13|pixel_count[7]~0_combout ;
wire \inst13|Add1~30 ;
wire \inst13|Add1~25_sumout ;
wire \inst13|Add1~26 ;
wire \inst13|Add1~21_sumout ;
=======
>>>>>>> Stashed changes
wire \inst13|Add1~22 ;
wire \inst13|Add1~9_sumout ;
wire \inst13|Add1~10 ;
wire \inst13|Add1~17_sumout ;
wire \inst13|Add1~18 ;
<<<<<<< Updated upstream
wire \inst13|Add1~13_sumout ;
wire \inst13|Add1~14 ;
wire \inst13|Add1~9_sumout ;
wire \inst13|Add1~10 ;
wire \inst13|Add1~5_sumout ;
wire \inst13|Add1~6 ;
wire \inst13|Add1~1_sumout ;
wire \inst13|Equal3~0_combout ;
=======
wire \inst13|Add1~29_sumout ;
wire \inst13|Equal3~1_combout ;
>>>>>>> Stashed changes
wire \inst13|Add0~2 ;
wire \inst13|Add0~33_sumout ;
wire \inst13|reset_count~8_combout ;
wire \inst13|Add0~34 ;
wire \inst13|Add0~37_sumout ;
wire \inst13|reset_count~7_combout ;
wire \inst13|Add0~38 ;
wire \inst13|Add0~5_sumout ;
wire \inst13|reset_count~6_combout ;
wire \inst13|Add0~6 ;
wire \inst13|Add0~9_sumout ;
wire \inst13|reset_count~5_combout ;
wire \inst13|Add0~10 ;
wire \inst13|Add0~13_sumout ;
wire \inst13|reset_count~4_combout ;
wire \inst13|Equal0~0_combout ;
<<<<<<< Updated upstream
wire \inst13|enc_count~3_combout ;
wire \inst13|enc_count~4_combout ;
wire \inst13|Add3~2_combout ;
wire \inst13|enc_count~2_combout ;
wire \inst13|Add3~0_combout ;
wire \inst13|enc_count~1_combout ;
wire \inst13|enc_count[3]~DUPLICATE_q ;
wire \inst13|Add3~1_combout ;
wire \inst13|enc_count~0_combout ;
wire \inst13|Equal1~0_combout ;
wire \inst13|bit_count~4_combout ;
wire \inst13|bit_count~3_combout ;
wire \inst13|bit_count~5_combout ;
wire \inst13|Equal2~1_combout ;
wire \inst13|bit_count~0_combout ;
wire \inst13|bit_count~1_combout ;
wire \inst13|bit_count~2_combout ;
wire \inst13|Equal2~0_combout ;
wire \inst13|reset_count~2_combout ;
wire \inst13|reset_count~3_combout ;
wire \inst13|Add0~14 ;
wire \inst13|Add0~17_sumout ;
wire \inst13|sda~0_combout ;
wire \inst13|sda~1_combout ;
wire \inst13|reset_count~0_combout ;
wire \inst13|sda~2_combout ;
wire \inst|state.decode~q ;
wire \inst|state.init~feeder_combout ;
wire \inst|state.init~q ;
wire \inst|state~34_combout ;
wire \inst|state~35_combout ;
wire \inst|state.ex_sub~DUPLICATE_q ;
wire \inst|Selector30~1_combout ;
wire \inst|state~36_combout ;
wire \inst|state.ex_addi~q ;
wire \inst|state~38_combout ;
wire \inst|state.ex_add~q ;
wire \inst|IR[0]~0_combout ;
wire \inst|Add1~70_combout ;
wire \inst|state.ex_in~DUPLICATE_q ;
wire \inst|state.ex_in2~q ;
wire \inst|WideOr3~0_combout ;
wire \inst|PC_stack[9][4]~feeder_combout ;
=======
wire \inst13|reset_count~1_combout ;
wire \inst13|sda~2_combout ;
wire \inst|state~48_combout ;
wire \inst|state.ex_return~q ;
>>>>>>> Stashed changes
wire \inst|state~52_combout ;
wire \inst|state.ex_call~q ;
wire \inst|PC_stack[9][0]~1_combout ;
wire \inst|PC_stack[9][4]~q ;
wire \inst|PC_stack[8][4]~feeder_combout ;
wire \inst|PC_stack[0][0]~0_combout ;
wire \inst|PC_stack[8][4]~q ;
wire \inst|PC_stack[7][4]~feeder_combout ;
wire \inst|PC_stack[7][4]~q ;
wire \inst|PC_stack[6][4]~feeder_combout ;
wire \inst|PC_stack[6][4]~q ;
wire \inst|PC_stack[5][4]~feeder_combout ;
wire \inst|PC_stack[5][4]~q ;
wire \inst|PC_stack[4][4]~feeder_combout ;
wire \inst|PC_stack[3][4]~q ;
wire \inst|PC_stack[4][4]~q ;
wire \inst|PC_stack[3][4]~feeder_combout ;
wire \inst|PC_stack[3][4]~DUPLICATE_q ;
wire \inst|PC_stack[2][4]~feeder_combout ;
wire \inst|PC_stack[2][4]~q ;
wire \inst|PC_stack[1][4]~feeder_combout ;
wire \inst|PC_stack[1][4]~q ;
wire \inst|PC_stack[0][4]~feeder_combout ;
wire \inst|PC_stack[0][4]~q ;
<<<<<<< Updated upstream
wire \inst|state~50_combout ;
wire \inst|state.ex_jzero~q ;
wire \inst|state.fetch~q ;
=======
wire \inst|state.fetch~q ;
wire \inst|state~36_combout ;
wire \inst|state~47_combout ;
wire \inst|state.ex_istore~q ;
wire \inst|state.ex_istore2~DUPLICATE_q ;
>>>>>>> Stashed changes
wire \inst|PC_stack[9][6]~q ;
wire \inst|PC_stack[8][6]~feeder_combout ;
wire \inst|PC_stack[8][6]~q ;
wire \inst|PC_stack[7][6]~feeder_combout ;
wire \inst|PC_stack[7][6]~q ;
wire \inst|PC_stack[6][6]~feeder_combout ;
wire \inst|PC_stack[6][6]~q ;
wire \inst|PC_stack[5][6]~feeder_combout ;
wire \inst|PC_stack[5][6]~q ;
wire \inst|PC_stack[4][6]~feeder_combout ;
wire \inst|PC_stack[4][6]~q ;
wire \inst|PC_stack[3][6]~feeder_combout ;
wire \inst|PC_stack[3][6]~q ;
wire \inst|PC_stack[2][6]~feeder_combout ;
wire \inst|PC_stack[2][6]~q ;
wire \inst|PC_stack[1][6]~feeder_combout ;
wire \inst|PC_stack[0][6]~DUPLICATE_q ;
wire \inst|PC_stack[1][6]~q ;
wire \inst|PC_stack[0][6]~feeder_combout ;
wire \inst|PC_stack[0][6]~q ;
<<<<<<< Updated upstream
wire \inst|Add0~18 ;
wire \inst|Add0~21_sumout ;
=======
>>>>>>> Stashed changes
wire \inst|PC_stack[9][5]~q ;
wire \inst|PC_stack[8][5]~feeder_combout ;
wire \inst|PC_stack[8][5]~q ;
wire \inst|PC_stack[7][5]~feeder_combout ;
wire \inst|PC_stack[7][5]~q ;
wire \inst|PC_stack[6][5]~feeder_combout ;
wire \inst|PC_stack[6][5]~q ;
wire \inst|PC_stack[5][5]~feeder_combout ;
wire \inst|PC_stack[5][5]~q ;
wire \inst|PC_stack[4][5]~feeder_combout ;
wire \inst|PC_stack[4][5]~q ;
wire \inst|PC_stack[3][5]~feeder_combout ;
wire \inst|PC_stack[3][5]~q ;
wire \inst|PC_stack[2][5]~feeder_combout ;
wire \inst|PC_stack[2][5]~q ;
wire \inst|PC_stack[1][5]~feeder_combout ;
<<<<<<< Updated upstream
wire \inst|PC_stack[0][5]~q ;
wire \inst|PC_stack[1][5]~q ;
wire \inst|PC_stack[0][5]~feeder_combout ;
wire \inst|PC_stack[0][5]~DUPLICATE_q ;
wire \inst|state.ex_istore2~q ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~25_sumout ;
wire \inst|Add0~26 ;
wire \inst|Add0~30 ;
wire \inst|Add0~33_sumout ;
wire \inst|PC_stack[8][8]~DUPLICATE_q ;
wire \inst|PC_stack[9][8]~q ;
wire \inst|PC_stack[8][8]~feeder_combout ;
wire \inst|PC_stack[8][8]~q ;
wire \inst|PC_stack[7][8]~feeder_combout ;
wire \inst|PC_stack[7][8]~q ;
wire \inst|PC_stack[6][8]~feeder_combout ;
wire \inst|PC_stack[6][8]~q ;
wire \inst|PC_stack[5][8]~feeder_combout ;
wire \inst|PC_stack[5][8]~q ;
wire \inst|PC_stack[4][8]~feeder_combout ;
wire \inst|PC_stack[4][8]~q ;
wire \inst|PC_stack[3][8]~feeder_combout ;
wire \inst|PC_stack[3][8]~q ;
wire \inst|PC_stack[2][8]~feeder_combout ;
wire \inst|PC_stack[2][8]~q ;
wire \inst|PC_stack[1][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~DUPLICATE_q ;
wire \inst|PC_stack[1][8]~q ;
wire \inst|PC_stack[0][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~q ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|next_mem_addr[8]~8_combout ;
wire \inst|PC_stack[9][10]~feeder_combout ;
wire \inst|PC_stack[9][10]~q ;
wire \inst|PC_stack[8][10]~feeder_combout ;
wire \inst|PC_stack[8][10]~q ;
wire \inst|PC_stack[7][10]~feeder_combout ;
wire \inst|PC_stack[7][10]~q ;
wire \inst|PC_stack[6][10]~feeder_combout ;
wire \inst|PC_stack[6][10]~q ;
wire \inst|PC_stack[5][10]~feeder_combout ;
wire \inst|PC_stack[5][10]~q ;
wire \inst|PC_stack[4][10]~feeder_combout ;
wire \inst|PC_stack[4][10]~q ;
wire \inst|PC_stack[3][10]~feeder_combout ;
wire \inst|PC_stack[3][10]~q ;
wire \inst|PC_stack[2][10]~feeder_combout ;
wire \inst|PC_stack[2][10]~q ;
wire \inst|PC_stack[1][10]~feeder_combout ;
wire \inst|PC_stack[1][10]~q ;
wire \inst|PC_stack[0][10]~feeder_combout ;
wire \inst|PC_stack[0][10]~q ;
wire \inst|state~44_combout ;
wire \inst|state.ex_xor~q ;
wire \inst|state~43_combout ;
wire \inst|state.ex_loadi~DUPLICATE_q ;
wire \inst|Selector18~3_combout ;
wire \inst|state~41_combout ;
wire \inst|state~42_combout ;
wire \inst|state.ex_or~q ;
wire \inst|Selector30~2_combout ;
wire \inst|state.ex_load~q ;
wire \inst|WideOr3~3_combout ;
wire \inst|state~40_combout ;
wire \inst|state.ex_and~DUPLICATE_q ;
wire \inst|state~39_combout ;
wire \inst|state.ex_shift~q ;
wire \inst|WideOr3~2_combout ;
wire \inst|Selector27~4_combout ;
wire \inst|WideOr3~1_combout ;
wire \inst|Selector18~4_combout ;
wire \inst3|TIMER_EN~0_combout ;
wire \inst11~1_combout ;
wire \inst11~combout ;
wire \inst3|TIMER_EN~combout ;
wire \inst5|Add4~29_sumout ;
wire \inst5|Add4~54 ;
wire \inst5|Add4~57_sumout ;
wire \inst5|Add4~58 ;
=======
wire \inst|PC_stack[1][5]~q ;
wire \inst|PC_stack[0][5]~feeder_combout ;
wire \inst|PC_stack[0][5]~q ;
wire \inst|PC_stack[9][2]~q ;
wire \inst|PC_stack[8][2]~feeder_combout ;
wire \inst|PC_stack[8][2]~q ;
wire \inst|PC_stack[7][2]~feeder_combout ;
wire \inst|PC_stack[7][2]~q ;
wire \inst|PC_stack[6][2]~feeder_combout ;
wire \inst|PC_stack[6][2]~q ;
wire \inst|PC_stack[5][2]~feeder_combout ;
wire \inst|PC_stack[5][2]~q ;
wire \inst|PC_stack[4][2]~feeder_combout ;
wire \inst|PC_stack[4][2]~q ;
wire \inst|PC_stack[3][2]~feeder_combout ;
wire \inst|PC_stack[3][2]~q ;
wire \inst|PC_stack[2][2]~feeder_combout ;
wire \inst|PC_stack[2][2]~q ;
wire \inst|PC_stack[1][2]~feeder_combout ;
wire \inst|state.init~feeder_combout ;
wire \inst|state.init~q ;
wire \inst|state~41_combout ;
wire \inst|state~49_combout ;
wire \inst|state.ex_jneg~q ;
wire \inst|state~33_combout ;
wire \inst|state~50_combout ;
wire \inst|state.ex_jzero~q ;
wire \inst|state~51_combout ;
wire \inst|state.ex_jpos~q ;
wire \inst|state~53_combout ;
wire \inst|state.ex_jump~q ;
wire \inst|WideOr2~0_combout ;
wire \inst|WideOr2~1_combout ;
wire \inst|IR[8]~0_combout ;
wire \inst|Selector28~0_combout ;
wire \inst|IO_WRITE_int~q ;
wire \inst12~0_combout ;
wire \inst|state.ex_in2~DUPLICATE_q ;
wire \inst|state.ex_out2~q ;
wire \inst|Selector29~0_combout ;
wire \inst|Selector29~1_combout ;
wire \inst|IO_CYCLE~q ;
wire \inst11~1_combout ;
wire \inst11~combout ;
wire \SW[5]~input_o ;
wire \inst3|TIMER_EN~0_combout ;
wire \inst3|TIMER_EN~combout ;
wire \inst5|Add4~29_sumout ;
wire \inst5|count_10Hz[1]~DUPLICATE_q ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|LessThan4~1_combout ;
wire \inst5|Add4~46 ;
wire \inst5|Add4~53_sumout ;
wire \inst5|Add4~54 ;
wire \inst5|Add4~49_sumout ;
wire \inst5|Add4~50 ;
>>>>>>> Stashed changes
wire \inst5|Add4~5_sumout ;
wire \inst5|Add4~6 ;
wire \inst5|Add4~1_sumout ;
wire \inst5|Add4~2 ;
<<<<<<< Updated upstream
wire \inst5|Add4~61_sumout ;
wire \inst5|Add4~62 ;
wire \inst5|Add4~73_sumout ;
wire \inst5|Add4~74 ;
wire \inst5|Add4~65_sumout ;
wire \inst5|Add4~66 ;
wire \inst5|Add4~69_sumout ;
wire \inst5|LessThan4~3_combout ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|LessThan4~1_combout ;
=======
wire \inst5|Add4~73_sumout ;
wire \inst5|Add4~74 ;
wire \inst5|Add4~69_sumout ;
wire \inst5|Add4~70 ;
wire \inst5|Add4~65_sumout ;
wire \inst5|count_10Hz[18]~DUPLICATE_q ;
wire \inst5|Add4~66 ;
wire \inst5|Add4~61_sumout ;
wire \inst5|LessThan4~3_combout ;
>>>>>>> Stashed changes
wire \inst5|LessThan4~4_combout ;
wire \inst5|Add4~30 ;
wire \inst5|Add4~25_sumout ;
wire \inst5|Add4~26 ;
wire \inst5|Add4~33_sumout ;
wire \inst5|Add4~34 ;
wire \inst5|Add4~37_sumout ;
wire \inst5|Add4~38 ;
wire \inst5|Add4~41_sumout ;
wire \inst5|Add4~42 ;
<<<<<<< Updated upstream
wire \inst5|Add4~21_sumout ;
wire \inst5|Add4~22 ;
=======
>>>>>>> Stashed changes
wire \inst5|Add4~13_sumout ;
wire \inst5|Add4~14 ;
wire \inst5|Add4~17_sumout ;
wire \inst5|Add4~18 ;
<<<<<<< Updated upstream
wire \inst5|Add4~9_sumout ;
wire \inst5|Add4~10 ;
wire \inst5|Add4~45_sumout ;
wire \inst5|Add4~46 ;
wire \inst5|Add4~49_sumout ;
wire \inst5|Add4~50 ;
wire \inst5|Add4~53_sumout ;
=======
wire \inst5|Add4~21_sumout ;
wire \inst5|Add4~22 ;
wire \inst5|Add4~9_sumout ;
wire \inst5|Add4~10 ;
wire \inst5|Add4~57_sumout ;
wire \inst5|Add4~58 ;
wire \inst5|Add4~45_sumout ;
>>>>>>> Stashed changes
wire \inst5|LessThan4~2_combout ;
wire \inst5|clock_10Hz_int~0_combout ;
wire \inst5|clock_10Hz_int~q ;
wire \inst5|clock_10Hz~q ;
<<<<<<< Updated upstream
wire \inst4|COUNT[0]~0_combout ;
wire \inst4|process_0~0_combout ;
wire \inst4|IO_BUS|dout[0]~0_combout ;
wire \SW[0]~input_o ;
wire \inst7|B_DI[0]~feeder_combout ;
wire \inst13|BUS_Switcher|din[0]~0_combout ;
wire \inst3|Equal7~0_combout ;
wire \inst3|Equal6~0_combout ;
wire \inst13|wstate~0_combout ;
wire \inst13|wstate~q ;
wire \inst13|process_1~2_combout ;
wire \inst13|ram_write_buffer[23]~0_combout ;
wire \inst13|Add5~1_sumout ;
wire \inst13|Add5~2 ;
wire \inst13|Add5~5_sumout ;
wire \inst13|Add5~26 ;
wire \inst13|Add5~29_sumout ;
=======
wire \inst4|process_0~0_combout ;
wire \inst4|COUNT[0]~0_combout ;
wire \inst4|COUNT[0]~DUPLICATE_q ;
>>>>>>> Stashed changes
wire \inst4|Add0~1_sumout ;
wire \inst4|COUNT[1]~DUPLICATE_q ;
wire \inst4|Add0~2 ;
wire \inst4|Add0~5_sumout ;
wire \inst4|Add0~6 ;
wire \inst4|Add0~9_sumout ;
wire \inst4|Add0~10 ;
wire \inst4|Add0~13_sumout ;
wire \inst4|Add0~14 ;
wire \inst4|Add0~17_sumout ;
wire \inst4|COUNT[5]~DUPLICATE_q ;
wire \IO_DATA[5]~5_combout ;
wire \inst|state~37_combout ;
wire \inst|state.ex_add~q ;
wire \inst|state~34_combout ;
wire \inst|state.ex_sub~q ;
wire \inst|Add1~83_combout ;
wire \inst|Add1~82_combout ;
wire \inst|Add1~81_combout ;
wire \inst|state~38_combout ;
wire \inst|state.ex_shift~q ;
wire \inst|state~43_combout ;
wire \inst|state.ex_loadi~q ;
wire \inst|state~42_combout ;
wire \inst|state.ex_or~q ;
wire \inst|state~39_combout ;
wire \inst|state.ex_xor~q ;
wire \inst|state~40_combout ;
wire \inst|state.ex_and~q ;
wire \inst|Selector30~2_combout ;
wire \inst|state.ex_load~q ;
wire \inst|Selector15~1_combout ;
wire \inst4|Add0~18 ;
wire \inst4|Add0~21_sumout ;
wire \inst4|Add0~22 ;
wire \inst4|Add0~25_sumout ;
wire \inst4|IO_BUS|dout[7]~7_combout ;
wire \~GND~combout ;
wire \inst13|Add4~1_sumout ;
wire \inst13|Equal4~1_combout ;
wire \inst13|Equal4~0_combout ;
wire \inst13|Equal4~2_combout ;
wire \inst13|reset_count~13_combout ;
wire \inst13|Equal4~3_combout ;
wire \inst13|ram_read_addr[0]~3_combout ;
wire \inst13|ram_read_addr[0]~0_combout ;
wire \inst13|ram_read_addr[0]~1_combout ;
wire \inst13|ram_read_addr[0]~2_combout ;
wire \inst13|Add4~2 ;
wire \inst13|Add4~5_sumout ;
wire \inst13|Add4~6 ;
wire \inst13|Add4~9_sumout ;
wire \inst13|Add4~10 ;
wire \inst13|Add4~13_sumout ;
wire \inst13|Add4~14 ;
wire \inst13|Add4~17_sumout ;
wire \inst13|Add4~18 ;
wire \inst13|Add4~21_sumout ;
wire \inst13|Add4~22 ;
wire \inst13|Add4~25_sumout ;
wire \inst13|Add4~26 ;
wire \inst13|Add4~29_sumout ;
wire \SW[2]~input_o ;
wire \inst7|B_DI[2]~feeder_combout ;
wire \inst4|IO_BUS|dout[3]~3_combout ;
wire \SW[3]~input_o ;
wire \inst|shifter|auto_generated|sbit_w[22]~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[18]~8_combout ;
wire \inst|shifter|auto_generated|sbit_w[36]~9_combout ;
wire \inst|Selector20~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[32]~10_combout ;
wire \inst|shifter|auto_generated|sbit_w[26]~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[40]~3_combout ;
wire \inst|Selector23~0_combout ;
wire \inst|Add1~72_combout ;
wire \inst|Add1~71_combout ;
wire \inst|Add1~10 ;
wire \inst|Add1~14 ;
wire \inst|Add1~17_sumout ;
wire \inst|Selector27~1_combout ;
wire \inst|Selector23~1_combout ;
wire \inst4|Add0~26 ;
wire \inst4|Add0~29_sumout ;
wire \inst4|Add0~30 ;
wire \inst4|Add0~33_sumout ;
wire \inst4|Add0~34 ;
wire \inst4|Add0~37_sumout ;
wire \inst4|Add0~38 ;
wire \inst4|Add0~41_sumout ;
wire \inst4|COUNT[11]~DUPLICATE_q ;
wire \inst4|Add0~42 ;
wire \inst4|Add0~45_sumout ;
<<<<<<< Updated upstream
wire \inst4|IO_BUS|dout[12]~12_combout ;
wire \inst4|IO_BUS|dout[11]~11_combout ;
wire \inst13|BUS_Switcher|din[11]~11_combout ;
wire \inst13|BUS_Switcher|din[12]~12_combout ;
wire \inst|state.ex_sub~q ;
wire \inst|Add1~82_combout ;
wire \inst|Add1~81_combout ;
wire \inst|Add1~80_combout ;
wire \inst|Add1~79_combout ;
wire \inst|Add1~78_combout ;
wire \inst|Add1~77_combout ;
=======
wire \inst4|COUNT[12]~DUPLICATE_q ;
wire \IO_DATA[12]~12_combout ;
wire \inst|Selector15~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[32]~11_combout ;
wire \SW[6]~input_o ;
wire \IO_DATA[6]~6_combout ;
wire \inst|Selector27~1_combout ;
wire \inst|Selector21~1_combout ;
wire \inst|WideOr3~1_combout ;
wire \inst|Selector21~2_combout ;
>>>>>>> Stashed changes
wire \inst|Add1~76_combout ;
wire \inst|Add1~75_combout ;
wire \inst|Add1~74_combout ;
wire \inst|Add1~73_combout ;
<<<<<<< Updated upstream
wire \inst|Add1~18 ;
wire \inst|Add1~22 ;
wire \inst|Add1~26 ;
wire \inst|Add1~30 ;
wire \inst|Add1~34 ;
wire \inst|Add1~38 ;
wire \inst|Add1~42 ;
wire \inst|Add1~46 ;
wire \inst|Add1~50 ;
wire \inst|Add1~54 ;
wire \inst|Add1~57_sumout ;
wire \inst|Selector12~5_combout ;
wire \inst|Selector12~6_combout ;
wire \inst4|Add0~46 ;
wire \inst4|Add0~49_sumout ;
wire \inst4|Add0~50 ;
wire \inst4|Add0~53_sumout ;
wire \inst4|Add0~54 ;
wire \inst4|Add0~57_sumout ;
wire \inst4|IO_BUS|dout[15]~13_combout ;
wire \inst13|BUS_Switcher|din[15]~15_combout ;
wire \SW[5]~input_o ;
wire \inst4|COUNT[5]~DUPLICATE_q ;
wire \inst4|IO_BUS|dout[5]~5_combout ;
wire \SW[6]~input_o ;
wire \inst13|ram_write_buffer[20]~feeder_combout ;
wire \SW[8]~input_o ;
wire \inst7|B_DI[8]~feeder_combout ;
wire \inst4|COUNT[8]~DUPLICATE_q ;
wire \inst4|IO_BUS|dout[8]~8_combout ;
wire \inst13|BUS_Switcher|din[8]~8_combout ;
wire \inst7|IO_BUS|dout[10]~0_combout ;
wire \inst4|COUNT[10]~DUPLICATE_q ;
wire \inst4|IO_BUS|dout[10]~10_combout ;
wire \inst13|BUS_Switcher|din[10]~10_combout ;
wire \inst|io_bus|dout[9]~19_combout ;
wire \inst4|IO_BUS|dout[9]~9_combout ;
wire \SW[9]~input_o ;
wire \inst13|BUS_Switcher|din[9]~9_combout ;
wire \inst|io_bus|dout[6]~13_combout ;
wire \inst4|IO_BUS|dout[6]~6_combout ;
wire \inst13|BUS_Switcher|din[6]~6_combout ;
wire \inst|io_bus|dout[5]~11_combout ;
wire \inst13|BUS_Switcher|din[5]~5_combout ;
wire \inst7|IO_BUS|dout[15]~10_combout ;
wire \inst|Selector12~7_combout ;
wire \inst|Add1~83_combout ;
wire \inst|Add1~58 ;
wire \inst|Add1~61_sumout ;
wire \inst|Selector12~0_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[29]~16_combout ;
wire \inst|Selector12~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[21]~31_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~46_combout ;
wire \inst|shifter|auto_generated|sbit_w[27]~13_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~47_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Selector12~8_combout ;
wire \inst|shifter|auto_generated|sbit_w[30]~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[62]~45_combout ;
wire \inst|shifter|auto_generated|sbit_w[42]~42_combout ;
wire \inst|shifter|auto_generated|sbit_w[34]~30_combout ;
wire \inst|shifter|auto_generated|sbit_w[34]~43_combout ;
wire \inst|shifter|auto_generated|sbit_w[54]~50_combout ;
wire \inst|Selector13~4_combout ;
wire \inst4|IO_OUT~combout ;
wire \inst7|IO_BUS|dout[14]~13_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Selector13~1_combout ;
wire \inst|io_bus|dout[0]~22_combout ;
wire \inst|Selector13~2_combout ;
wire \inst|Selector13~3_combout ;
wire \inst7|IO_BUS|dout[14]~8_combout ;
wire \inst13|BUS_Switcher|din[14]~14_combout ;
wire \inst|io_bus|dout[8]~17_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~4_combout ;
wire \inst|Selector19~5_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[48]~11_combout ;
wire \inst|Selector19~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[44]~6_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|Add1~33_sumout ;
wire \inst|Selector19~6_combout ;
wire \inst|shifter|auto_generated|sbit_w[23]~14_combout ;
wire \inst|shifter|auto_generated|sbit_w[41]~15_combout ;
wire \inst|shifter|auto_generated|sbit_w[61]~41_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~49_combout ;
wire \inst|shifter|auto_generated|sbit_w[56]~44_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|Selector14~3_combout ;
wire \inst|Selector14~2_combout ;
wire \inst7|IO_BUS|dout[13]~12_combout ;
wire \inst|Selector14~4_combout ;
wire \inst|Add1~53_sumout ;
wire \inst|shifter|auto_generated|sbit_w[53]~39_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~18_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~20_combout ;
wire \inst|shifter|auto_generated|sbit_w[53]~40_combout ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector14~5_combout ;
wire \inst7|IO_BUS|dout[13]~6_combout ;
wire \inst13|BUS_Switcher|din[13]~13_combout ;
wire \inst|io_bus|dout[4]~9_combout ;
wire \SW[4]~input_o ;
wire \inst4|IO_BUS|dout[4]~4_combout ;
wire \inst13|BUS_Switcher|din[4]~4_combout ;
wire \inst7|IO_BUS|dout[12]~4_combout ;
wire \inst|Selector15~1_combout ;
wire \inst|Selector15~2_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Add1~49_sumout ;
wire \inst|Selector15~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~36_combout ;
wire \inst|shifter|auto_generated|sbit_w[60]~38_combout ;
wire \inst|Selector15~4_combout ;
wire \inst|Selector15~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[28]~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[60]~37_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|io_bus|dout[4]~10_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[20]~7_combout ;
wire \inst|shifter|auto_generated|sbit_w[58]~28_combout ;
wire \inst|shifter|auto_generated|sbit_w[58]~27_combout ;
=======
wire \inst|Selector23~1_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[30]~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[44]~6_combout ;
wire \inst|shifter|auto_generated|sbit_w[60]~35_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|Add1~72_combout ;
wire \inst|Add1~71_combout ;
wire \inst|Add1~70_combout ;
wire \inst|Add1~69_combout ;
wire \inst|Add1~64_combout ;
wire \inst|Add1~67_cout ;
wire \inst|Add1~2 ;
wire \inst|Add1~6 ;
wire \inst|Add1~10 ;
wire \inst|Add1~14 ;
wire \inst|Add1~17_sumout ;
wire \inst|Selector27~3_combout ;
wire \inst|Selector23~0_combout ;
wire \SW[4]~input_o ;
wire \IO_DATA[4]~4_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|WideOr3~2_combout ;
wire \inst|AC[7]~0_combout ;
wire \inst|Add1~18 ;
wire \inst|Add1~22 ;
wire \inst|Add1~26 ;
wire \inst|Add1~29_sumout ;
wire \inst|shifter|auto_generated|sbit_w[29]~17_combout ;
wire \inst|Add1~78_combout ;
wire \inst|PC[10]~DUPLICATE_q ;
wire \inst|Add0~38 ;
wire \inst|Add0~41_sumout ;
wire \inst|state.ex_istore2~q ;
wire \inst|Selector1~0_combout ;
wire \inst|PC_stack[9][10]~q ;
wire \inst|PC_stack[8][10]~feeder_combout ;
wire \inst|PC_stack[8][10]~q ;
wire \inst|PC_stack[7][10]~feeder_combout ;
wire \inst|PC_stack[7][10]~q ;
wire \inst|PC_stack[6][10]~feeder_combout ;
wire \inst|PC_stack[6][10]~q ;
wire \inst|PC_stack[5][10]~feeder_combout ;
wire \inst|PC_stack[5][10]~q ;
wire \inst|PC_stack[4][10]~feeder_combout ;
wire \inst|PC_stack[4][10]~q ;
wire \inst|PC_stack[3][10]~feeder_combout ;
wire \inst|PC_stack[3][10]~q ;
wire \inst|PC_stack[2][10]~feeder_combout ;
wire \inst|PC_stack[2][10]~q ;
wire \inst|PC_stack[1][10]~feeder_combout ;
wire \inst|PC_stack[1][10]~q ;
wire \inst|PC_stack[0][10]~feeder_combout ;
wire \inst|PC_stack[0][10]~q ;
wire \inst|Selector1~1_combout ;
wire \inst|next_mem_addr[10]~10_combout ;
wire \inst|Add1~77_combout ;
wire \inst|Add1~34 ;
wire \inst|Add1~38 ;
wire \inst|Add1~41_sumout ;
wire \inst|shifter|auto_generated|sbit_w[20]~7_combout ;
wire \inst|shifter|auto_generated|sbit_w[22]~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[24]~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[38]~27_combout ;
wire \inst|shifter|auto_generated|sbit_w[46]~26_combout ;
wire \inst|shifter|auto_generated|sbit_w[58]~28_combout ;
wire \inst|shifter|auto_generated|sbit_w[18]~8_combout ;
wire \inst|shifter|auto_generated|sbit_w[34]~29_combout ;
wire \inst|Selector17~0_combout ;
>>>>>>> Stashed changes
wire \inst|Selector17~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[58]~26_combout ;
wire \inst|Selector17~2_combout ;
wire \inst|Selector17~3_combout ;
wire \inst|Selector17~4_combout ;
<<<<<<< Updated upstream
wire \inst|Selector17~0_combout ;
wire \inst|Add1~41_sumout ;
wire \inst|Selector17~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[25]~12_combout ;
wire \inst|shifter|auto_generated|sbit_w[39]~32_combout ;
wire \inst|shifter|auto_generated|sbit_w[35]~33_combout ;
wire \inst|Selector24~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~34_combout ;
wire \inst|Selector24~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~35_combout ;
wire \inst|Selector24~2_combout ;
wire \inst|Selector24~3_combout ;
wire \inst|Add1~13_sumout ;
wire \inst|io_bus|dout[3]~8_combout ;
wire \inst|Selector24~4_combout ;
wire \inst|io_bus|dout[3]~7_combout ;
wire \inst13|BUS_Switcher|din[3]~3_combout ;
wire \inst|io_bus|dout[2]~5_combout ;
wire \inst4|IO_BUS|dout[2]~2_combout ;
wire \inst13|BUS_Switcher|din[2]~2_combout ;
wire \inst|io_bus|dout[7]~15_combout ;
wire \SW[7]~input_o ;
wire \inst13|BUS_Switcher|din[7]~7_combout ;
wire \inst13|process_1~0_combout ;
wire \inst13|process_1~1_combout ;
wire \inst13|ram_write_addr[7]~1_combout ;
wire \inst13|istate~0_combout ;
wire \inst13|ram_write_addr[7]~3_combout ;
wire \inst|io_bus|dout[1]~3_combout ;
wire \SW[1]~input_o ;
wire \inst4|COUNT[1]~DUPLICATE_q ;
wire \inst4|IO_BUS|dout[1]~1_combout ;
wire \inst13|BUS_Switcher|din[1]~1_combout ;
wire \inst13|Add5~6 ;
wire \inst13|Add5~9_sumout ;
wire \inst13|Add5~10 ;
wire \inst13|Add5~13_sumout ;
wire \inst13|Add5~14 ;
wire \inst13|Add5~17_sumout ;
wire \inst13|Add5~18 ;
wire \inst13|Add5~21_sumout ;
wire \inst13|Add5~22 ;
wire \inst13|Add5~25_sumout ;
wire \inst13|ram_write_addr[7]~2_combout ;
wire \inst13|istate~1_combout ;
wire \inst13|istate~q ;
wire \inst13|ram_write_addr[7]~0_combout ;
wire \inst|io_bus|dout[0]~1_combout ;
wire \inst|Selector27~0_combout ;
wire \inst|Add1~64_combout ;
wire \inst|Add1~67_cout ;
wire \inst|Add1~1_sumout ;
wire \inst|Selector27~5_combout ;
wire \inst|Selector27~6_combout ;
wire \inst|Selector27~3_combout ;
wire \inst|Selector27~2_combout ;
wire \inst|Selector27~7_combout ;
wire \inst|shifter|auto_generated|sbit_w[19]~23_combout ;
wire \inst|shifter|auto_generated|sbit_w[49]~25_combout ;
wire \inst|Selector18~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[45]~17_combout ;
wire \inst|Selector18~1_combout ;
wire \inst|Add1~37_sumout ;
wire \inst|Selector18~0_combout ;
wire \inst|Selector18~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[24]~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[38]~29_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|io_bus|dout[6]~14_combout ;
wire \inst|Selector21~1_combout ;
wire \inst|state.ex_loadi~q ;
wire \inst|Selector21~2_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|Add1~25_sumout ;
wire \inst|Selector21~4_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Add0~34 ;
wire \inst|Add0~37_sumout ;
wire \inst|Selector2~0_combout ;
wire \inst|PC_stack[9][9]~feeder_combout ;
wire \inst|PC_stack[9][9]~q ;
wire \inst|PC_stack[8][9]~feeder_combout ;
wire \inst|PC_stack[8][9]~q ;
wire \inst|PC_stack[7][9]~feeder_combout ;
wire \inst|PC_stack[7][9]~q ;
wire \inst|PC_stack[6][9]~feeder_combout ;
wire \inst|PC_stack[6][9]~q ;
wire \inst|PC_stack[5][9]~feeder_combout ;
wire \inst|PC_stack[5][9]~q ;
wire \inst|PC_stack[4][9]~feeder_combout ;
wire \inst|PC_stack[4][9]~q ;
wire \inst|PC_stack[3][9]~feeder_combout ;
wire \inst|PC_stack[3][9]~q ;
wire \inst|PC_stack[2][9]~feeder_combout ;
wire \inst|PC_stack[2][9]~q ;
wire \inst|PC_stack[1][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~q ;
wire \inst|PC_stack[1][9]~q ;
wire \inst|PC_stack[0][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~DUPLICATE_q ;
wire \inst|Selector2~1_combout ;
wire \inst|Add0~38 ;
wire \inst|Add0~41_sumout ;
wire \inst|Selector1~1_combout ;
wire \inst|next_mem_addr[10]~10_combout ;
wire \inst|next_mem_addr[9]~9_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Add0~29_sumout ;
wire \inst|PC_stack[9][7]~feeder_combout ;
wire \inst|PC_stack[9][7]~q ;
wire \inst|PC_stack[8][7]~feeder_combout ;
wire \inst|PC_stack[8][7]~q ;
wire \inst|PC_stack[7][7]~feeder_combout ;
wire \inst|PC_stack[7][7]~q ;
wire \inst|PC_stack[6][7]~feeder_combout ;
wire \inst|PC_stack[6][7]~q ;
wire \inst|PC_stack[5][7]~feeder_combout ;
wire \inst|PC_stack[5][7]~q ;
wire \inst|PC_stack[4][7]~feeder_combout ;
wire \inst|PC_stack[4][7]~q ;
wire \inst|PC_stack[3][7]~feeder_combout ;
wire \inst|PC_stack[3][7]~q ;
wire \inst|PC_stack[2][7]~feeder_combout ;
wire \inst|PC_stack[2][7]~q ;
wire \inst|PC_stack[1][7]~feeder_combout ;
wire \inst|PC_stack[1][7]~q ;
wire \inst|PC_stack[0][7]~feeder_combout ;
wire \inst|PC_stack[0][7]~q ;
wire \inst|Selector4~1_combout ;
wire \inst|PC[7]~DUPLICATE_q ;
wire \inst|next_mem_addr[7]~7_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|next_mem_addr[6]~6_combout ;
wire \inst|next_mem_addr[5]~5_combout ;
wire \inst11~0_combout ;
wire \inst|io_bus|dout[0]~0_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|Selector22~1_combout ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector22~3_combout ;
wire \inst|Add1~21_sumout ;
wire \inst|Selector22~4_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|state~51_combout ;
wire \inst|state.ex_jpos~q ;
wire \inst|Equal0~0_combout ;
wire \inst|PC[10]~0_combout ;
wire \inst|state~53_combout ;
wire \inst|state.ex_jump~q ;
wire \inst|state~49_combout ;
wire \inst|state.ex_jneg~q ;
wire \inst|WideOr2~0_combout ;
wire \inst|WideOr2~1_combout ;
wire \inst|PC[10]~1_combout ;
wire \inst|PC[0]~2_combout ;
wire \inst|PC_stack[9][0]~feeder_combout ;
=======
wire \inst|shifter|auto_generated|sbit_w[25]~13_combout ;
wire \inst|shifter|auto_generated|sbit_w[43]~32_combout ;
wire \inst|shifter|auto_generated|sbit_w[17]~23_combout ;
wire \inst|shifter|auto_generated|sbit_w[19]~20_combout ;
wire \inst|shifter|auto_generated|sbit_w[35]~31_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~40_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~3_combout ;
wire \SW[7]~input_o ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Add1~30 ;
wire \inst|Add1~33_sumout ;
wire \inst|shifter|auto_generated|sbit_w[36]~9_combout ;
wire \inst|shifter|auto_generated|sbit_w[48]~12_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|Selector19~3_combout ;
wire \SW[8]~input_o ;
wire \IO_DATA[8]~8_combout ;
wire \inst|Selector19~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[23]~15_combout ;
wire \inst|shifter|auto_generated|sbit_w[39]~30_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~33_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector16~1_combout ;
wire \inst|Add1~79_combout ;
wire \inst|Add1~42 ;
wire \inst|Add1~45_sumout ;
wire \inst|Selector16~2_combout ;
wire \IO_DATA[11]~11_combout ;
wire \inst|Selector16~3_combout ;
wire \inst|Selector16~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[28]~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[42]~25_combout ;
wire \inst|shifter|auto_generated|sbit_w[62]~39_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[54]~38_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Add1~25_sumout ;
wire \inst|Selector21~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[21]~19_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~21_combout ;
wire \inst|shifter|auto_generated|sbit_w[49]~24_combout ;
wire \inst|Selector18~0_combout ;
wire \inst|Add1~37_sumout ;
wire \inst|shifter|auto_generated|sbit_w[45]~18_combout ;
wire \inst|shifter|auto_generated|sbit_w[57]~22_combout ;
wire \inst|Selector18~1_combout ;
wire \inst|Selector18~2_combout ;
wire \inst|Selector18~3_combout ;
wire \inst4|COUNT[9]~DUPLICATE_q ;
wire \SW[9]~input_o ;
wire \IO_DATA[9]~9_combout ;
wire \inst|Selector18~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[26]~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[40]~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[52]~34_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Add1~80_combout ;
wire \inst|Add1~46 ;
wire \inst|Add1~49_sumout ;
wire \inst|Selector15~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[27]~14_combout ;
wire \inst|shifter|auto_generated|sbit_w[41]~16_combout ;
wire \inst|shifter|auto_generated|sbit_w[53]~36_combout ;
wire \inst|Selector14~0_combout ;
wire \inst4|Add0~46 ;
wire \inst4|Add0~49_sumout ;
wire \IO_DATA[13]~13_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|Selector14~2_combout ;
wire \inst|Add1~50 ;
wire \inst|Add1~53_sumout ;
wire \inst|Selector14~3_combout ;
wire \inst|Add1~54 ;
wire \inst|Add1~57_sumout ;
wire \inst|Selector13~0_combout ;
wire \inst4|COUNT[14]~DUPLICATE_q ;
wire \inst4|Add0~50 ;
wire \inst4|Add0~53_sumout ;
wire \IO_DATA[14]~14_combout ;
wire \inst|Selector13~1_combout ;
wire \inst|Selector13~2_combout ;
wire \inst|Selector13~3_combout ;
wire \inst|Add1~58 ;
wire \inst|Add1~61_sumout ;
wire \inst|Selector12~0_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|Selector12~3_combout ;
wire \inst4|Add0~54 ;
wire \inst4|Add0~57_sumout ;
wire \IO_DATA[15]~15_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Selector12~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[61]~37_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|Add1~21_sumout ;
wire \inst|Selector22~1_combout ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector22~3_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|PC[6]~1_combout ;
wire \inst|PC[6]~0_combout ;
wire \inst|PC[0]~2_combout ;
wire \inst|PC_stack[0][2]~q ;
wire \inst|PC_stack[1][2]~q ;
wire \inst|PC_stack[0][2]~feeder_combout ;
wire \inst|PC_stack[0][2]~DUPLICATE_q ;
wire \inst|PC_stack[9][1]~q ;
wire \inst|PC_stack[8][1]~feeder_combout ;
wire \inst|PC_stack[8][1]~q ;
wire \inst|PC_stack[7][1]~feeder_combout ;
wire \inst|PC_stack[7][1]~q ;
wire \inst|PC_stack[6][1]~feeder_combout ;
wire \inst|PC_stack[6][1]~q ;
wire \inst|PC_stack[5][1]~feeder_combout ;
wire \inst|PC_stack[5][1]~q ;
wire \inst|PC_stack[4][1]~feeder_combout ;
wire \inst|PC_stack[4][1]~q ;
wire \inst|PC_stack[3][1]~feeder_combout ;
wire \inst|PC_stack[3][1]~q ;
wire \inst|PC_stack[2][1]~feeder_combout ;
wire \inst|PC_stack[2][1]~q ;
wire \inst|PC_stack[1][1]~feeder_combout ;
wire \inst|PC_stack[1][1]~q ;
wire \inst|PC_stack[0][1]~feeder_combout ;
wire \inst|PC[1]~DUPLICATE_q ;
wire \inst|PC_stack[0][1]~q ;
wire \inst|Add0~1_sumout ;
wire \inst|PC_stack[8][0]~DUPLICATE_q ;
>>>>>>> Stashed changes
wire \inst|PC_stack[9][0]~q ;
wire \inst|PC_stack[8][0]~feeder_combout ;
wire \inst|PC_stack[8][0]~q ;
wire \inst|PC_stack[7][0]~feeder_combout ;
wire \inst|PC_stack[7][0]~q ;
wire \inst|PC_stack[6][0]~feeder_combout ;
wire \inst|PC_stack[6][0]~q ;
wire \inst|PC_stack[5][0]~feeder_combout ;
wire \inst|PC_stack[5][0]~q ;
wire \inst|PC_stack[4][0]~feeder_combout ;
wire \inst|PC_stack[4][0]~q ;
wire \inst|PC_stack[3][0]~feeder_combout ;
wire \inst|PC_stack[3][0]~q ;
wire \inst|PC_stack[2][0]~feeder_combout ;
wire \inst|PC_stack[2][0]~q ;
wire \inst|PC_stack[1][0]~feeder_combout ;
wire \inst|PC_stack[0][0]~DUPLICATE_q ;
wire \inst|PC_stack[1][0]~q ;
wire \inst|PC_stack[0][0]~feeder_combout ;
wire \inst|PC_stack[0][0]~q ;
<<<<<<< Updated upstream
wire \inst|Add0~1_sumout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \inst|Add0~2 ;
wire \inst|Add0~6 ;
wire \inst|Add0~9_sumout ;
wire \inst|Selector9~0_combout ;
wire \inst|PC_stack[9][2]~q ;
wire \inst|PC_stack[8][2]~feeder_combout ;
wire \inst|PC_stack[8][2]~q ;
wire \inst|PC_stack[7][2]~feeder_combout ;
wire \inst|PC_stack[7][2]~q ;
wire \inst|PC_stack[6][2]~feeder_combout ;
wire \inst|PC_stack[6][2]~q ;
wire \inst|PC_stack[5][2]~feeder_combout ;
wire \inst|PC_stack[5][2]~q ;
wire \inst|PC_stack[4][2]~feeder_combout ;
wire \inst|PC_stack[4][2]~q ;
wire \inst|PC_stack[3][2]~feeder_combout ;
wire \inst|PC_stack[3][2]~q ;
wire \inst|PC_stack[2][2]~feeder_combout ;
wire \inst|PC_stack[2][2]~q ;
wire \inst|PC_stack[1][2]~feeder_combout ;
wire \inst|PC_stack[0][2]~q ;
wire \inst|PC_stack[1][2]~q ;
wire \inst|PC_stack[0][2]~feeder_combout ;
wire \inst|PC_stack[0][2]~DUPLICATE_q ;
=======
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \inst|PC[0]~DUPLICATE_q ;
wire \inst|Add0~2 ;
wire \inst|Add0~5_sumout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \inst|Add0~6 ;
wire \inst|Add0~9_sumout ;
wire \inst|Selector9~0_combout ;
>>>>>>> Stashed changes
wire \inst|Selector9~1_combout ;
wire \inst|PC[2]~DUPLICATE_q ;
wire \inst|Add0~10 ;
wire \inst|Add0~13_sumout ;
<<<<<<< Updated upstream
=======
wire \inst|Selector8~0_combout ;
>>>>>>> Stashed changes
wire \inst|PC_stack[9][3]~q ;
wire \inst|PC_stack[8][3]~feeder_combout ;
wire \inst|PC_stack[8][3]~q ;
wire \inst|PC_stack[7][3]~feeder_combout ;
wire \inst|PC_stack[7][3]~q ;
wire \inst|PC_stack[6][3]~feeder_combout ;
wire \inst|PC_stack[6][3]~q ;
wire \inst|PC_stack[5][3]~feeder_combout ;
wire \inst|PC_stack[5][3]~q ;
wire \inst|PC_stack[4][3]~feeder_combout ;
wire \inst|PC_stack[4][3]~q ;
wire \inst|PC_stack[3][3]~feeder_combout ;
wire \inst|PC_stack[3][3]~q ;
wire \inst|PC_stack[2][3]~feeder_combout ;
wire \inst|PC_stack[2][3]~q ;
wire \inst|PC_stack[1][3]~feeder_combout ;
<<<<<<< Updated upstream
wire \inst|PC_stack[0][3]~q ;
wire \inst|PC_stack[1][3]~q ;
wire \inst|PC_stack[0][3]~feeder_combout ;
wire \inst|PC_stack[0][3]~DUPLICATE_q ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Add0~14 ;
wire \inst|Add0~17_sumout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|next_mem_addr[4]~4_combout ;
wire \inst|next_mem_addr[3]~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[17]~24_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~48_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|state.ex_and~q ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~3_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Add1~29_sumout ;
wire \inst|io_bus|dout[7]~16_combout ;
wire \inst|Selector20~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~19_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~21_combout ;
wire \inst|shifter|auto_generated|sbit_w[48]~22_combout ;
=======
wire \inst|PC_stack[1][3]~q ;
wire \inst|PC_stack[0][3]~feeder_combout ;
wire \inst|PC_stack[0][3]~q ;
wire \inst|Selector8~1_combout ;
wire \inst|Add0~14 ;
wire \inst|Add0~18 ;
wire \inst|Add0~21_sumout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~25_sumout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Add0~26 ;
wire \inst|Add0~30 ;
wire \inst|Add0~33_sumout ;
wire \inst|PC_stack[9][8]~q ;
wire \inst|PC_stack[8][8]~feeder_combout ;
wire \inst|PC_stack[8][8]~q ;
wire \inst|PC_stack[7][8]~feeder_combout ;
wire \inst|PC_stack[7][8]~q ;
wire \inst|PC_stack[6][8]~feeder_combout ;
wire \inst|PC_stack[6][8]~q ;
wire \inst|PC_stack[5][8]~feeder_combout ;
wire \inst|PC_stack[5][8]~q ;
wire \inst|PC_stack[4][8]~feeder_combout ;
wire \inst|PC_stack[4][8]~q ;
wire \inst|PC_stack[3][8]~feeder_combout ;
wire \inst|PC_stack[3][8]~q ;
wire \inst|PC_stack[2][8]~feeder_combout ;
wire \inst|PC_stack[2][8]~q ;
wire \inst|PC_stack[1][8]~feeder_combout ;
wire \inst|PC_stack[1][8]~q ;
wire \inst|PC_stack[0][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~q ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|PC[8]~DUPLICATE_q ;
wire \inst|Add0~34 ;
wire \inst|Add0~37_sumout ;
wire \inst|Selector2~0_combout ;
wire \inst|PC_stack[9][9]~feeder_combout ;
wire \inst|PC_stack[9][9]~q ;
wire \inst|PC_stack[8][9]~feeder_combout ;
wire \inst|PC_stack[8][9]~q ;
wire \inst|PC_stack[7][9]~feeder_combout ;
wire \inst|PC_stack[7][9]~q ;
wire \inst|PC_stack[6][9]~feeder_combout ;
wire \inst|PC_stack[6][9]~q ;
wire \inst|PC_stack[5][9]~feeder_combout ;
wire \inst|PC_stack[5][9]~q ;
wire \inst|PC_stack[4][9]~feeder_combout ;
wire \inst|PC_stack[4][9]~q ;
wire \inst|PC_stack[3][9]~feeder_combout ;
wire \inst|PC_stack[3][9]~q ;
wire \inst|PC_stack[2][9]~feeder_combout ;
wire \inst|PC_stack[2][9]~q ;
wire \inst|PC_stack[1][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~DUPLICATE_q ;
wire \inst|PC_stack[1][9]~q ;
wire \inst|PC_stack[0][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~q ;
wire \inst|Selector2~1_combout ;
wire \inst|next_mem_addr[9]~9_combout ;
wire \inst|next_mem_addr[8]~8_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|PC_stack[9][7]~q ;
wire \inst|PC_stack[8][7]~feeder_combout ;
wire \inst|PC_stack[8][7]~q ;
wire \inst|PC_stack[7][7]~feeder_combout ;
wire \inst|PC_stack[7][7]~q ;
wire \inst|PC_stack[6][7]~feeder_combout ;
wire \inst|PC_stack[6][7]~q ;
wire \inst|PC_stack[5][7]~feeder_combout ;
wire \inst|PC_stack[5][7]~q ;
wire \inst|PC_stack[4][7]~feeder_combout ;
wire \inst|PC_stack[4][7]~q ;
wire \inst|PC_stack[3][7]~feeder_combout ;
wire \inst|PC_stack[3][7]~q ;
wire \inst|PC_stack[2][7]~feeder_combout ;
wire \inst|PC_stack[2][7]~q ;
wire \inst|PC_stack[1][7]~feeder_combout ;
wire \inst|PC_stack[1][7]~q ;
wire \inst|PC_stack[0][7]~feeder_combout ;
wire \inst|PC_stack[0][7]~q ;
wire \inst|Add0~29_sumout ;
wire \inst|Selector4~1_combout ;
wire \inst|next_mem_addr[7]~7_combout ;
wire \inst|next_mem_addr[6]~6_combout ;
wire \inst|next_mem_addr[5]~5_combout ;
wire \inst|state~45_combout ;
wire \inst|state.ex_iload~q ;
wire \inst|Selector7~0_combout ;
wire \inst|Add0~17_sumout ;
wire \inst|Selector7~1_combout ;
wire \inst|next_mem_addr[4]~4_combout ;
wire \inst|state~44_combout ;
wire \inst|state.ex_in~q ;
wire \inst|state.ex_in2~q ;
wire \inst|Add1~13_sumout ;
wire \inst|Selector24~1_combout ;
wire \inst|Selector24~2_combout ;
wire \inst|Selector24~3_combout ;
wire \inst|Selector24~0_combout ;
wire \SW[3]~input_o ;
wire \IO_DATA[3]~3_combout ;
wire \inst|Selector24~4_combout ;
wire \inst|next_mem_addr[3]~3_combout ;
wire \inst|Selector30~1_combout ;
wire \inst|state~35_combout ;
wire \inst|state.ex_addi~q ;
wire \inst|WideOr3~0_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Selector25~2_combout ;
wire \inst|Selector25~3_combout ;
wire \inst|Add1~9_sumout ;
wire \SW[2]~input_o ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~4_combout ;
wire \inst|next_mem_addr[2]~2_combout ;
wire \inst|state~32_combout ;
wire \inst|state.ex_out~q ;
wire \inst|WideOr7~0_combout ;
wire \inst|WideOr7~combout ;
wire \inst|state.fetch~DUPLICATE_q ;
wire \inst|state.decode~q ;
wire \inst|WideNor0~combout ;
wire \inst|next_mem_addr[1]~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[56]~10_combout ;
wire \inst|Selector27~2_combout ;
wire \SW[0]~input_o ;
wire \inst|Selector27~0_combout ;
wire \inst|Add1~1_sumout ;
wire \inst|Selector27~4_combout ;
wire \inst|Selector27~5_combout ;
wire \inst|Selector27~6_combout ;
wire \inst|Selector27~7_combout ;
wire \inst|next_mem_addr[0]~0_combout ;
wire \inst|Selector26~1_combout ;
>>>>>>> Stashed changes
wire \inst|Selector26~2_combout ;
wire \inst|Selector26~1_combout ;
wire \inst|Selector26~3_combout ;
<<<<<<< Updated upstream
wire \inst|Add1~2 ;
wire \inst|Add1~5_sumout ;
wire \inst|Selector26~0_combout ;
wire \inst|io_bus|dout[1]~4_combout ;
wire \inst|Selector26~4_combout ;
wire \inst|Add1~69_combout ;
wire \inst|Add1~6 ;
wire \inst|Add1~9_sumout ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Selector25~2_combout ;
wire \inst|Selector25~3_combout ;
wire \inst|Selector25~4_combout ;
wire \inst|io_bus|dout[2]~6_combout ;
wire \inst|Selector25~5_combout ;
wire \inst|next_mem_addr[2]~2_combout ;
wire \inst|state~48_combout ;
wire \inst|state.ex_return~q ;
wire \inst|PC_stack[8][1]~q ;
wire \inst|PC_stack[9][1]~feeder_combout ;
wire \inst|PC_stack[9][1]~q ;
wire \inst|PC_stack[8][1]~feeder_combout ;
wire \inst|PC_stack[8][1]~DUPLICATE_q ;
wire \inst|PC_stack[7][1]~feeder_combout ;
wire \inst|PC_stack[7][1]~q ;
wire \inst|PC_stack[6][1]~feeder_combout ;
wire \inst|PC_stack[6][1]~q ;
wire \inst|PC_stack[5][1]~feeder_combout ;
wire \inst|PC_stack[5][1]~q ;
wire \inst|PC_stack[4][1]~feeder_combout ;
wire \inst|PC_stack[4][1]~q ;
wire \inst|PC_stack[3][1]~feeder_combout ;
wire \inst|PC_stack[3][1]~q ;
wire \inst|PC_stack[2][1]~feeder_combout ;
wire \inst|PC_stack[2][1]~q ;
wire \inst|PC_stack[1][1]~feeder_combout ;
wire \inst|PC_stack[1][1]~q ;
wire \inst|PC_stack[0][1]~feeder_combout ;
wire \inst|PC_stack[0][1]~q ;
wire \inst|Add0~5_sumout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \inst|PC[1]~DUPLICATE_q ;
wire \inst|next_mem_addr[1]~1_combout ;
wire \inst|state~45_combout ;
wire \inst|state.ex_iload~q ;
wire \inst|WideNor0~combout ;
wire \inst|next_mem_addr[0]~0_combout ;
wire \inst|state~33_combout ;
wire \inst|state.ex_in~q ;
wire \inst|state.ex_out2~q ;
wire \inst|Selector29~0_combout ;
wire \inst|Selector29~1_combout ;
wire \inst|IO_CYCLE~q ;
wire \inst13|datatrans_en~0_combout ;
wire \inst13|datatrans_en~q ;
wire \inst7|IO_BUS|dout[11]~2_combout ;
wire \inst|Selector16~3_combout ;
wire \inst|Selector16~4_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector16~1_combout ;
wire \inst|Selector16~2_combout ;
wire \inst|Add1~45_sumout ;
wire \inst|Selector16~5_combout ;
wire \inst|state~37_combout ;
wire \inst|state~47_combout ;
wire \inst|state.ex_istore~q ;
=======
wire \inst|Selector26~0_combout ;
wire \inst|Add1~5_sumout ;
wire \SW[1]~input_o ;
wire \IO_DATA[1]~1_combout ;
wire \inst|Selector26~4_combout ;
wire \inst|Selector30~0_combout ;
>>>>>>> Stashed changes
wire \inst|state~46_combout ;
wire \inst|state.ex_store~q ;
wire \inst|state.ex_store2~q ;
wire \inst|Selector0~0_combout ;
wire \inst|MW~q ;
<<<<<<< Updated upstream
wire \inst|Selector30~0_combout ;
wire \inst|state~32_combout ;
wire \inst|state.ex_out~q ;
wire \inst|WideOr7~0_combout ;
wire \inst|WideOr7~combout ;
wire \inst|state.fetch~DUPLICATE_q ;
wire \inst|Selector28~0_combout ;
wire \inst|IO_WRITE_int~q ;
wire \inst13|ram_we~0_combout ;
wire \inst13|ram_we~q ;
=======
wire \inst11~0_combout ;
wire \inst3|Equal7~0_combout ;
wire \inst3|BIT24_R~0_combout ;
wire \inst3|BIT24_R~combout ;
wire \inst12~1_combout ;
wire \inst13|Selector0~3_combout ;
wire \inst13|process_1~4_combout ;
wire \inst13|Selector19~0_combout ;
wire \inst13|wstate.W24_B~q ;
wire \inst13|ram_write_buffer[3]~3_combout ;
wire \inst13|Add9~1_sumout ;
wire \IO_DATA[0]~0_combout ;
wire \inst13|process_1~3_combout ;
wire \inst3|RUN_PXL~combout ;
wire \inst3|Equal7~2_combout ;
wire \inst13|istate~0_combout ;
wire \inst13|istate~3_combout ;
wire \inst13|timer~2_combout ;
wire \inst13|timer[6]~0_combout ;
wire \inst13|Add6~13_sumout ;
wire \inst13|Add6~14 ;
wire \inst13|Add6~17_sumout ;
wire \inst13|Add6~18 ;
wire \inst13|Add6~21_sumout ;
wire \inst13|timer~3_combout ;
wire \inst13|Add6~22 ;
wire \inst13|Add6~25_sumout ;
wire \inst13|Add6~26 ;
wire \inst13|Add6~1_sumout ;
wire \inst13|Add6~2 ;
wire \inst13|Add6~5_sumout ;
wire \inst13|timer~1_combout ;
wire \inst13|Add6~6 ;
wire \inst13|Add6~9_sumout ;
wire \inst13|Equal8~0_combout ;
wire \inst13|Equal8~1_combout ;
wire \inst13|istate~2_combout ;
wire \inst13|LessThan3~1_combout ;
wire \inst13|istate~1_combout ;
wire \inst13|istate~4_combout ;
wire \inst13|istate~q ;
wire \inst13|Selector20~2_combout ;
wire \inst13|ram_write_addr[6]~0_combout ;
wire \inst13|ram_write_addr[6]~1_combout ;
wire \inst13|ram_write_addr[6]~2_combout ;
wire \inst13|Add9~2 ;
wire \inst13|Add9~5_sumout ;
wire \inst13|Add9~6 ;
wire \inst13|Add9~9_sumout ;
wire \IO_DATA[2]~2_combout ;
wire \inst13|Add9~10 ;
wire \inst13|Add9~13_sumout ;
wire \inst13|Add9~14 ;
wire \inst13|Add9~17_sumout ;
wire \inst13|Add9~18 ;
wire \inst13|Add9~21_sumout ;
wire \inst13|Add9~22 ;
wire \inst13|Add9~25_sumout ;
wire \inst13|Add9~26 ;
wire \inst13|Add9~29_sumout ;
wire \IO_DATA[7]~7_combout ;
wire \inst13|LessThan3~0_combout ;
wire \inst13|process_1~1_combout ;
wire \inst13|ram_write_buffer[10]~2_combout ;
wire \inst13|Selector17~0_combout ;
wire \inst13|wstate.idle~q ;
wire \inst13|Selector20~3_combout ;
wire \inst13|process_1~2_combout ;
wire \inst13|Selector20~4_combout ;
wire \inst13|wstate.storing~q ;
wire \inst13|wstate.W24_G~0_combout ;
wire \inst13|wstate.W24_G~1_combout ;
wire \inst13|wstate.W24_G~q ;
wire \inst13|ram_write_buffer[19]~0_combout ;
wire \inst3|Equal7~1_combout ;
wire \inst13|ram_write_buffer[11]~1_combout ;
wire \inst13|Selector16~0_combout ;
wire \inst13|Selector16~1_combout ;
wire \inst13|ram_we~q ;
wire \inst13|LessThan3~2_combout ;
wire \inst13|offset~0_combout ;
wire \inst13|rstate~0_combout ;
wire \inst13|offset~1_combout ;
wire \inst13|counter~0_combout ;
wire \inst13|counter~1_combout ;
wire \inst13|Equal11~0_combout ;
wire \inst13|rstate~q ;
wire \inst13|ram_write_buffer[19]~4_combout ;
wire \inst13|color~3_combout ;
wire \inst13|color[2]~1_combout ;
wire \inst13|color~2_combout ;
wire \inst13|color~0_combout ;
wire \inst13|Selector11~0_combout ;
wire \inst13|ram_write_addr~3_combout ;
wire \inst13|ram_write_buffer[3]~22_combout ;
wire \~GND~combout ;
wire \inst13|Add4~1_sumout ;
wire \inst13|Equal4~1_combout ;
wire \inst13|Equal4~0_combout ;
wire \inst13|Equal4~2_combout ;
wire \inst13|reset_count~13_combout ;
wire \inst13|Equal4~3_combout ;
wire \inst13|ram_read_addr[0]~3_combout ;
wire \inst13|ram_read_addr[0]~0_combout ;
wire \inst13|ram_read_addr[0]~1_combout ;
wire \inst13|ram_read_addr[0]~2_combout ;
wire \inst13|Add4~2 ;
wire \inst13|Add4~5_sumout ;
wire \inst13|Add4~6 ;
wire \inst13|Add4~9_sumout ;
wire \inst13|Add4~10 ;
wire \inst13|Add4~13_sumout ;
wire \inst13|Add4~14 ;
wire \inst13|Add4~17_sumout ;
wire \inst13|Add4~18 ;
wire \inst13|Add4~21_sumout ;
wire \inst13|Add4~22 ;
wire \inst13|Add4~25_sumout ;
wire \inst13|Add4~26 ;
wire \inst13|Add4~29_sumout ;
wire \inst13|Selector10~0_combout ;
wire \inst13|Selector9~0_combout ;
wire \inst13|Selector8~0_combout ;
wire \IO_DATA[0]~19_combout ;
wire \IO_DATA[0]~16_combout ;
wire \inst13|ram_write_buffer~7_combout ;
wire \inst13|ram_write_buffer~17_combout ;
wire \inst13|ram_write_buffer~21_combout ;
wire \inst13|ram_write_buffer[10]~19_combout ;
wire \IO_DATA[1]~18_combout ;
wire \inst13|ram_write_buffer~20_combout ;
wire \IO_DATA[2]~20_combout ;
wire \inst13|ram_write_buffer~18_combout ;
wire \inst13|ram_write_buffer[11]~9_combout ;
wire \inst13|ram_write_buffer[11]~8_combout ;
wire \inst13|ram_write_buffer~16_combout ;
wire \inst13|ram_write_buffer[15]~11_combout ;
wire \inst13|ram_write_buffer~12_combout ;
wire \inst13|ram_write_buffer~15_combout ;
wire \inst13|ram_write_buffer~14_combout ;
wire \inst13|ram_write_buffer~13_combout ;
wire \inst13|ram_write_buffer~10_combout ;
wire \inst13|color~4_combout ;
wire \inst13|Selector7~0_combout ;
wire \inst13|ram_write_buffer[17]~6_combout ;
wire \inst13|Selector6~0_combout ;
wire \inst13|Selector5~0_combout ;
wire \inst13|ram_write_buffer[19]~5_combout ;
wire \inst13|Selector4~0_combout ;
wire \inst13|Selector3~0_combout ;
wire \inst13|Selector2~0_combout ;
wire \inst13|Selector1~0_combout ;
wire \inst13|Selector0~0_combout ;
wire \inst13|Selector0~1_combout ;
wire \inst13|Selector0~2_combout ;
wire \IO_DATA[7]~17_combout ;
wire \inst13|Selector0~4_combout ;
wire \inst13|Selector0~5_combout ;
>>>>>>> Stashed changes
wire \inst13|pixel_buffer[23]~feeder_combout ;
wire \inst13|pixel_buffer[22]~feeder_combout ;
wire \inst13|pixel_buffer[21]~feeder_combout ;
wire \inst13|pixel_buffer[20]~feeder_combout ;
wire \inst13|pixel_buffer[19]~feeder_combout ;
wire \inst13|pixel_buffer[18]~feeder_combout ;
wire \inst13|pixel_buffer[17]~feeder_combout ;
wire \inst13|pixel_buffer[16]~feeder_combout ;
wire \inst13|pixel_buffer[15]~feeder_combout ;
wire \inst13|pixel_buffer[14]~feeder_combout ;
wire \inst13|pixel_buffer[13]~feeder_combout ;
wire \inst13|pixel_buffer[12]~feeder_combout ;
wire \inst13|pixel_buffer[11]~feeder_combout ;
wire \inst13|pixel_buffer[10]~feeder_combout ;
wire \inst13|pixel_buffer[9]~feeder_combout ;
wire \inst13|pixel_buffer[8]~feeder_combout ;
wire \inst13|pixel_buffer[7]~feeder_combout ;
wire \inst13|pixel_buffer[6]~feeder_combout ;
wire \inst13|pixel_buffer[5]~feeder_combout ;
wire \inst13|pixel_buffer[4]~feeder_combout ;
<<<<<<< Updated upstream
=======
wire \inst13|Selector15~0_combout ;
wire \inst13|ram_write_buffer[0]~23_combout ;
wire \inst13|Selector14~0_combout ;
wire \inst13|Selector13~0_combout ;
wire \inst13|Selector12~0_combout ;
>>>>>>> Stashed changes
wire \inst13|pixel_buffer[3]~feeder_combout ;
wire \inst13|pixel_buffer[2]~feeder_combout ;
wire \inst13|pixel_buffer[1]~feeder_combout ;
wire \inst13|pixel_buffer~2_combout ;
<<<<<<< Updated upstream
wire \inst13|pixel_buffer[21]~0_combout ;
wire \inst13|pixel_buffer[23]~1_combout ;
wire \inst13|sda~3_combout ;
wire \inst13|reset_count~1_combout ;
=======
wire \inst13|pixel_buffer[16]~0_combout ;
wire \inst13|pixel_buffer[23]~1_combout ;
wire \inst13|sda~3_combout ;
wire \inst13|reset_count~0_combout ;
wire \inst13|sda~0_combout ;
wire \inst13|sda~1_combout ;
>>>>>>> Stashed changes
wire \inst13|sda~4_combout ;
wire \inst13|sda~q ;
wire \inst9|inst7~combout ;
wire \inst|io_bus|dout[0]~2_combout ;
wire \inst9|inst1|Mux0~0_combout ;
wire \inst9|inst1|Mux1~0_combout ;
wire \inst9|inst1|Mux2~0_combout ;
wire \inst9|inst1|Mux3~0_combout ;
wire \inst9|inst1|Mux4~0_combout ;
wire \inst9|inst1|Mux5~0_combout ;
wire \inst9|inst1|Mux6~0_combout ;
wire \inst|io_bus|dout[5]~12_combout ;
wire \inst9|inst2|Mux0~0_combout ;
wire \inst9|inst2|Mux1~0_combout ;
wire \inst9|inst2|Mux2~0_combout ;
wire \inst9|inst2|Mux3~0_combout ;
wire \inst9|inst2|Mux4~0_combout ;
wire \inst9|inst2|Mux5~0_combout ;
wire \inst9|inst2|Mux6~0_combout ;
wire \inst|io_bus|dout[9]~20_combout ;
wire \inst|io_bus|dout[8]~18_combout ;
wire \inst7|IO_BUS|dout[11]~3_combout ;
wire \inst7|IO_BUS|dout[10]~1_combout ;
wire \inst9|inst3|Mux0~0_combout ;
wire \inst9|inst3|Mux1~0_combout ;
wire \inst9|inst3|Mux2~0_combout ;
wire \inst9|inst3|Mux3~0_combout ;
wire \inst9|inst3|Mux4~0_combout ;
wire \inst9|inst3|Mux5~0_combout ;
wire \inst9|inst3|Mux6~0_combout ;
wire \inst7|IO_BUS|dout[12]~5_combout ;
wire \inst|io_bus|dout[0]~21_combout ;
wire \inst7|IO_BUS|dout[13]~7_combout ;
wire \inst7|IO_BUS|dout[15]~11_combout ;
wire \inst7|IO_BUS|dout[14]~9_combout ;
wire \inst9|inst4|Mux0~0_combout ;
wire \inst9|inst4|Mux1~0_combout ;
wire \inst9|inst4|Mux2~0_combout ;
wire \inst9|inst4|Mux3~0_combout ;
wire \inst9|inst4|Mux4~0_combout ;
wire \inst9|inst4|Mux5~0_combout ;
wire \inst9|inst4|Mux6~0_combout ;
wire \inst9|inst8~combout ;
wire \inst9|inst5|Mux0~0_combout ;
wire \inst9|inst5|Mux1~0_combout ;
wire \inst9|inst5|Mux2~0_combout ;
wire \inst9|inst5|Mux3~0_combout ;
wire \inst9|inst5|Mux4~0_combout ;
wire \inst9|inst5|Mux5~0_combout ;
wire \inst9|inst5|Mux6~0_combout ;
wire \inst9|inst6|Mux0~0_combout ;
wire \inst9|inst6|Mux1~0_combout ;
wire \inst9|inst6|Mux2~0_combout ;
wire \inst9|inst6|Mux3~0_combout ;
wire \inst9|inst6|Mux4~0_combout ;
wire \inst9|inst6|Mux5~0_combout ;
wire \inst9|inst6|Mux6~0_combout ;
wire \inst12~combout ;
<<<<<<< Updated upstream
wire \inst6|DATA[7]~feeder_combout ;
wire [7:0] \inst13|pixel_count ;
wire [18:0] \inst5|count_10Hz ;
wire [23:0] \inst13|pixel_buffer ;
=======
wire \inst6|DATA[8]~feeder_combout ;
wire \inst6|DATA[3]~feeder_combout ;
wire \inst6|DATA[1]~feeder_combout ;
wire [23:0] \inst13|pixelRAM|auto_generated|q_b ;
wire [7:0] \inst13|pixel_count ;
wire [3:0] \inst9|inst3|latched_hex ;
wire [23:0] \inst13|pixelRAM|auto_generated|q_a ;
wire [10:0] \inst|PC ;
wire [23:0] \inst13|pixel_buffer ;
wire [3:0] \inst9|inst4|latched_hex ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
>>>>>>> Stashed changes
wire [7:0] \inst13|ram_write_addr ;
wire [23:0] \inst13|pixelRAM|auto_generated|q_a ;
wire [23:0] \inst13|pixelRAM|auto_generated|q_b ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [10:0] \inst|PC ;
wire [7:0] \inst13|ram_read_addr ;
wire [3:0] \inst9|inst1|latched_hex ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|locked_wire ;
wire [3:0] \inst9|inst2|latched_hex ;
<<<<<<< Updated upstream
wire [3:0] \inst9|inst3|latched_hex ;
wire [3:0] \inst9|inst4|latched_hex ;
wire [23:0] \inst13|ram_write_buffer ;
wire [3:0] \inst9|inst5|latched_hex ;
wire [3:0] \inst9|inst6|latched_hex ;
=======
wire [3:0] \inst9|inst5|latched_hex ;
wire [2:0] \inst13|color ;
wire [3:0] \inst9|inst6|latched_hex ;
wire [15:0] \inst4|IO_COUNT ;
>>>>>>> Stashed changes
wire [15:0] \inst6|DATA ;
wire [9:0] \inst13|reset_count ;
wire [4:0] \inst13|bit_count ;
wire [4:0] \inst13|enc_count ;
wire [15:0] \inst|IR ;
wire [15:0] \inst7|B_DI ;
wire [15:0] \inst|AC ;
wire [15:0] \inst4|COUNT ;
<<<<<<< Updated upstream
wire [15:0] \inst4|IO_COUNT ;
=======
wire [23:0] \inst13|ram_write_buffer ;
wire [1:0] \inst13|counter ;
wire [1:0] \inst13|offset ;
>>>>>>> Stashed changes
wire [0:0] \inst1|pll_main_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|outclk_wire ;

<<<<<<< Updated upstream
wire [19:0] \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [19:0] \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
=======
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
>>>>>>> Stashed changes
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

<<<<<<< Updated upstream
assign \inst13|pixelRAM|auto_generated|q_a [3] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \inst13|pixelRAM|auto_generated|q_a [4] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \inst13|pixelRAM|auto_generated|q_a [5] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \inst13|pixelRAM|auto_generated|q_a [6] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \inst13|pixelRAM|auto_generated|q_a [7] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \inst13|pixelRAM|auto_generated|q_a [9] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \inst13|pixelRAM|auto_generated|q_a [10] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \inst13|pixelRAM|auto_generated|q_a [11] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \inst13|pixelRAM|auto_generated|q_a [12] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \inst13|pixelRAM|auto_generated|q_a [13] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \inst13|pixelRAM|auto_generated|q_a [14] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \inst13|pixelRAM|auto_generated|q_a [15] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \inst13|pixelRAM|auto_generated|q_a [16] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \inst13|pixelRAM|auto_generated|q_a [17] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \inst13|pixelRAM|auto_generated|q_a [18] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];
assign \inst13|pixelRAM|auto_generated|q_a [19] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [15];
assign \inst13|pixelRAM|auto_generated|q_a [20] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [16];
assign \inst13|pixelRAM|auto_generated|q_a [21] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [17];
assign \inst13|pixelRAM|auto_generated|q_a [22] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [18];
assign \inst13|pixelRAM|auto_generated|q_a [23] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus [19];

assign \inst13|pixelRAM|auto_generated|q_b [3] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \inst13|pixelRAM|auto_generated|q_b [4] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \inst13|pixelRAM|auto_generated|q_b [5] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \inst13|pixelRAM|auto_generated|q_b [6] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \inst13|pixelRAM|auto_generated|q_b [7] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \inst13|pixelRAM|auto_generated|q_b [9] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \inst13|pixelRAM|auto_generated|q_b [10] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \inst13|pixelRAM|auto_generated|q_b [11] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \inst13|pixelRAM|auto_generated|q_b [12] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \inst13|pixelRAM|auto_generated|q_b [13] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \inst13|pixelRAM|auto_generated|q_b [14] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \inst13|pixelRAM|auto_generated|q_b [15] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \inst13|pixelRAM|auto_generated|q_b [16] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \inst13|pixelRAM|auto_generated|q_b [17] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \inst13|pixelRAM|auto_generated|q_b [18] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \inst13|pixelRAM|auto_generated|q_b [19] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \inst13|pixelRAM|auto_generated|q_b [20] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \inst13|pixelRAM|auto_generated|q_b [21] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \inst13|pixelRAM|auto_generated|q_b [22] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \inst13|pixelRAM|auto_generated|q_b [23] = \inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];

assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
=======
assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
>>>>>>> Stashed changes

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst13|pixelRAM|auto_generated|q_a [0] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst13|pixelRAM|auto_generated|q_a [1] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst13|pixelRAM|auto_generated|q_a [2] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst13|pixelRAM|auto_generated|q_a [8] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \inst13|pixelRAM|auto_generated|q_b [0] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst13|pixelRAM|auto_generated|q_b [1] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst13|pixelRAM|auto_generated|q_b [2] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst13|pixelRAM|auto_generated|q_b [8] = \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \NeoPixelSDA~output (
	.i(\inst13|sda~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NeoPixelSDA),
	.obar());
// synopsys translate_off
defparam \NeoPixelSDA~output .bus_hold = "false";
defparam \NeoPixelSDA~output .open_drain_output = "false";
defparam \NeoPixelSDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\inst9|inst1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\inst9|inst1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\inst9|inst1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\inst9|inst1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\inst9|inst1|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\inst9|inst1|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\inst9|inst1|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\inst9|inst2|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(\inst9|inst2|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\inst9|inst2|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(\inst9|inst2|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\inst9|inst2|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(\inst9|inst2|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\inst9|inst2|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\inst9|inst3|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(\inst9|inst3|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\inst9|inst3|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(\inst9|inst3|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\inst9|inst3|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(\inst9|inst3|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(\inst9|inst3|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\inst9|inst4|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\inst9|inst4|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\inst9|inst4|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\inst9|inst4|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\inst9|inst4|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(\inst9|inst4|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(\inst9|inst4|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\inst9|inst5|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\inst9|inst5|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\inst9|inst5|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\inst9|inst5|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\inst9|inst5|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\inst9|inst5|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\inst9|inst5|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\inst9|inst6|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\inst9|inst6|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\inst9|inst6|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\inst9|inst6|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\inst9|inst6|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\inst9|inst6|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\inst9|inst6|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\inst6|DATA [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\inst6|DATA [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\inst6|DATA [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\inst6|DATA [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(\inst6|DATA [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(\inst6|DATA [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\inst6|DATA [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(\inst6|DATA [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\inst6|DATA [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY0~input_o ),
	.pfden(gnd),
	.refclkin(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 15;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "10.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N0
cyclonev_lcell_comb \inst13|Add1~29 (
// Equation(s):
// \inst13|Add1~29_sumout  = SUM(( \inst13|pixel_count [0] ) + ( VCC ) + ( !VCC ))
// \inst13|Add1~30  = CARRY(( \inst13|pixel_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~29_sumout ),
	.cout(\inst13|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~29 .extended_lut = "off";
defparam \inst13|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \inst13|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N0
cyclonev_lcell_comb \inst13|Add0~21 (
// Equation(s):
// \inst13|Add0~21_sumout  = SUM(( \inst13|reset_count [0] ) + ( VCC ) + ( !VCC ))
// \inst13|Add0~22  = CARRY(( \inst13|reset_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst13|reset_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~21_sumout ),
	.cout(\inst13|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~21 .extended_lut = "off";
defparam \inst13|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \inst13|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N36
cyclonev_lcell_comb \inst13|reset_count~12 (
// Equation(s):
// \inst13|reset_count~12_combout  = (\inst13|Add0~21_sumout  & ((!\inst13|Equal0~0_combout ) # (!\inst13|Equal0~1_combout )))

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\inst13|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~12 .extended_lut = "off";
defparam \inst13|reset_count~12 .lut_mask = 64'h00EE00EE00EE00EE;
defparam \inst13|reset_count~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N37
dffeas \inst13|reset_count[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~12_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[0] .is_wysiwyg = "true";
defparam \inst13|reset_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N3
cyclonev_lcell_comb \inst13|Add0~25 (
// Equation(s):
// \inst13|Add0~25_sumout  = SUM(( \inst13|reset_count [1] ) + ( VCC ) + ( \inst13|Add0~22  ))
// \inst13|Add0~26  = CARRY(( \inst13|reset_count [1] ) + ( VCC ) + ( \inst13|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~25_sumout ),
	.cout(\inst13|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~25 .extended_lut = "off";
defparam \inst13|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \inst13|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N36
cyclonev_lcell_comb \inst13|reset_count~11 (
// Equation(s):
// \inst13|reset_count~11_combout  = ( \inst13|Add0~25_sumout  & ( (!\inst13|Equal0~0_combout ) # (!\inst13|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\inst13|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~11 .extended_lut = "off";
defparam \inst13|reset_count~11 .lut_mask = 64'h0000FCFC0000FCFC;
defparam \inst13|reset_count~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N37
dffeas \inst13|reset_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~11_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[1] .is_wysiwyg = "true";
defparam \inst13|reset_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N6
cyclonev_lcell_comb \inst13|Add0~29 (
// Equation(s):
// \inst13|Add0~29_sumout  = SUM(( \inst13|reset_count [2] ) + ( VCC ) + ( \inst13|Add0~26  ))
// \inst13|Add0~30  = CARRY(( \inst13|reset_count [2] ) + ( VCC ) + ( \inst13|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~29_sumout ),
	.cout(\inst13|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~29 .extended_lut = "off";
defparam \inst13|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \inst13|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N45
cyclonev_lcell_comb \inst13|reset_count~10 (
// Equation(s):
// \inst13|reset_count~10_combout  = ( \inst13|Equal0~1_combout  & ( (\inst13|Add0~29_sumout  & !\inst13|Equal0~0_combout ) ) ) # ( !\inst13|Equal0~1_combout  & ( \inst13|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|Add0~29_sumout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~10 .extended_lut = "off";
defparam \inst13|reset_count~10 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \inst13|reset_count~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N46
dffeas \inst13|reset_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~10_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[2] .is_wysiwyg = "true";
defparam \inst13|reset_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \inst13|Equal3~1 (
// Equation(s):
// \inst13|Equal3~1_combout  = (\inst13|pixel_count [0] & \inst13|pixel_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixel_count [0]),
	.datad(!\inst13|pixel_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal3~1 .extended_lut = "off";
defparam \inst13|Equal3~1 .lut_mask = 64'h000F000F000F000F;
defparam \inst13|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N9
cyclonev_lcell_comb \inst13|Add0~1 (
// Equation(s):
// \inst13|Add0~1_sumout  = SUM(( !\inst13|reset_count [3] ) + ( VCC ) + ( \inst13|Add0~30  ))
// \inst13|Add0~2  = CARRY(( !\inst13|reset_count [3] ) + ( VCC ) + ( \inst13|Add0~30  ))

	.dataa(!\inst13|reset_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~1_sumout ),
	.cout(\inst13|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~1 .extended_lut = "off";
defparam \inst13|Add0~1 .lut_mask = 64'h000000000000AAAA;
defparam \inst13|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N27
cyclonev_lcell_comb \inst13|reset_count~9 (
// Equation(s):
// \inst13|reset_count~9_combout  = ( \inst13|Equal3~0_combout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~1_combout )))) # (\inst13|Equal0~2_combout  & (((!\inst13|Add0~1_sumout )))) ) ) # ( 
// !\inst13|Equal3~0_combout  & ( (!\inst13|Add0~1_sumout ) # (!\inst13|Equal0~2_combout ) ) )

	.dataa(!\inst13|reset_count~2_combout ),
	.datab(!\inst13|Equal3~1_combout ),
	.datac(!\inst13|Add0~1_sumout ),
	.datad(!\inst13|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~9 .extended_lut = "off";
defparam \inst13|reset_count~9 .lut_mask = 64'hFFF0FFF0EEF0EEF0;
defparam \inst13|reset_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N29
dffeas \inst13|reset_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~9_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[3] .is_wysiwyg = "true";
defparam \inst13|reset_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N54
cyclonev_lcell_comb \inst13|Equal0~1 (
// Equation(s):
// \inst13|Equal0~1_combout  = ( \inst13|reset_count [3] & ( (!\inst13|reset_count [0] & (!\inst13|reset_count [2] & !\inst13|reset_count [1])) ) )

	.dataa(!\inst13|reset_count [0]),
	.datab(gnd),
	.datac(!\inst13|reset_count [2]),
	.datad(!\inst13|reset_count [1]),
	.datae(gnd),
	.dataf(!\inst13|reset_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal0~1 .extended_lut = "off";
defparam \inst13|Equal0~1 .lut_mask = 64'h00000000A000A000;
defparam \inst13|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N30
cyclonev_lcell_comb \inst13|Equal0~2 (
// Equation(s):
// \inst13|Equal0~2_combout  = ( \inst13|Equal0~0_combout  & ( !\inst13|Equal0~1_combout  ) ) # ( !\inst13|Equal0~0_combout  )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal0~2 .extended_lut = "off";
defparam \inst13|Equal0~2 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \inst13|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N33
cyclonev_lcell_comb \inst13|pixel_count[7]~0 (
// Equation(s):
// \inst13|pixel_count[7]~0_combout  = ( \inst13|Equal3~0_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (((!\inst13|Equal3~1_combout  & \inst13|reset_count~2_combout )) # (\inst13|Equal0~2_combout ))) ) ) # ( !\inst13|Equal3~0_combout  & 
// ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((\inst13|reset_count~2_combout ) # (\inst13|Equal0~2_combout ))) ) )

	.dataa(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datab(!\inst13|Equal0~2_combout ),
	.datac(!\inst13|Equal3~1_combout ),
	.datad(!\inst13|reset_count~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_count[7]~0 .extended_lut = "off";
defparam \inst13|pixel_count[7]~0 .lut_mask = 64'h1155115511511151;
defparam \inst13|pixel_count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N2
dffeas \inst13|pixel_count[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[0] .is_wysiwyg = "true";
defparam \inst13|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \inst13|Add1~25 (
// Equation(s):
// \inst13|Add1~25_sumout  = SUM(( \inst13|pixel_count [1] ) + ( GND ) + ( \inst13|Add1~30  ))
// \inst13|Add1~26  = CARRY(( \inst13|pixel_count [1] ) + ( GND ) + ( \inst13|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~25_sumout ),
	.cout(\inst13|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~25 .extended_lut = "off";
defparam \inst13|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \inst13|pixel_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[1] .is_wysiwyg = "true";
defparam \inst13|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \inst13|Add1~21 (
// Equation(s):
// \inst13|Add1~21_sumout  = SUM(( \inst13|pixel_count [2] ) + ( GND ) + ( \inst13|Add1~26  ))
// \inst13|Add1~22  = CARRY(( \inst13|pixel_count [2] ) + ( GND ) + ( \inst13|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~21_sumout ),
	.cout(\inst13|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~21 .extended_lut = "off";
defparam \inst13|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N7
dffeas \inst13|pixel_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[2] .is_wysiwyg = "true";
defparam \inst13|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N9
cyclonev_lcell_comb \inst13|Add1~17 (
// Equation(s):
// \inst13|Add1~17_sumout  = SUM(( \inst13|pixel_count [3] ) + ( GND ) + ( \inst13|Add1~22  ))
// \inst13|Add1~18  = CARRY(( \inst13|pixel_count [3] ) + ( GND ) + ( \inst13|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~17_sumout ),
	.cout(\inst13|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~17 .extended_lut = "off";
defparam \inst13|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N11
dffeas \inst13|pixel_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[3] .is_wysiwyg = "true";
defparam \inst13|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N12
cyclonev_lcell_comb \inst13|Add1~13 (
// Equation(s):
// \inst13|Add1~13_sumout  = SUM(( \inst13|pixel_count [4] ) + ( GND ) + ( \inst13|Add1~18  ))
// \inst13|Add1~14  = CARRY(( \inst13|pixel_count [4] ) + ( GND ) + ( \inst13|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~13_sumout ),
	.cout(\inst13|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~13 .extended_lut = "off";
defparam \inst13|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \inst13|pixel_count[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[4] .is_wysiwyg = "true";
defparam \inst13|pixel_count[4] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y19_N15
cyclonev_lcell_comb \inst13|Add1~9 (
// Equation(s):
// \inst13|Add1~9_sumout  = SUM(( \inst13|pixel_count [5] ) + ( GND ) + ( \inst13|Add1~14  ))
// \inst13|Add1~10  = CARRY(( \inst13|pixel_count [5] ) + ( GND ) + ( \inst13|Add1~14  ))
=======
// Location: MLABCELL_X52_Y20_N0
cyclonev_lcell_comb \inst13|Add1~21 (
// Equation(s):
// \inst13|Add1~21_sumout  = SUM(( \inst13|pixel_count [0] ) + ( VCC ) + ( !VCC ))
// \inst13|Add1~22  = CARRY(( \inst13|pixel_count [0] ) + ( VCC ) + ( !VCC ))
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~14 ),
	.sharein(gnd),
	.combout(),
<<<<<<< Updated upstream
	.sumout(\inst13|Add1~9_sumout ),
	.cout(\inst13|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~9 .extended_lut = "off";
defparam \inst13|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \inst13|pixel_count[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[5] .is_wysiwyg = "true";
defparam \inst13|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \inst13|Add1~5 (
=======
	.sumout(\inst13|Add1~21_sumout ),
	.cout(\inst13|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~21 .extended_lut = "off";
defparam \inst13|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \inst13|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N0
cyclonev_lcell_comb \inst13|Add0~21 (
>>>>>>> Stashed changes
// Equation(s):
// \inst13|Add1~5_sumout  = SUM(( \inst13|pixel_count [6] ) + ( GND ) + ( \inst13|Add1~10  ))
// \inst13|Add1~6  = CARRY(( \inst13|pixel_count [6] ) + ( GND ) + ( \inst13|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~5_sumout ),
	.cout(\inst13|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~5 .extended_lut = "off";
defparam \inst13|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~5 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X45_Y19_N20
dffeas \inst13|pixel_count[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[6] .is_wysiwyg = "true";
defparam \inst13|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N21
cyclonev_lcell_comb \inst13|Add1~1 (
// Equation(s):
// \inst13|Add1~1_sumout  = SUM(( \inst13|pixel_count [7] ) + ( GND ) + ( \inst13|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [7]),
=======
// Location: LABCELL_X55_Y24_N45
cyclonev_lcell_comb \inst13|reset_count~12 (
// Equation(s):
// \inst13|reset_count~12_combout  = ( \inst13|Equal0~1_combout  & ( (!\inst13|Equal0~0_combout  & \inst13|Add0~21_sumout ) ) ) # ( !\inst13|Equal0~1_combout  & ( \inst13|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|Equal0~0_combout ),
	.datad(!\inst13|Add0~21_sumout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|Equal0~1_combout ),
	.datag(gnd),
	.cin(\inst13|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add1~1 .extended_lut = "off";
defparam \inst13|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \inst13|pixel_count[7] (
=======
defparam \inst13|reset_count~12 .extended_lut = "off";
defparam \inst13|reset_count~12 .lut_mask = 64'h00FF00FF00F000F0;
defparam \inst13|reset_count~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N46
dffeas \inst13|reset_count[0] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[7] .is_wysiwyg = "true";
defparam \inst13|pixel_count[7] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \inst13|Equal3~0 (
=======
// Location: LABCELL_X55_Y24_N3
cyclonev_lcell_comb \inst13|Add0~25 (
>>>>>>> Stashed changes
// Equation(s):
// \inst13|Equal3~0_combout  = ( \inst13|pixel_count [7] & ( \inst13|pixel_count [4] & ( (\inst13|pixel_count [2] & (\inst13|pixel_count [5] & (\inst13|pixel_count [6] & \inst13|pixel_count [3]))) ) ) )

<<<<<<< Updated upstream
	.dataa(!\inst13|pixel_count [2]),
	.datab(!\inst13|pixel_count [5]),
	.datac(!\inst13|pixel_count [6]),
	.datad(!\inst13|pixel_count [3]),
	.datae(!\inst13|pixel_count [7]),
	.dataf(!\inst13|pixel_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal3~0 .extended_lut = "off";
defparam \inst13|Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \inst13|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N12
cyclonev_lcell_comb \inst13|Add0~33 (
// Equation(s):
// \inst13|Add0~33_sumout  = SUM(( \inst13|reset_count [4] ) + ( VCC ) + ( \inst13|Add0~2  ))
// \inst13|Add0~34  = CARRY(( \inst13|reset_count [4] ) + ( VCC ) + ( \inst13|Add0~2  ))

	.dataa(gnd),
	.datab(!\inst13|reset_count [4]),
	.datac(gnd),
=======
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [1]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~33_sumout ),
	.cout(\inst13|Add0~34 ),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add0~33 .extended_lut = "off";
defparam \inst13|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \inst13|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N57
cyclonev_lcell_comb \inst13|reset_count~8 (
// Equation(s):
// \inst13|reset_count~8_combout  = ( \inst13|Equal0~0_combout  & ( (!\inst13|Equal0~1_combout  & \inst13|Add0~33_sumout ) ) ) # ( !\inst13|Equal0~0_combout  & ( \inst13|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Add0~33_sumout ),
	.datad(gnd),
=======
defparam \inst13|Add0~25 .extended_lut = "off";
defparam \inst13|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \inst13|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N39
cyclonev_lcell_comb \inst13|reset_count~11 (
// Equation(s):
// \inst13|reset_count~11_combout  = ( \inst13|Equal0~0_combout  & ( (!\inst13|Equal0~1_combout  & \inst13|Add0~25_sumout ) ) ) # ( !\inst13|Equal0~0_combout  & ( \inst13|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\inst13|Add0~25_sumout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~8 .extended_lut = "off";
defparam \inst13|reset_count~8 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \inst13|reset_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N58
dffeas \inst13|reset_count[4] (
=======
defparam \inst13|reset_count~11 .extended_lut = "off";
defparam \inst13|reset_count~11 .lut_mask = 64'h00FF00FF00CC00CC;
defparam \inst13|reset_count~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N40
dffeas \inst13|reset_count[1] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~8_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[4] .is_wysiwyg = "true";
defparam \inst13|reset_count[4] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y17_N15
cyclonev_lcell_comb \inst13|Add0~37 (
=======
// Location: LABCELL_X55_Y24_N6
cyclonev_lcell_comb \inst13|Add0~29 (
>>>>>>> Stashed changes
// Equation(s):
// \inst13|Add0~37_sumout  = SUM(( !\inst13|reset_count [5] ) + ( VCC ) + ( \inst13|Add0~34  ))
// \inst13|Add0~38  = CARRY(( !\inst13|reset_count [5] ) + ( VCC ) + ( \inst13|Add0~34  ))

	.dataa(gnd),
<<<<<<< Updated upstream
	.datab(gnd),
	.datac(!\inst13|reset_count [5]),
=======
	.datab(!\inst13|reset_count [2]),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~37_sumout ),
	.cout(\inst13|Add0~38 ),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add0~37 .extended_lut = "off";
defparam \inst13|Add0~37 .lut_mask = 64'h000000000000F0F0;
defparam \inst13|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N57
cyclonev_lcell_comb \inst13|reset_count~7 (
// Equation(s):
// \inst13|reset_count~7_combout  = ( \inst13|reset_count~2_combout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|Equal3~0_combout ) # ((!\inst13|Equal3~1_combout )))) # (\inst13|Equal0~2_combout  & (((!\inst13|Add0~37_sumout )))) ) ) # ( 
// !\inst13|reset_count~2_combout  & ( (!\inst13|Equal0~2_combout ) # (!\inst13|Add0~37_sumout ) ) )

	.dataa(!\inst13|Equal0~2_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|Equal3~1_combout ),
	.datad(!\inst13|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\inst13|reset_count~2_combout ),
=======
defparam \inst13|Add0~29 .extended_lut = "off";
defparam \inst13|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \inst13|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N54
cyclonev_lcell_comb \inst13|reset_count~10 (
// Equation(s):
// \inst13|reset_count~10_combout  = ( \inst13|Equal0~0_combout  & ( (\inst13|Add0~29_sumout  & !\inst13|Equal0~1_combout ) ) ) # ( !\inst13|Equal0~0_combout  & ( \inst13|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(!\inst13|Add0~29_sumout ),
	.datac(gnd),
	.datad(!\inst13|Equal0~1_combout ),
	.datae(!\inst13|Equal0~0_combout ),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~7 .extended_lut = "off";
defparam \inst13|reset_count~7 .lut_mask = 64'hFFAAFFAAFDA8FDA8;
defparam \inst13|reset_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N58
dffeas \inst13|reset_count[5] (
=======
defparam \inst13|reset_count~10 .extended_lut = "off";
defparam \inst13|reset_count~10 .lut_mask = 64'h3333330033333300;
defparam \inst13|reset_count~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N55
dffeas \inst13|reset_count[2] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~7_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[5] .is_wysiwyg = "true";
defparam \inst13|reset_count[5] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y17_N18
cyclonev_lcell_comb \inst13|Add0~5 (
// Equation(s):
// \inst13|Add0~5_sumout  = SUM(( !\inst13|reset_count [6] ) + ( VCC ) + ( \inst13|Add0~38  ))
// \inst13|Add0~6  = CARRY(( !\inst13|reset_count [6] ) + ( VCC ) + ( \inst13|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst13|reset_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~5_sumout ),
	.cout(\inst13|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~5 .extended_lut = "off";
defparam \inst13|Add0~5 .lut_mask = 64'h000000000000CCCC;
defparam \inst13|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N54
cyclonev_lcell_comb \inst13|reset_count~6 (
// Equation(s):
// \inst13|reset_count~6_combout  = ( \inst13|Add0~5_sumout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|Equal3~0_combout ) # ((!\inst13|reset_count~2_combout ) # (!\inst13|Equal3~1_combout )))) ) ) # ( !\inst13|Add0~5_sumout  & ( 
// ((!\inst13|Equal3~0_combout ) # ((!\inst13|reset_count~2_combout ) # (!\inst13|Equal3~1_combout ))) # (\inst13|Equal0~2_combout ) ) )

	.dataa(!\inst13|Equal0~2_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|reset_count~2_combout ),
	.datad(!\inst13|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\inst13|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~6 .extended_lut = "off";
defparam \inst13|reset_count~6 .lut_mask = 64'hFFFDFFFDAAA8AAA8;
defparam \inst13|reset_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N56
dffeas \inst13|reset_count[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~6_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[6] .is_wysiwyg = "true";
defparam \inst13|reset_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N21
cyclonev_lcell_comb \inst13|Add0~9 (
// Equation(s):
// \inst13|Add0~9_sumout  = SUM(( !\inst13|reset_count [7] ) + ( VCC ) + ( \inst13|Add0~6  ))
// \inst13|Add0~10  = CARRY(( !\inst13|reset_count [7] ) + ( VCC ) + ( \inst13|Add0~6  ))

	.dataa(!\inst13|reset_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~9_sumout ),
	.cout(\inst13|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~9 .extended_lut = "off";
defparam \inst13|Add0~9 .lut_mask = 64'h000000000000AAAA;
defparam \inst13|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N24
cyclonev_lcell_comb \inst13|reset_count~5 (
// Equation(s):
// \inst13|reset_count~5_combout  = ( \inst13|Equal3~0_combout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~1_combout )))) # (\inst13|Equal0~2_combout  & (((!\inst13|Add0~9_sumout )))) ) ) # ( 
// !\inst13|Equal3~0_combout  & ( (!\inst13|Add0~9_sumout ) # (!\inst13|Equal0~2_combout ) ) )

	.dataa(!\inst13|reset_count~2_combout ),
	.datab(!\inst13|Equal3~1_combout ),
	.datac(!\inst13|Add0~9_sumout ),
	.datad(!\inst13|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal3~0_combout ),
=======
// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \inst13|enc_count~3 (
// Equation(s):
// \inst13|enc_count~3_combout  = ( !\inst13|Equal1~0_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & !\inst13|enc_count [0])) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|enc_count [0]),
	.datae(gnd),
	.dataf(!\inst13|Equal1~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~5 .extended_lut = "off";
defparam \inst13|reset_count~5 .lut_mask = 64'hFFF0FFF0EEF0EEF0;
defparam \inst13|reset_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N26
dffeas \inst13|reset_count[7] (
=======
defparam \inst13|enc_count~3 .extended_lut = "off";
defparam \inst13|enc_count~3 .lut_mask = 64'h0300030000000000;
defparam \inst13|enc_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N14
dffeas \inst13|enc_count[0] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~5_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[7] .is_wysiwyg = "true";
defparam \inst13|reset_count[7] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y17_N24
cyclonev_lcell_comb \inst13|Add0~13 (
// Equation(s):
// \inst13|Add0~13_sumout  = SUM(( !\inst13|reset_count [8] ) + ( VCC ) + ( \inst13|Add0~10  ))
// \inst13|Add0~14  = CARRY(( !\inst13|reset_count [8] ) + ( VCC ) + ( \inst13|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
// Location: LABCELL_X53_Y25_N42
cyclonev_lcell_comb \inst13|enc_count~4 (
// Equation(s):
// \inst13|enc_count~4_combout  = ( \inst13|enc_count [1] & ( \inst13|Equal0~1_combout  & ( (\inst13|Equal0~0_combout  & !\inst13|enc_count [0]) ) ) ) # ( !\inst13|enc_count [1] & ( \inst13|Equal0~1_combout  & ( (\inst13|Equal0~0_combout  & \inst13|enc_count 
// [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|enc_count [0]),
	.datad(gnd),
	.datae(!\inst13|enc_count [1]),
	.dataf(!\inst13|Equal0~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst13|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~13_sumout ),
	.cout(\inst13|Add0~14 ),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add0~13 .extended_lut = "off";
defparam \inst13|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \inst13|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N9
cyclonev_lcell_comb \inst13|reset_count~4 (
// Equation(s):
// \inst13|reset_count~4_combout  = ( \inst13|Add0~13_sumout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~0_combout ) # (!\inst13|Equal3~1_combout )))) ) ) # ( !\inst13|Add0~13_sumout  & ( 
// (!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~0_combout ) # ((!\inst13|Equal3~1_combout ) # (\inst13|Equal0~2_combout ))) ) )

	.dataa(!\inst13|reset_count~2_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|Equal0~2_combout ),
	.datad(!\inst13|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\inst13|Add0~13_sumout ),
=======
defparam \inst13|enc_count~4 .extended_lut = "off";
defparam \inst13|enc_count~4 .lut_mask = 64'h0000000003033030;
defparam \inst13|enc_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N44
dffeas \inst13|enc_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[1] .is_wysiwyg = "true";
defparam \inst13|enc_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N3
cyclonev_lcell_comb \inst13|Add3~2 (
// Equation(s):
// \inst13|Add3~2_combout  = ( \inst13|enc_count [0] & ( \inst13|enc_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|enc_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|enc_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add3~2 .extended_lut = "off";
defparam \inst13|Add3~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst13|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N0
cyclonev_lcell_comb \inst13|enc_count~2 (
// Equation(s):
// \inst13|enc_count~2_combout  = ( \inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & (!\inst13|Equal1~0_combout  & (\inst13|Equal0~1_combout  & !\inst13|enc_count [2]))) ) ) # ( !\inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & 
// (!\inst13|Equal1~0_combout  & (\inst13|Equal0~1_combout  & \inst13|enc_count [2]))) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|enc_count [2]),
	.datae(gnd),
	.dataf(!\inst13|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|enc_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|enc_count~2 .extended_lut = "off";
defparam \inst13|enc_count~2 .lut_mask = 64'h0004000404000400;
defparam \inst13|enc_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \inst13|enc_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[2] .is_wysiwyg = "true";
defparam \inst13|enc_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N39
cyclonev_lcell_comb \inst13|Add3~0 (
// Equation(s):
// \inst13|Add3~0_combout  = ( \inst13|enc_count [2] & ( !\inst13|enc_count [3] $ (((!\inst13|enc_count [1]) # (!\inst13|enc_count [0]))) ) ) # ( !\inst13|enc_count [2] & ( \inst13|enc_count [3] ) )

	.dataa(gnd),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|enc_count [3]),
	.datad(!\inst13|enc_count [0]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add3~0 .extended_lut = "off";
defparam \inst13|Add3~0 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \inst13|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N9
cyclonev_lcell_comb \inst13|enc_count~1 (
// Equation(s):
// \inst13|enc_count~1_combout  = (\inst13|Add3~0_combout  & (!\inst13|Equal1~0_combout  & (\inst13|Equal0~1_combout  & \inst13|Equal0~0_combout )))

	.dataa(!\inst13|Add3~0_combout ),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~4 .extended_lut = "off";
defparam \inst13|reset_count~4 .lut_mask = 64'hFFEFFFEFF0E0F0E0;
defparam \inst13|reset_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N11
dffeas \inst13|reset_count[8] (
=======
defparam \inst13|enc_count~1 .extended_lut = "off";
defparam \inst13|enc_count~1 .lut_mask = 64'h0004000400040004;
defparam \inst13|enc_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N10
dffeas \inst13|enc_count[3] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[8] .is_wysiwyg = "true";
defparam \inst13|reset_count[8] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y17_N36
cyclonev_lcell_comb \inst13|Equal0~0 (
// Equation(s):
// \inst13|Equal0~0_combout  = ( \inst13|reset_count [5] & ( \inst13|reset_count [9] & ( (\inst13|reset_count [8] & (!\inst13|reset_count [4] & (\inst13|reset_count [7] & \inst13|reset_count [6]))) ) ) )

	.dataa(!\inst13|reset_count [8]),
	.datab(!\inst13|reset_count [4]),
	.datac(!\inst13|reset_count [7]),
	.datad(!\inst13|reset_count [6]),
	.datae(!\inst13|reset_count [5]),
	.dataf(!\inst13|reset_count [9]),
=======
// Location: LABCELL_X46_Y25_N30
cyclonev_lcell_comb \inst13|Add3~1 (
// Equation(s):
// \inst13|Add3~1_combout  = ( \inst13|enc_count [2] & ( !\inst13|enc_count [4] $ (((!\inst13|enc_count [0]) # ((!\inst13|enc_count [1]) # (!\inst13|enc_count [3])))) ) ) # ( !\inst13|enc_count [2] & ( \inst13|enc_count [4] ) )

	.dataa(!\inst13|enc_count [0]),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|enc_count [4]),
	.datad(!\inst13|enc_count [3]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [2]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Equal0~0 .extended_lut = "off";
defparam \inst13|Equal0~0 .lut_mask = 64'h0000000000000004;
defparam \inst13|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N9
cyclonev_lcell_comb \inst13|enc_count~3 (
// Equation(s):
// \inst13|enc_count~3_combout  = ( !\inst13|Equal1~0_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & !\inst13|enc_count [0])) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|enc_count [0]),
	.datae(gnd),
	.dataf(!\inst13|Equal1~0_combout ),
=======
defparam \inst13|Add3~1 .extended_lut = "off";
defparam \inst13|Add3~1 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \inst13|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N6
cyclonev_lcell_comb \inst13|enc_count~0 (
// Equation(s):
// \inst13|enc_count~0_combout  = ( \inst13|Equal0~1_combout  & ( (!\inst13|Equal1~0_combout  & (\inst13|Add3~1_combout  & \inst13|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|Add3~1_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal0~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|enc_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|enc_count~3 .extended_lut = "off";
defparam \inst13|enc_count~3 .lut_mask = 64'h0500050000000000;
defparam \inst13|enc_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N10
dffeas \inst13|enc_count[0] (
=======
defparam \inst13|enc_count~0 .extended_lut = "off";
defparam \inst13|enc_count~0 .lut_mask = 64'h00000000000C000C;
defparam \inst13|enc_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N7
dffeas \inst13|enc_count[4] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~3_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[0] .is_wysiwyg = "true";
defparam \inst13|enc_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N12
cyclonev_lcell_comb \inst13|enc_count~4 (
// Equation(s):
// \inst13|enc_count~4_combout  = ( \inst13|enc_count [0] & ( (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & !\inst13|enc_count [1])) ) ) # ( !\inst13|enc_count [0] & ( (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & \inst13|enc_count 
// [1])) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\inst13|Equal0~0_combout ),
	.datad(!\inst13|enc_count [1]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|enc_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|enc_count~4 .extended_lut = "off";
defparam \inst13|enc_count~4 .lut_mask = 64'h0005000505000500;
defparam \inst13|enc_count~4 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y16_N13
dffeas \inst13|enc_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[1] .is_wysiwyg = "true";
defparam \inst13|enc_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N6
cyclonev_lcell_comb \inst13|Add3~2 (
// Equation(s):
// \inst13|Add3~2_combout  = ( \inst13|enc_count [1] & ( \inst13|enc_count [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|enc_count [0]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [1]),
=======
// Location: LABCELL_X46_Y25_N42
cyclonev_lcell_comb \inst13|Equal1~0 (
// Equation(s):
// \inst13|Equal1~0_combout  = ( !\inst13|enc_count [2] & ( \inst13|enc_count [3] & ( (!\inst13|enc_count [4] & (\inst13|enc_count [0] & \inst13|enc_count [1])) ) ) )

	.dataa(gnd),
	.datab(!\inst13|enc_count [4]),
	.datac(!\inst13|enc_count [0]),
	.datad(!\inst13|enc_count [1]),
	.datae(!\inst13|enc_count [2]),
	.dataf(!\inst13|enc_count [3]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add3~2 .extended_lut = "off";
defparam \inst13|Add3~2 .lut_mask = 64'h0000000000FF00FF;
defparam \inst13|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N21
cyclonev_lcell_comb \inst13|enc_count~2 (
// Equation(s):
// \inst13|enc_count~2_combout  = ( \inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & (!\inst13|Equal1~0_combout  & !\inst13|enc_count [2]))) ) ) # ( !\inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & 
// (\inst13|Equal0~1_combout  & (!\inst13|Equal1~0_combout  & \inst13|enc_count [2]))) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|enc_count [2]),
	.datae(gnd),
	.dataf(!\inst13|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|enc_count~2_combout ),
=======
defparam \inst13|Equal1~0 .extended_lut = "off";
defparam \inst13|Equal1~0 .lut_mask = 64'h00000000000C0000;
defparam \inst13|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N24
cyclonev_lcell_comb \inst13|bit_count~4 (
// Equation(s):
// \inst13|bit_count~4_combout  = ( \inst13|bit_count [0] & ( \inst13|Equal0~1_combout  & ( (\inst13|Equal0~0_combout  & !\inst13|Equal1~0_combout ) ) ) ) # ( !\inst13|bit_count [0] & ( \inst13|Equal0~1_combout  & ( (!\inst13|Equal2~0_combout  & 
// (\inst13|Equal0~0_combout  & \inst13|Equal1~0_combout )) ) ) )

	.dataa(!\inst13|Equal2~0_combout ),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\inst13|bit_count [0]),
	.dataf(!\inst13|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|enc_count~2 .extended_lut = "off";
defparam \inst13|enc_count~2 .lut_mask = 64'h0010001010001000;
defparam \inst13|enc_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N23
dffeas \inst13|enc_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~2_combout ),
=======
defparam \inst13|bit_count~4 .extended_lut = "off";
defparam \inst13|bit_count~4 .lut_mask = 64'h0000000002023030;
defparam \inst13|bit_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N26
dffeas \inst13|bit_count[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~4_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[2] .is_wysiwyg = "true";
defparam \inst13|enc_count[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N57
cyclonev_lcell_comb \inst13|Add3~0 (
// Equation(s):
// \inst13|Add3~0_combout  = ( \inst13|enc_count [1] & ( !\inst13|enc_count[3]~DUPLICATE_q  $ (((!\inst13|enc_count [0]) # (!\inst13|enc_count [2]))) ) ) # ( !\inst13|enc_count [1] & ( \inst13|enc_count[3]~DUPLICATE_q  ) )

	.dataa(!\inst13|enc_count [0]),
	.datab(gnd),
	.datac(!\inst13|enc_count[3]~DUPLICATE_q ),
	.datad(!\inst13|enc_count [2]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Add3~0_combout ),
=======
// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \inst13|bit_count~3 (
// Equation(s):
// \inst13|bit_count~3_combout  = ( \inst13|bit_count [1] & ( \inst13|Equal2~0_combout  & ( (\inst13|Equal0~1_combout  & (!\inst13|Equal1~0_combout  & \inst13|Equal0~0_combout )) ) ) ) # ( \inst13|bit_count [1] & ( !\inst13|Equal2~0_combout  & ( 
// (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & ((!\inst13|Equal1~0_combout ) # (!\inst13|bit_count [0])))) ) ) ) # ( !\inst13|bit_count [1] & ( !\inst13|Equal2~0_combout  & ( (\inst13|Equal0~1_combout  & (\inst13|Equal1~0_combout  & 
// (\inst13|bit_count [0] & \inst13|Equal0~0_combout ))) ) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|bit_count [0]),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(!\inst13|bit_count [1]),
	.dataf(!\inst13|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add3~0 .extended_lut = "off";
defparam \inst13|Add3~0 .lut_mask = 64'h0F0F0F0F0F5A0F5A;
defparam \inst13|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N39
cyclonev_lcell_comb \inst13|enc_count~1 (
// Equation(s):
// \inst13|enc_count~1_combout  = ( !\inst13|Equal1~0_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & \inst13|Add3~0_combout )) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Add3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|enc_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|enc_count~1 .extended_lut = "off";
defparam \inst13|enc_count~1 .lut_mask = 64'h0101010100000000;
defparam \inst13|enc_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N41
dffeas \inst13|enc_count[3]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~1_combout ),
=======
defparam \inst13|bit_count~3 .extended_lut = "off";
defparam \inst13|bit_count~3 .lut_mask = 64'h0001005400000044;
defparam \inst13|bit_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N26
dffeas \inst13|bit_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~3_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|enc_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst13|enc_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y16_N40
dffeas \inst13|enc_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~1_combout ),
=======
defparam \inst13|bit_count[1] .is_wysiwyg = "true";
defparam \inst13|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N18
cyclonev_lcell_comb \inst13|bit_count~5 (
// Equation(s):
// \inst13|bit_count~5_combout  = ( \inst13|bit_count [2] & ( \inst13|bit_count [1] & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((!\inst13|bit_count [0]) # (!\inst13|Equal1~0_combout )))) ) ) ) # ( !\inst13|bit_count [2] & ( 
// \inst13|bit_count [1] & ( (\inst13|bit_count [0] & (\inst13|Equal0~0_combout  & (\inst13|Equal1~0_combout  & \inst13|Equal0~1_combout ))) ) ) ) # ( \inst13|bit_count [2] & ( !\inst13|bit_count [1] & ( (\inst13|Equal0~0_combout  & \inst13|Equal0~1_combout 
// ) ) ) )

	.dataa(!\inst13|bit_count [0]),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|Equal0~1_combout ),
	.datae(!\inst13|bit_count [2]),
	.dataf(!\inst13|bit_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|bit_count~5 .extended_lut = "off";
defparam \inst13|bit_count~5 .lut_mask = 64'h0000003300010032;
defparam \inst13|bit_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N20
dffeas \inst13|bit_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~5_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[3] .is_wysiwyg = "true";
defparam \inst13|enc_count[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N54
cyclonev_lcell_comb \inst13|Add3~1 (
// Equation(s):
// \inst13|Add3~1_combout  = ( \inst13|enc_count [4] & ( (!\inst13|enc_count [0]) # ((!\inst13|enc_count [1]) # ((!\inst13|enc_count [2]) # (!\inst13|enc_count [3]))) ) ) # ( !\inst13|enc_count [4] & ( (\inst13|enc_count [0] & (\inst13|enc_count [1] & 
// (\inst13|enc_count [2] & \inst13|enc_count [3]))) ) )

	.dataa(!\inst13|enc_count [0]),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|enc_count [2]),
	.datad(!\inst13|enc_count [3]),
=======
// Location: LABCELL_X45_Y25_N6
cyclonev_lcell_comb \inst13|Equal2~1 (
// Equation(s):
// \inst13|Equal2~1_combout  = ( \inst13|bit_count [2] & ( (!\inst13|bit_count [3] & (\inst13|bit_count [0] & \inst13|bit_count [1])) ) )

	.dataa(gnd),
	.datab(!\inst13|bit_count [3]),
	.datac(!\inst13|bit_count [0]),
	.datad(!\inst13|bit_count [1]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|enc_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add3~1 .extended_lut = "off";
defparam \inst13|Add3~1 .lut_mask = 64'h00010001FFFEFFFE;
defparam \inst13|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N18
cyclonev_lcell_comb \inst13|enc_count~0 (
// Equation(s):
// \inst13|enc_count~0_combout  = ( !\inst13|Equal1~0_combout  & ( (\inst13|Equal0~1_combout  & (\inst13|Add3~1_combout  & \inst13|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Add3~1_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal1~0_combout ),
=======
defparam \inst13|Equal2~1 .extended_lut = "off";
defparam \inst13|Equal2~1 .lut_mask = 64'h00000000000C000C;
defparam \inst13|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N54
cyclonev_lcell_comb \inst13|bit_count~0 (
// Equation(s):
// \inst13|bit_count~0_combout  = ( \inst13|bit_count [4] & ( \inst13|Equal2~1_combout  & ( (\inst13|Equal0~1_combout  & (!\inst13|Equal1~0_combout  & \inst13|Equal0~0_combout )) ) ) ) # ( !\inst13|bit_count [4] & ( \inst13|Equal2~1_combout  & ( 
// (\inst13|Equal0~1_combout  & (\inst13|Equal1~0_combout  & \inst13|Equal0~0_combout )) ) ) ) # ( \inst13|bit_count [4] & ( !\inst13|Equal2~1_combout  & ( (\inst13|Equal0~1_combout  & \inst13|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(!\inst13|bit_count [4]),
	.dataf(!\inst13|Equal2~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|enc_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|enc_count~0 .extended_lut = "off";
defparam \inst13|enc_count~0 .lut_mask = 64'h0003000300000000;
defparam \inst13|enc_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y16_N19
dffeas \inst13|enc_count[4] (
=======
defparam \inst13|bit_count~0 .extended_lut = "off";
defparam \inst13|bit_count~0 .lut_mask = 64'h0000003300030030;
defparam \inst13|bit_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N56
dffeas \inst13|bit_count[4] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|enc_count~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|enc_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|enc_count[4] .is_wysiwyg = "true";
defparam \inst13|enc_count[4] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N27
cyclonev_lcell_comb \inst13|Equal1~0 (
// Equation(s):
// \inst13|Equal1~0_combout  = ( !\inst13|enc_count [4] & ( (\inst13|enc_count [0] & (\inst13|enc_count [1] & (\inst13|enc_count[3]~DUPLICATE_q  & !\inst13|enc_count [2]))) ) )

	.dataa(!\inst13|enc_count [0]),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|enc_count[3]~DUPLICATE_q ),
	.datad(!\inst13|enc_count [2]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [4]),
=======
// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \inst13|bit_count~1 (
// Equation(s):
// \inst13|bit_count~1_combout  = ( \inst13|bit_count [0] & ( \inst13|bit_count [2] & ( (!\inst13|bit_count [3] & (!\inst13|bit_count [4] & \inst13|bit_count [1])) # (\inst13|bit_count [3] & ((!\inst13|bit_count [1]))) ) ) ) # ( !\inst13|bit_count [0] & ( 
// \inst13|bit_count [2] & ( \inst13|bit_count [3] ) ) ) # ( \inst13|bit_count [0] & ( !\inst13|bit_count [2] & ( \inst13|bit_count [3] ) ) ) # ( !\inst13|bit_count [0] & ( !\inst13|bit_count [2] & ( \inst13|bit_count [3] ) ) )

	.dataa(!\inst13|bit_count [4]),
	.datab(!\inst13|bit_count [3]),
	.datac(!\inst13|bit_count [1]),
	.datad(gnd),
	.datae(!\inst13|bit_count [0]),
	.dataf(!\inst13|bit_count [2]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Equal1~0 .extended_lut = "off";
defparam \inst13|Equal1~0 .lut_mask = 64'h0100010000000000;
defparam \inst13|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N6
cyclonev_lcell_comb \inst13|bit_count~4 (
// Equation(s):
// \inst13|bit_count~4_combout  = ( \inst13|Equal2~0_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|bit_count [0] & (!\inst13|Equal1~0_combout  & \inst13|Equal0~1_combout ))) ) ) # ( !\inst13|Equal2~0_combout  & ( (\inst13|Equal0~0_combout  & 
// (\inst13|Equal0~1_combout  & (!\inst13|bit_count [0] $ (!\inst13|Equal1~0_combout )))) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|bit_count [0]),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal2~0_combout ),
=======
defparam \inst13|bit_count~1 .extended_lut = "off";
defparam \inst13|bit_count~1 .lut_mask = 64'h3333333333333838;
defparam \inst13|bit_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N15
cyclonev_lcell_comb \inst13|bit_count~2 (
// Equation(s):
// \inst13|bit_count~2_combout  = ( \inst13|Equal1~0_combout  & ( (\inst13|bit_count~1_combout  & (\inst13|Equal0~0_combout  & \inst13|Equal0~1_combout )) ) ) # ( !\inst13|Equal1~0_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & 
// \inst13|bit_count [3])) ) )

	.dataa(!\inst13|bit_count~1_combout ),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|bit_count [3]),
	.datae(gnd),
	.dataf(!\inst13|Equal1~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|bit_count~4 .extended_lut = "off";
defparam \inst13|bit_count~4 .lut_mask = 64'h0014001400100010;
defparam \inst13|bit_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N8
dffeas \inst13|bit_count[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_count[0] .is_wysiwyg = "true";
defparam \inst13|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \inst13|bit_count~3 (
// Equation(s):
// \inst13|bit_count~3_combout  = ( \inst13|bit_count [1] & ( \inst13|bit_count [0] & ( (\inst13|Equal0~1_combout  & (!\inst13|Equal1~0_combout  & \inst13|Equal0~0_combout )) ) ) ) # ( !\inst13|bit_count [1] & ( \inst13|bit_count [0] & ( 
// (\inst13|Equal0~1_combout  & (!\inst13|Equal2~0_combout  & (\inst13|Equal1~0_combout  & \inst13|Equal0~0_combout ))) ) ) ) # ( \inst13|bit_count [1] & ( !\inst13|bit_count [0] & ( (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & 
// ((!\inst13|Equal2~0_combout ) # (!\inst13|Equal1~0_combout )))) ) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal2~0_combout ),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(!\inst13|bit_count [1]),
	.dataf(!\inst13|bit_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|bit_count~3 .extended_lut = "off";
defparam \inst13|bit_count~3 .lut_mask = 64'h0000005400040050;
defparam \inst13|bit_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N50
dffeas \inst13|bit_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~3_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_count[1] .is_wysiwyg = "true";
defparam \inst13|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N54
cyclonev_lcell_comb \inst13|bit_count~5 (
// Equation(s):
// \inst13|bit_count~5_combout  = ( \inst13|bit_count [2] & ( \inst13|bit_count [0] & ( (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & ((!\inst13|Equal1~0_combout ) # (!\inst13|bit_count [1])))) ) ) ) # ( !\inst13|bit_count [2] & ( 
// \inst13|bit_count [0] & ( (\inst13|Equal0~1_combout  & (\inst13|Equal1~0_combout  & (\inst13|bit_count [1] & \inst13|Equal0~0_combout ))) ) ) ) # ( \inst13|bit_count [2] & ( !\inst13|bit_count [0] & ( (\inst13|Equal0~1_combout  & \inst13|Equal0~0_combout 
// ) ) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|bit_count [1]),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(!\inst13|bit_count [2]),
	.dataf(!\inst13|bit_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|bit_count~5 .extended_lut = "off";
defparam \inst13|bit_count~5 .lut_mask = 64'h0000005500010054;
defparam \inst13|bit_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N56
dffeas \inst13|bit_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~5_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_count[2] .is_wysiwyg = "true";
defparam \inst13|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N9
cyclonev_lcell_comb \inst13|Equal2~1 (
// Equation(s):
// \inst13|Equal2~1_combout  = ( \inst13|bit_count [2] & ( (\inst13|bit_count [0] & (\inst13|bit_count [1] & !\inst13|bit_count [3])) ) )

	.dataa(gnd),
	.datab(!\inst13|bit_count [0]),
	.datac(!\inst13|bit_count [1]),
	.datad(!\inst13|bit_count [3]),
	.datae(gnd),
	.dataf(!\inst13|bit_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal2~1 .extended_lut = "off";
defparam \inst13|Equal2~1 .lut_mask = 64'h0000000003000300;
defparam \inst13|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N39
cyclonev_lcell_comb \inst13|bit_count~0 (
// Equation(s):
// \inst13|bit_count~0_combout  = ( \inst13|Equal2~1_combout  & ( (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & (!\inst13|Equal1~0_combout  $ (!\inst13|bit_count [4])))) ) ) # ( !\inst13|Equal2~1_combout  & ( (\inst13|Equal0~1_combout  & 
// (\inst13|Equal0~0_combout  & \inst13|bit_count [4])) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|Equal0~0_combout ),
	.datad(!\inst13|bit_count [4]),
	.datae(gnd),
	.dataf(!\inst13|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|bit_count~0 .extended_lut = "off";
defparam \inst13|bit_count~0 .lut_mask = 64'h0005000501040104;
defparam \inst13|bit_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N41
dffeas \inst13|bit_count[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~0_combout ),
=======
defparam \inst13|bit_count~2 .extended_lut = "off";
defparam \inst13|bit_count~2 .lut_mask = 64'h0003000301010101;
defparam \inst13|bit_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N17
dffeas \inst13|bit_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~2_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst13|bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_count[4] .is_wysiwyg = "true";
defparam \inst13|bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N3
cyclonev_lcell_comb \inst13|bit_count~1 (
// Equation(s):
// \inst13|bit_count~1_combout  = ( \inst13|bit_count [4] & ( (\inst13|bit_count [3] & ((!\inst13|bit_count [0]) # ((!\inst13|bit_count [1]) # (!\inst13|bit_count [2])))) ) ) # ( !\inst13|bit_count [4] & ( !\inst13|bit_count [3] $ (((!\inst13|bit_count [0]) 
// # ((!\inst13|bit_count [1]) # (!\inst13|bit_count [2])))) ) )

	.dataa(!\inst13|bit_count [3]),
	.datab(!\inst13|bit_count [0]),
	.datac(!\inst13|bit_count [1]),
	.datad(!\inst13|bit_count [2]),
=======
	.q(\inst13|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_count[3] .is_wysiwyg = "true";
defparam \inst13|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N9
cyclonev_lcell_comb \inst13|Equal2~0 (
// Equation(s):
// \inst13|Equal2~0_combout  = ( \inst13|bit_count [4] & ( (\inst13|bit_count [0] & (!\inst13|bit_count [3] & (\inst13|bit_count [2] & \inst13|bit_count [1]))) ) )

	.dataa(!\inst13|bit_count [0]),
	.datab(!\inst13|bit_count [3]),
	.datac(!\inst13|bit_count [2]),
	.datad(!\inst13|bit_count [1]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|bit_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|bit_count~1_combout ),
=======
	.combout(\inst13|Equal2~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|bit_count~1 .extended_lut = "off";
defparam \inst13|bit_count~1 .lut_mask = 64'h5556555655545554;
defparam \inst13|bit_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N36
cyclonev_lcell_comb \inst13|bit_count~2 (
// Equation(s):
// \inst13|bit_count~2_combout  = ( \inst13|Equal0~0_combout  & ( (\inst13|Equal0~1_combout  & ((!\inst13|Equal1~0_combout  & ((\inst13|bit_count [3]))) # (\inst13|Equal1~0_combout  & (\inst13|bit_count~1_combout )))) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|bit_count~1_combout ),
	.datad(!\inst13|bit_count [3]),
	.datae(gnd),
	.dataf(!\inst13|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|bit_count~2_combout ),
=======
defparam \inst13|Equal2~0 .extended_lut = "off";
defparam \inst13|Equal2~0 .lut_mask = 64'h0000000000040004;
defparam \inst13|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N0
cyclonev_lcell_comb \inst13|reset_count~2 (
// Equation(s):
// \inst13|reset_count~2_combout  = (\inst13|Equal1~0_combout  & \inst13|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|bit_count~2 .extended_lut = "off";
defparam \inst13|bit_count~2 .lut_mask = 64'h0000000001450145;
defparam \inst13|bit_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N38
dffeas \inst13|bit_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|bit_count~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_count[3] .is_wysiwyg = "true";
defparam \inst13|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N0
cyclonev_lcell_comb \inst13|Equal2~0 (
// Equation(s):
// \inst13|Equal2~0_combout  = ( \inst13|bit_count [4] & ( (!\inst13|bit_count [3] & (\inst13|bit_count [0] & (\inst13|bit_count [1] & \inst13|bit_count [2]))) ) )

	.dataa(!\inst13|bit_count [3]),
	.datab(!\inst13|bit_count [0]),
	.datac(!\inst13|bit_count [1]),
	.datad(!\inst13|bit_count [2]),
=======
defparam \inst13|reset_count~2 .extended_lut = "off";
defparam \inst13|reset_count~2 .lut_mask = 64'h000F000F000F000F;
defparam \inst13|reset_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N9
cyclonev_lcell_comb \inst13|Add1~29 (
// Equation(s):
// \inst13|Add1~29_sumout  = SUM(( \inst13|pixel_count [3] ) + ( GND ) + ( \inst13|Add1~18  ))
// \inst13|Add1~30  = CARRY(( \inst13|pixel_count [3] ) + ( GND ) + ( \inst13|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [3]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|bit_count [4]),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal2~0 .extended_lut = "off";
defparam \inst13|Equal2~0 .lut_mask = 64'h0000000000020002;
defparam \inst13|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N30
cyclonev_lcell_comb \inst13|reset_count~2 (
// Equation(s):
// \inst13|reset_count~2_combout  = ( \inst13|Equal2~0_combout  & ( \inst13|Equal1~0_combout  ) )
=======
	.cin(\inst13|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~29_sumout ),
	.cout(\inst13|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~29 .extended_lut = "off";
defparam \inst13|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N12
cyclonev_lcell_comb \inst13|Add1~25 (
// Equation(s):
// \inst13|Add1~25_sumout  = SUM(( \inst13|pixel_count [4] ) + ( GND ) + ( \inst13|Add1~30  ))
// \inst13|Add1~26  = CARRY(( \inst13|pixel_count [4] ) + ( GND ) + ( \inst13|Add1~30  ))
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\inst13|Equal2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~2 .extended_lut = "off";
defparam \inst13|reset_count~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \inst13|reset_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N6
cyclonev_lcell_comb \inst13|reset_count~3 (
// Equation(s):
// \inst13|reset_count~3_combout  = ( \inst13|Add0~17_sumout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~0_combout ) # (!\inst13|Equal3~1_combout )))) ) ) # ( !\inst13|Add0~17_sumout  & ( 
// (!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~0_combout ) # ((!\inst13|Equal3~1_combout ) # (\inst13|Equal0~2_combout ))) ) )

	.dataa(!\inst13|reset_count~2_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|Equal0~2_combout ),
	.datad(!\inst13|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\inst13|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~3_combout ),
=======
	.cin(\inst13|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~25_sumout ),
	.cout(\inst13|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~25 .extended_lut = "off";
defparam \inst13|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N39
cyclonev_lcell_comb \inst13|pixel_count[6]~0 (
// Equation(s):
// \inst13|pixel_count[6]~0_combout  = ( \inst13|Equal0~2_combout  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) # ( !\inst13|Equal0~2_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (\inst13|reset_count~2_combout  & 
// ((!\inst13|Equal3~1_combout ) # (!\inst13|Equal3~0_combout )))) ) )

	.dataa(!\inst13|Equal3~1_combout ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(!\inst13|Equal3~0_combout ),
	.datad(!\inst13|reset_count~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_count[6]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~3 .extended_lut = "off";
defparam \inst13|reset_count~3 .lut_mask = 64'hFFEFFFEFF0E0F0E0;
defparam \inst13|reset_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N8
dffeas \inst13|reset_count[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~3_combout ),
=======
defparam \inst13|pixel_count[6]~0 .extended_lut = "off";
defparam \inst13|pixel_count[6]~0 .lut_mask = 64'h0032003233333333;
defparam \inst13|pixel_count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N13
dffeas \inst13|pixel_count[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~25_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[9] .is_wysiwyg = "true";
defparam \inst13|reset_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N27
cyclonev_lcell_comb \inst13|Add0~17 (
// Equation(s):
// \inst13|Add0~17_sumout  = SUM(( !\inst13|reset_count [9] ) + ( VCC ) + ( \inst13|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~14 ),
=======
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[4] .is_wysiwyg = "true";
defparam \inst13|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N15
cyclonev_lcell_comb \inst13|Add1~13 (
// Equation(s):
// \inst13|Add1~13_sumout  = SUM(( \inst13|pixel_count [5] ) + ( GND ) + ( \inst13|Add1~26  ))
// \inst13|Add1~14  = CARRY(( \inst13|pixel_count [5] ) + ( GND ) + ( \inst13|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~26 ),
>>>>>>> Stashed changes
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Add0~17 .extended_lut = "off";
defparam \inst13|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \inst13|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N42
cyclonev_lcell_comb \inst13|sda~0 (
// Equation(s):
// \inst13|sda~0_combout  = ( !\inst13|Add0~33_sumout  & ( (!\inst13|Add0~25_sumout  & (!\inst13|Add0~29_sumout  & (!\inst13|Add0~21_sumout  & !\inst13|Add0~37_sumout ))) ) )

	.dataa(!\inst13|Add0~25_sumout ),
	.datab(!\inst13|Add0~29_sumout ),
	.datac(!\inst13|Add0~21_sumout ),
	.datad(!\inst13|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\inst13|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~0 .extended_lut = "off";
defparam \inst13|sda~0 .lut_mask = 64'h8000800000000000;
defparam \inst13|sda~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N48
cyclonev_lcell_comb \inst13|sda~1 (
// Equation(s):
// \inst13|sda~1_combout  = ( \inst13|Add0~9_sumout  & ( \inst13|sda~0_combout  & ( \inst13|Equal0~2_combout  ) ) ) # ( !\inst13|Add0~9_sumout  & ( \inst13|sda~0_combout  & ( (\inst13|Equal0~2_combout  & (((\inst13|Add0~13_sumout ) # (\inst13|Add0~5_sumout 
// )) # (\inst13|Add0~17_sumout ))) ) ) ) # ( \inst13|Add0~9_sumout  & ( !\inst13|sda~0_combout  & ( \inst13|Equal0~2_combout  ) ) ) # ( !\inst13|Add0~9_sumout  & ( !\inst13|sda~0_combout  & ( \inst13|Equal0~2_combout  ) ) )

	.dataa(!\inst13|Add0~17_sumout ),
	.datab(!\inst13|Add0~5_sumout ),
	.datac(!\inst13|Add0~13_sumout ),
	.datad(!\inst13|Equal0~2_combout ),
	.datae(!\inst13|Add0~9_sumout ),
	.dataf(!\inst13|sda~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~1 .extended_lut = "off";
defparam \inst13|sda~1 .lut_mask = 64'h00FF00FF007F00FF;
defparam \inst13|sda~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N15
cyclonev_lcell_comb \inst13|reset_count~0 (
// Equation(s):
// \inst13|reset_count~0_combout  = (\inst13|Add0~1_sumout  & ((!\inst13|Equal0~1_combout ) # (!\inst13|Equal0~0_combout )))

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\inst13|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|reset_count~0 .extended_lut = "off";
defparam \inst13|reset_count~0 .lut_mask = 64'h00EE00EE00EE00EE;
defparam \inst13|reset_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N15
cyclonev_lcell_comb \inst13|sda~2 (
// Equation(s):
// \inst13|sda~2_combout  = ( \inst13|enc_count [1] & ( (\inst13|enc_count [0] & \inst13|enc_count [2]) ) ) # ( !\inst13|enc_count [1] & ( !\inst13|enc_count [2] ) )

	.dataa(gnd),
	.datab(!\inst13|enc_count [0]),
	.datac(gnd),
	.datad(!\inst13|enc_count [2]),
	.datae(gnd),
	.dataf(!\inst13|enc_count [1]),
=======
defparam \inst13|Add1~13 .extended_lut = "off";
defparam \inst13|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N16
dffeas \inst13|pixel_count[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[5] .is_wysiwyg = "true";
defparam \inst13|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N18
cyclonev_lcell_comb \inst13|Add1~1 (
// Equation(s):
// \inst13|Add1~1_sumout  = SUM(( \inst13|pixel_count [6] ) + ( GND ) + ( \inst13|Add1~14  ))
// \inst13|Add1~2  = CARRY(( \inst13|pixel_count [6] ) + ( GND ) + ( \inst13|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [6]),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst13|Add1~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|sda~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~2 .extended_lut = "off";
defparam \inst13|sda~2 .lut_mask = 64'hFF00FF0000330033;
defparam \inst13|sda~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N31
dffeas \inst|state.decode (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode .is_wysiwyg = "true";
defparam \inst|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N39
cyclonev_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC
=======
	.combout(),
	.sumout(\inst13|Add1~1_sumout ),
	.cout(\inst13|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~1 .extended_lut = "off";
defparam \inst13|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N19
dffeas \inst13|pixel_count[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[6] .is_wysiwyg = "true";
defparam \inst13|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N21
cyclonev_lcell_comb \inst13|Add1~5 (
// Equation(s):
// \inst13|Add1~5_sumout  = SUM(( \inst13|pixel_count [7] ) + ( GND ) + ( \inst13|Add1~2  ))
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
<<<<<<< Updated upstream
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state.init~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state.init~feeder .extended_lut = "off";
defparam \inst|state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \inst|state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N41
dffeas \inst|state.init (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state.init~feeder_combout ),
=======
	.datad(!\inst13|pixel_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~5 .extended_lut = "off";
defparam \inst13|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N22
dffeas \inst13|pixel_count[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~5_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N12
cyclonev_lcell_comb \inst|state~34 (
// Equation(s):
// \inst|state~34_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.decode~q  & !\inst|altsyncram_component|auto_generated|q_a [11])) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
=======
	.q(\inst13|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[7] .is_wysiwyg = "true";
defparam \inst13|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N54
cyclonev_lcell_comb \inst13|Equal3~0 (
// Equation(s):
// \inst13|Equal3~0_combout  = ( \inst13|pixel_count [2] & ( \inst13|pixel_count [5] & ( (\inst13|pixel_count [6] & (\inst13|pixel_count [7] & (\inst13|pixel_count [0] & \inst13|pixel_count [1]))) ) ) )

	.dataa(!\inst13|pixel_count [6]),
	.datab(!\inst13|pixel_count [7]),
	.datac(!\inst13|pixel_count [0]),
	.datad(!\inst13|pixel_count [1]),
	.datae(!\inst13|pixel_count [2]),
	.dataf(!\inst13|pixel_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal3~0 .extended_lut = "off";
defparam \inst13|Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \inst13|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N9
cyclonev_lcell_comb \inst13|Add0~1 (
// Equation(s):
// \inst13|Add0~1_sumout  = SUM(( !\inst13|reset_count [3] ) + ( VCC ) + ( \inst13|Add0~30  ))
// \inst13|Add0~2  = CARRY(( !\inst13|reset_count [3] ) + ( VCC ) + ( \inst13|Add0~30  ))

	.dataa(!\inst13|reset_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~34 .extended_lut = "off";
defparam \inst|state~34 .lut_mask = 64'h0C000C0000000000;
defparam \inst|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N15
cyclonev_lcell_comb \inst|state~35 (
// Equation(s):
// \inst|state~35_combout  = ( \inst|state~34_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~35_combout ),
=======
	.cin(\inst13|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~1_sumout ),
	.cout(\inst13|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~1 .extended_lut = "off";
defparam \inst13|Add0~1 .lut_mask = 64'h000000000000AAAA;
defparam \inst13|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N21
cyclonev_lcell_comb \inst13|reset_count~9 (
// Equation(s):
// \inst13|reset_count~9_combout  = ( \inst13|Equal3~1_combout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~0_combout )))) # (\inst13|Equal0~2_combout  & (((!\inst13|Add0~1_sumout )))) ) ) # ( 
// !\inst13|Equal3~1_combout  & ( (!\inst13|Equal0~2_combout ) # (!\inst13|Add0~1_sumout ) ) )

	.dataa(!\inst13|reset_count~2_combout ),
	.datab(!\inst13|Equal0~2_combout ),
	.datac(!\inst13|Equal3~0_combout ),
	.datad(!\inst13|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\inst13|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~9_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~35 .extended_lut = "off";
defparam \inst|state~35 .lut_mask = 64'h0000000055005500;
defparam \inst|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N52
dffeas \inst|state.ex_sub~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state~35_combout ),
=======
defparam \inst13|reset_count~9 .extended_lut = "off";
defparam \inst13|reset_count~9 .lut_mask = 64'hFFCCFFCCFBC8FBC8;
defparam \inst13|reset_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N23
dffeas \inst13|reset_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~9_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.ex_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N39
cyclonev_lcell_comb \inst|Selector30~1 (
// Equation(s):
// \inst|Selector30~1_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.decode~q  & \inst|altsyncram_component|auto_generated|q_a [11])) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~1_combout ),
=======
	.q(\inst13|reset_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[3] .is_wysiwyg = "true";
defparam \inst13|reset_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N36
cyclonev_lcell_comb \inst13|Equal0~1 (
// Equation(s):
// \inst13|Equal0~1_combout  = ( !\inst13|reset_count [0] & ( (!\inst13|reset_count [1] & (!\inst13|reset_count [2] & \inst13|reset_count [3])) ) )

	.dataa(!\inst13|reset_count [1]),
	.datab(gnd),
	.datac(!\inst13|reset_count [2]),
	.datad(!\inst13|reset_count [3]),
	.datae(gnd),
	.dataf(!\inst13|reset_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal0~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector30~1 .extended_lut = "off";
defparam \inst|Selector30~1 .lut_mask = 64'h000C000C00000000;
defparam \inst|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N45
cyclonev_lcell_comb \inst|state~36 (
// Equation(s):
// \inst|state~36_combout  = ( \inst|Selector30~1_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~36_combout ),
=======
defparam \inst13|Equal0~1 .extended_lut = "off";
defparam \inst13|Equal0~1 .lut_mask = 64'h00A000A000000000;
defparam \inst13|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N3
cyclonev_lcell_comb \inst13|Equal0~2 (
// Equation(s):
// \inst13|Equal0~2_combout  = ( !\inst13|Equal0~0_combout  & ( \inst13|Equal0~1_combout  ) ) # ( \inst13|Equal0~0_combout  & ( !\inst13|Equal0~1_combout  ) ) # ( !\inst13|Equal0~0_combout  & ( !\inst13|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst13|Equal0~0_combout ),
	.dataf(!\inst13|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal0~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~36 .extended_lut = "off";
defparam \inst|state~36 .lut_mask = 64'h0000000011111111;
defparam \inst|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N46
dffeas \inst|state.ex_addi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~36_combout ),
=======
defparam \inst13|Equal0~2 .extended_lut = "off";
defparam \inst13|Equal0~2 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \inst13|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N2
dffeas \inst13|pixel_count[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~21_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_addi .is_wysiwyg = "true";
defparam \inst|state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \inst|state~38 (
// Equation(s):
// \inst|state~38_combout  = ( \inst|Selector30~0_combout  & ( \inst|state~37_combout  ) )
=======
	.q(\inst13|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[0] .is_wysiwyg = "true";
defparam \inst13|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N3
cyclonev_lcell_comb \inst13|Add1~9 (
// Equation(s):
// \inst13|Add1~9_sumout  = SUM(( \inst13|pixel_count [1] ) + ( GND ) + ( \inst13|Add1~22  ))
// \inst13|Add1~10  = CARRY(( \inst13|pixel_count [1] ) + ( GND ) + ( \inst13|Add1~22  ))
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
<<<<<<< Updated upstream
	.datad(!\inst|state~37_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~38 .extended_lut = "off";
defparam \inst|state~38 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \inst|state.ex_add (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~38_combout ),
=======
	.datad(!\inst13|pixel_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~9_sumout ),
	.cout(\inst13|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~9 .extended_lut = "off";
defparam \inst13|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N4
dffeas \inst13|pixel_count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~9_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_add .is_wysiwyg = "true";
defparam \inst|state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N18
cyclonev_lcell_comb \inst|IR[0]~0 (
// Equation(s):
// \inst|IR[0]~0_combout  = ( \inst|state.decode~q  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
=======
	.q(\inst13|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[1] .is_wysiwyg = "true";
defparam \inst13|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N6
cyclonev_lcell_comb \inst13|Add1~17 (
// Equation(s):
// \inst13|Add1~17_sumout  = SUM(( \inst13|pixel_count [2] ) + ( GND ) + ( \inst13|Add1~10  ))
// \inst13|Add1~18  = CARRY(( \inst13|pixel_count [2] ) + ( GND ) + ( \inst13|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [2]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|IR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|IR[0]~0 .extended_lut = "off";
defparam \inst|IR[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|IR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N20
dffeas \inst|IR[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[2] .is_wysiwyg = "true";
defparam \inst|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N15
cyclonev_lcell_comb \inst|Add1~70 (
// Equation(s):
// \inst|Add1~70_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [2]))) # (\inst|state.ex_addi~q  & (\inst|IR [2])))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [2])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|state.ex_addi~q  & (\inst|IR [2]))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~70 .extended_lut = "off";
defparam \inst|Add1~70 .lut_mask = 64'h57025702578A578A;
defparam \inst|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N19
dffeas \inst|state.ex_in~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~33_combout ),
=======
	.cin(\inst13|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add1~17_sumout ),
	.cout(\inst13|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add1~17 .extended_lut = "off";
defparam \inst13|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N7
dffeas \inst13|pixel_count[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[2] .is_wysiwyg = "true";
defparam \inst13|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N10
dffeas \inst13|pixel_count[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add1~29_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal0~2_combout ),
	.sload(gnd),
	.ena(\inst13|pixel_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.ex_in~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_in~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N50
dffeas \inst|state.ex_in2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2 .is_wysiwyg = "true";
defparam \inst|state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N33
cyclonev_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = ( !\inst|state.ex_sub~DUPLICATE_q  & ( (!\inst|state.ex_addi~q  & !\inst|state.ex_add~q ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~0_combout ),
=======
	.q(\inst13|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_count[3] .is_wysiwyg = "true";
defparam \inst13|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N36
cyclonev_lcell_comb \inst13|Equal3~1 (
// Equation(s):
// \inst13|Equal3~1_combout  = ( \inst13|pixel_count [4] & ( \inst13|pixel_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|pixel_count [3]),
	.datae(gnd),
	.dataf(!\inst13|pixel_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal3~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|WideOr3~0 .extended_lut = "off";
defparam \inst|WideOr3~0 .lut_mask = 64'h8888888800000000;
defparam \inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N27
cyclonev_lcell_comb \inst|PC_stack[9][4]~feeder (
// Equation(s):
// \inst|PC_stack[9][4]~feeder_combout  = ( \inst|PC_stack[8][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][4]~q ),
=======
defparam \inst13|Equal3~1 .extended_lut = "off";
defparam \inst13|Equal3~1 .lut_mask = 64'h0000000000FF00FF;
defparam \inst13|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N12
cyclonev_lcell_comb \inst13|Add0~33 (
// Equation(s):
// \inst13|Add0~33_sumout  = SUM(( \inst13|reset_count [4] ) + ( VCC ) + ( \inst13|Add0~2  ))
// \inst13|Add0~34  = CARRY(( \inst13|reset_count [4] ) + ( VCC ) + ( \inst13|Add0~2  ))

	.dataa(gnd),
	.datab(!\inst13|reset_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst13|Add0~2 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N0
cyclonev_lcell_comb \inst|state~52 (
// Equation(s):
// \inst|state~52_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|Selector30~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|Selector30~0_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~52 .extended_lut = "off";
defparam \inst|state~52 .lut_mask = 64'h0100010000000000;
defparam \inst|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N1
dffeas \inst|state.ex_call (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~52_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_call .is_wysiwyg = "true";
defparam \inst|state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N45
cyclonev_lcell_comb \inst|PC_stack[9][0]~1 (
// Equation(s):
// \inst|PC_stack[9][0]~1_combout  = (\inst|state.ex_call~q  & \inst1|pll_main_inst|altera_pll_i|locked_wire [0])

	.dataa(!\inst|state.ex_call~q ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][0]~1_combout ),
=======
	.combout(),
	.sumout(\inst13|Add0~33_sumout ),
	.cout(\inst13|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~33 .extended_lut = "off";
defparam \inst13|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \inst13|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N51
cyclonev_lcell_comb \inst13|reset_count~8 (
// Equation(s):
// \inst13|reset_count~8_combout  = ( \inst13|Equal0~1_combout  & ( (!\inst13|Equal0~0_combout  & \inst13|Add0~33_sumout ) ) ) # ( !\inst13|Equal0~1_combout  & ( \inst13|Add0~33_sumout  ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\inst13|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~8_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[9][0]~1 .extended_lut = "off";
defparam \inst|PC_stack[9][0]~1 .lut_mask = 64'h1111111111111111;
defparam \inst|PC_stack[9][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N28
dffeas \inst|PC_stack[9][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][4]~feeder_combout ),
=======
defparam \inst13|reset_count~8 .extended_lut = "off";
defparam \inst13|reset_count~8 .lut_mask = 64'h0F0F0F0F0A0A0A0A;
defparam \inst13|reset_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N52
dffeas \inst13|reset_count[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~8_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N9
cyclonev_lcell_comb \inst|PC_stack[8][4]~feeder (
// Equation(s):
// \inst|PC_stack[8][4]~feeder_combout  = \inst|PC_stack[9][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][4]~q ),
=======
	.q(\inst13|reset_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[4] .is_wysiwyg = "true";
defparam \inst13|reset_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N15
cyclonev_lcell_comb \inst13|Add0~37 (
// Equation(s):
// \inst13|Add0~37_sumout  = SUM(( !\inst13|reset_count [5] ) + ( VCC ) + ( \inst13|Add0~34  ))
// \inst13|Add0~38  = CARRY(( !\inst13|reset_count [5] ) + ( VCC ) + ( \inst13|Add0~34  ))

	.dataa(!\inst13|reset_count [5]),
	.datab(gnd),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~34 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N42
cyclonev_lcell_comb \inst|PC_stack[0][0]~0 (
// Equation(s):
// \inst|PC_stack[0][0]~0_combout  = (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((\inst|state.ex_return~q ) # (\inst|state.ex_call~q )))

	.dataa(!\inst|state.ex_call~q ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(!\inst|state.ex_return~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~0_combout ),
=======
	.combout(),
	.sumout(\inst13|Add0~37_sumout ),
	.cout(\inst13|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~37 .extended_lut = "off";
defparam \inst13|Add0~37 .lut_mask = 64'h000000000000AAAA;
defparam \inst13|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N48
cyclonev_lcell_comb \inst13|reset_count~7 (
// Equation(s):
// \inst13|reset_count~7_combout  = ( \inst13|Equal0~2_combout  & ( !\inst13|Add0~37_sumout  ) ) # ( !\inst13|Equal0~2_combout  & ( (!\inst13|Equal3~1_combout ) # ((!\inst13|Equal3~0_combout ) # (!\inst13|reset_count~2_combout )) ) )

	.dataa(!\inst13|Equal3~1_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|Add0~37_sumout ),
	.datad(!\inst13|reset_count~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~7_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][0]~0 .extended_lut = "off";
defparam \inst|PC_stack[0][0]~0 .lut_mask = 64'h1313131313131313;
defparam \inst|PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N10
dffeas \inst|PC_stack[8][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][4]~feeder_combout ),
	.asdata(\inst|PC_stack[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N6
cyclonev_lcell_comb \inst|PC_stack[7][4]~feeder (
// Equation(s):
// \inst|PC_stack[7][4]~feeder_combout  = \inst|PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N8
dffeas \inst|PC_stack[7][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][4]~feeder_combout ),
	.asdata(\inst|PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N33
cyclonev_lcell_comb \inst|PC_stack[6][4]~feeder (
// Equation(s):
// \inst|PC_stack[6][4]~feeder_combout  = \inst|PC_stack[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][4]~q ),
	.datad(gnd),
=======
defparam \inst13|reset_count~7 .extended_lut = "off";
defparam \inst13|reset_count~7 .lut_mask = 64'hFFEEFFEEF0F0F0F0;
defparam \inst13|reset_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N49
dffeas \inst13|reset_count[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~7_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[5] .is_wysiwyg = "true";
defparam \inst13|reset_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N18
cyclonev_lcell_comb \inst13|Add0~5 (
// Equation(s):
// \inst13|Add0~5_sumout  = SUM(( !\inst13|reset_count [6] ) + ( VCC ) + ( \inst13|Add0~38  ))
// \inst13|Add0~6  = CARRY(( !\inst13|reset_count [6] ) + ( VCC ) + ( \inst13|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~5_sumout ),
	.cout(\inst13|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~5 .extended_lut = "off";
defparam \inst13|Add0~5 .lut_mask = 64'h000000000000F0F0;
defparam \inst13|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N51
cyclonev_lcell_comb \inst13|reset_count~6 (
// Equation(s):
// \inst13|reset_count~6_combout  = ( \inst13|Equal0~2_combout  & ( !\inst13|Add0~5_sumout  ) ) # ( !\inst13|Equal0~2_combout  & ( (!\inst13|Equal3~1_combout ) # ((!\inst13|Equal3~0_combout ) # (!\inst13|reset_count~2_combout )) ) )

	.dataa(!\inst13|Equal3~1_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|Add0~5_sumout ),
	.datad(!\inst13|reset_count~2_combout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[6][4]~feeder_combout ),
=======
	.combout(\inst13|reset_count~6_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N35
dffeas \inst|PC_stack[6][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][4]~feeder_combout ),
	.asdata(\inst|PC_stack[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N30
cyclonev_lcell_comb \inst|PC_stack[5][4]~feeder (
// Equation(s):
// \inst|PC_stack[5][4]~feeder_combout  = \inst|PC_stack[6][4]~q 
=======
defparam \inst13|reset_count~6 .extended_lut = "off";
defparam \inst13|reset_count~6 .lut_mask = 64'hFFEEFFEEF0F0F0F0;
defparam \inst13|reset_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N52
dffeas \inst13|reset_count[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~6_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|reset_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[6] .is_wysiwyg = "true";
defparam \inst13|reset_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N21
cyclonev_lcell_comb \inst13|Add0~9 (
// Equation(s):
// \inst13|Add0~9_sumout  = SUM(( !\inst13|reset_count [7] ) + ( VCC ) + ( \inst13|Add0~6  ))
// \inst13|Add0~10  = CARRY(( !\inst13|reset_count [7] ) + ( VCC ) + ( \inst13|Add0~6  ))
>>>>>>> Stashed changes

	.dataa(!\inst13|reset_count [7]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|PC_stack[6][4]~q ),
=======
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~6 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N32
dffeas \inst|PC_stack[5][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][4]~feeder_combout ),
	.asdata(\inst|PC_stack[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N51
cyclonev_lcell_comb \inst|PC_stack[4][4]~feeder (
// Equation(s):
// \inst|PC_stack[4][4]~feeder_combout  = \inst|PC_stack[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][4]~q ),
=======
	.combout(),
	.sumout(\inst13|Add0~9_sumout ),
	.cout(\inst13|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~9 .extended_lut = "off";
defparam \inst13|Add0~9 .lut_mask = 64'h000000000000AAAA;
defparam \inst13|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N42
cyclonev_lcell_comb \inst13|reset_count~5 (
// Equation(s):
// \inst13|reset_count~5_combout  = ( \inst13|reset_count~2_combout  & ( \inst13|Equal3~0_combout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|Equal3~1_combout ))) # (\inst13|Equal0~2_combout  & (!\inst13|Add0~9_sumout )) ) ) ) # ( 
// !\inst13|reset_count~2_combout  & ( \inst13|Equal3~0_combout  & ( (!\inst13|Add0~9_sumout ) # (!\inst13|Equal0~2_combout ) ) ) ) # ( \inst13|reset_count~2_combout  & ( !\inst13|Equal3~0_combout  & ( (!\inst13|Add0~9_sumout ) # (!\inst13|Equal0~2_combout ) 
// ) ) ) # ( !\inst13|reset_count~2_combout  & ( !\inst13|Equal3~0_combout  & ( (!\inst13|Add0~9_sumout ) # (!\inst13|Equal0~2_combout ) ) ) )

	.dataa(!\inst13|Add0~9_sumout ),
	.datab(!\inst13|Equal0~2_combout ),
	.datac(!\inst13|Equal3~1_combout ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(!\inst13|reset_count~2_combout ),
	.dataf(!\inst13|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[4][4]~feeder_combout ),
=======
	.combout(\inst13|reset_count~5_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[4][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N53
dffeas \inst|PC_stack[4][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][4]~feeder_combout ),
	.asdata(\inst|PC_stack[3][4]~q ),
	.clrn(vcc),
=======
defparam \inst13|reset_count~5 .extended_lut = "off";
defparam \inst13|reset_count~5 .lut_mask = 64'hEEEEEEEEEEEEE2E2;
defparam \inst13|reset_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N44
dffeas \inst13|reset_count[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~5_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N21
cyclonev_lcell_comb \inst|PC_stack[3][4]~feeder (
// Equation(s):
// \inst|PC_stack[3][4]~feeder_combout  = \inst|PC_stack[4][4]~q 

	.dataa(!\inst|PC_stack[4][4]~q ),
	.datab(gnd),
	.datac(gnd),
=======
	.q(\inst13|reset_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[7] .is_wysiwyg = "true";
defparam \inst13|reset_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N24
cyclonev_lcell_comb \inst13|Add0~13 (
// Equation(s):
// \inst13|Add0~13_sumout  = SUM(( !\inst13|reset_count [8] ) + ( VCC ) + ( \inst13|Add0~10  ))
// \inst13|Add0~14  = CARRY(( !\inst13|reset_count [8] ) + ( VCC ) + ( \inst13|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [8]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~10 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N22
dffeas \inst|PC_stack[3][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][4]~feeder_combout ),
	.asdata(\inst|PC_stack[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N48
cyclonev_lcell_comb \inst|PC_stack[2][4]~feeder (
// Equation(s):
// \inst|PC_stack[2][4]~feeder_combout  = ( \inst|PC_stack[3][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][4]~feeder_combout ),
=======
	.combout(),
	.sumout(\inst13|Add0~13_sumout ),
	.cout(\inst13|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~13 .extended_lut = "off";
defparam \inst13|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \inst13|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N24
cyclonev_lcell_comb \inst13|reset_count~4 (
// Equation(s):
// \inst13|reset_count~4_combout  = ( \inst13|reset_count~2_combout  & ( \inst13|Equal3~0_combout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|Equal3~1_combout ))) # (\inst13|Equal0~2_combout  & (!\inst13|Add0~13_sumout )) ) ) ) # ( 
// !\inst13|reset_count~2_combout  & ( \inst13|Equal3~0_combout  & ( (!\inst13|Add0~13_sumout ) # (!\inst13|Equal0~2_combout ) ) ) ) # ( \inst13|reset_count~2_combout  & ( !\inst13|Equal3~0_combout  & ( (!\inst13|Add0~13_sumout ) # (!\inst13|Equal0~2_combout 
// ) ) ) ) # ( !\inst13|reset_count~2_combout  & ( !\inst13|Equal3~0_combout  & ( (!\inst13|Add0~13_sumout ) # (!\inst13|Equal0~2_combout ) ) ) )

	.dataa(!\inst13|Add0~13_sumout ),
	.datab(!\inst13|Equal0~2_combout ),
	.datac(!\inst13|Equal3~1_combout ),
	.datad(gnd),
	.datae(!\inst13|reset_count~2_combout ),
	.dataf(!\inst13|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N49
dffeas \inst|PC_stack[2][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][4]~feeder_combout ),
	.asdata(\inst|PC_stack[1][4]~q ),
	.clrn(vcc),
=======
defparam \inst13|reset_count~4 .extended_lut = "off";
defparam \inst13|reset_count~4 .lut_mask = 64'hEEEEEEEEEEEEE2E2;
defparam \inst13|reset_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N26
dffeas \inst13|reset_count[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N18
cyclonev_lcell_comb \inst|PC_stack[1][4]~feeder (
// Equation(s):
// \inst|PC_stack[1][4]~feeder_combout  = \inst|PC_stack[2][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][4]~feeder_combout ),
=======
	.q(\inst13|reset_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[8] .is_wysiwyg = "true";
defparam \inst13|reset_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N27
cyclonev_lcell_comb \inst13|Add0~17 (
// Equation(s):
// \inst13|Add0~17_sumout  = SUM(( !\inst13|reset_count [9] ) + ( VCC ) + ( \inst13|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|reset_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add0~17 .extended_lut = "off";
defparam \inst13|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \inst13|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \inst13|reset_count~3 (
// Equation(s):
// \inst13|reset_count~3_combout  = ( \inst13|Add0~17_sumout  & ( (!\inst13|Equal0~2_combout  & ((!\inst13|reset_count~2_combout ) # ((!\inst13|Equal3~1_combout ) # (!\inst13|Equal3~0_combout )))) ) ) # ( !\inst13|Add0~17_sumout  & ( 
// (!\inst13|reset_count~2_combout ) # (((!\inst13|Equal3~1_combout ) # (!\inst13|Equal3~0_combout )) # (\inst13|Equal0~2_combout )) ) )

	.dataa(!\inst13|reset_count~2_combout ),
	.datab(!\inst13|Equal0~2_combout ),
	.datac(!\inst13|Equal3~1_combout ),
	.datad(!\inst13|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\inst13|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N20
dffeas \inst|PC_stack[1][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][4]~feeder_combout ),
	.asdata(\inst|PC_stack[0][4]~q ),
	.clrn(vcc),
=======
defparam \inst13|reset_count~3 .extended_lut = "off";
defparam \inst13|reset_count~3 .lut_mask = 64'hFFFBFFFBCCC8CCC8;
defparam \inst13|reset_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N20
dffeas \inst13|reset_count[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|reset_count~3_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N57
cyclonev_lcell_comb \inst|PC_stack[0][4]~feeder (
// Equation(s):
// \inst|PC_stack[0][4]~feeder_combout  = \inst|PC_stack[1][4]~q 

	.dataa(!\inst|PC_stack[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][4]~feeder_combout ),
=======
	.q(\inst13|reset_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|reset_count[9] .is_wysiwyg = "true";
defparam \inst13|reset_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N30
cyclonev_lcell_comb \inst13|Equal0~0 (
// Equation(s):
// \inst13|Equal0~0_combout  = ( \inst13|reset_count [7] & ( \inst13|reset_count [8] & ( (\inst13|reset_count [5] & (\inst13|reset_count [9] & (\inst13|reset_count [6] & !\inst13|reset_count [4]))) ) ) )

	.dataa(!\inst13|reset_count [5]),
	.datab(!\inst13|reset_count [9]),
	.datac(!\inst13|reset_count [6]),
	.datad(!\inst13|reset_count [4]),
	.datae(!\inst13|reset_count [7]),
	.dataf(!\inst13|reset_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal0~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N58
dffeas \inst|PC_stack[0][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][4]~feeder_combout ),
	.asdata(\inst|PC [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N24
cyclonev_lcell_comb \inst|state~50 (
// Equation(s):
// \inst|state~50_combout  = ( \inst|state~34_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
=======
defparam \inst13|Equal0~0 .extended_lut = "off";
defparam \inst13|Equal0~0 .lut_mask = 64'h0000000000000100;
defparam \inst13|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \inst13|reset_count~1 (
// Equation(s):
// \inst13|reset_count~1_combout  = ( \inst13|Equal1~0_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & \inst13|Equal2~0_combout )) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Equal1~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~50 .extended_lut = "off";
defparam \inst|state~50 .lut_mask = 64'h0000000022222222;
defparam \inst|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N26
dffeas \inst|state.ex_jzero (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~50_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jzero .is_wysiwyg = "true";
defparam \inst|state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N53
dffeas \inst|IR[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
=======
defparam \inst13|reset_count~1 .extended_lut = "off";
defparam \inst13|reset_count~1 .lut_mask = 64'h0000000001010101;
defparam \inst13|reset_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N36
cyclonev_lcell_comb \inst13|sda~2 (
// Equation(s):
// \inst13|sda~2_combout  = (!\inst13|enc_count [1] & (!\inst13|enc_count [2])) # (\inst13|enc_count [1] & (\inst13|enc_count [2] & \inst13|enc_count [0]))

	.dataa(gnd),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|enc_count [2]),
	.datad(!\inst13|enc_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~2 .extended_lut = "off";
defparam \inst13|sda~2 .lut_mask = 64'hC0C3C0C3C0C3C0C3;
defparam \inst13|sda~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N42
cyclonev_lcell_comb \inst|state~48 (
// Equation(s):
// \inst|state~48_combout  = ( \inst|Selector30~0_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.decode~q  & \inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~48 .extended_lut = "off";
defparam \inst|state~48 .lut_mask = 64'h0000000000020002;
defparam \inst|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N44
dffeas \inst|state.ex_return (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~48_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[1] .is_wysiwyg = "true";
defparam \inst|IR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N20
dffeas \inst|state.fetch (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.q(\inst|state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_return .is_wysiwyg = "true";
defparam \inst|state.ex_return .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N45
cyclonev_lcell_comb \inst|state~52 (
// Equation(s):
// \inst|state~52_combout  = ( \inst|state.decode~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|Selector30~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|Selector30~0_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~52 .extended_lut = "off";
defparam \inst|state~52 .lut_mask = 64'h0000000002000200;
defparam \inst|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N46
dffeas \inst|state.ex_call (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~52_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_call .is_wysiwyg = "true";
defparam \inst|state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N9
cyclonev_lcell_comb \inst|PC_stack[9][0]~1 (
// Equation(s):
// \inst|PC_stack[9][0]~1_combout  = ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( \inst|state.ex_call~q  ) )

	.dataa(!\inst|state.ex_call~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][0]~1 .extended_lut = "off";
defparam \inst|PC_stack[9][0]~1 .lut_mask = 64'h0000555500005555;
defparam \inst|PC_stack[9][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N35
dffeas \inst|PC_stack[9][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][4]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch .is_wysiwyg = "true";
defparam \inst|state.fetch .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N16
dffeas \inst|PC_stack[9][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N24
cyclonev_lcell_comb \inst|PC_stack[8][6]~feeder (
// Equation(s):
// \inst|PC_stack[8][6]~feeder_combout  = \inst|PC_stack[9][6]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[9][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
	.q(\inst|PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N9
cyclonev_lcell_comb \inst|PC_stack[8][4]~feeder (
// Equation(s):
// \inst|PC_stack[8][4]~feeder_combout  = \inst|PC_stack[9][4]~q 

	.dataa(!\inst|PC_stack[9][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N21
cyclonev_lcell_comb \inst|PC_stack[0][0]~0 (
// Equation(s):
// \inst|PC_stack[0][0]~0_combout  = ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( (\inst|state.ex_call~q ) # (\inst|state.ex_return~q ) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_call~q ),
	.datae(gnd),
	.dataf(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N25
dffeas \inst|PC_stack[8][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][6]~feeder_combout ),
	.asdata(\inst|PC_stack[7][6]~q ),
=======
defparam \inst|PC_stack[0][0]~0 .extended_lut = "off";
defparam \inst|PC_stack[0][0]~0 .lut_mask = 64'h0000000055FF55FF;
defparam \inst|PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N11
dffeas \inst|PC_stack[8][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][4]~feeder_combout ),
	.asdata(\inst|PC_stack[7][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N21
cyclonev_lcell_comb \inst|PC_stack[7][6]~feeder (
// Equation(s):
// \inst|PC_stack[7][6]~feeder_combout  = \inst|PC_stack[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][6]~q ),
=======
	.q(\inst|PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N6
cyclonev_lcell_comb \inst|PC_stack[7][4]~feeder (
// Equation(s):
// \inst|PC_stack[7][4]~feeder_combout  = \inst|PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N8
dffeas \inst|PC_stack[7][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][4]~feeder_combout ),
	.asdata(\inst|PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N39
cyclonev_lcell_comb \inst|PC_stack[6][4]~feeder (
// Equation(s):
// \inst|PC_stack[6][4]~feeder_combout  = \inst|PC_stack[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][4]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[7][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[6][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[7][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N23
dffeas \inst|PC_stack[7][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][6]~feeder_combout ),
	.asdata(\inst|PC_stack[6][6]~q ),
=======
defparam \inst|PC_stack[6][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N41
dffeas \inst|PC_stack[6][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][4]~feeder_combout ),
	.asdata(\inst|PC_stack[5][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N18
cyclonev_lcell_comb \inst|PC_stack[6][6]~feeder (
// Equation(s):
// \inst|PC_stack[6][6]~feeder_combout  = \inst|PC_stack[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][6]~q ),
=======
	.q(\inst|PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N36
cyclonev_lcell_comb \inst|PC_stack[5][4]~feeder (
// Equation(s):
// \inst|PC_stack[5][4]~feeder_combout  = \inst|PC_stack[6][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][4]~q ),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[6][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[5][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N19
dffeas \inst|PC_stack[6][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][6]~feeder_combout ),
	.asdata(\inst|PC_stack[5][6]~q ),
=======
defparam \inst|PC_stack[5][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N37
dffeas \inst|PC_stack[5][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][4]~feeder_combout ),
	.asdata(\inst|PC_stack[4][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N33
cyclonev_lcell_comb \inst|PC_stack[5][6]~feeder (
// Equation(s):
// \inst|PC_stack[5][6]~feeder_combout  = \inst|PC_stack[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][6]~q ),
=======
	.q(\inst|PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N0
cyclonev_lcell_comb \inst|PC_stack[4][4]~feeder (
// Equation(s):
// \inst|PC_stack[4][4]~feeder_combout  = \inst|PC_stack[5][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][4]~q ),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[5][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[4][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N35
dffeas \inst|PC_stack[5][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][6]~feeder_combout ),
	.asdata(\inst|PC_stack[4][6]~q ),
=======
defparam \inst|PC_stack[4][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N29
dffeas \inst|PC_stack[3][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][4]~feeder_combout ),
	.asdata(\inst|PC_stack[2][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N30
cyclonev_lcell_comb \inst|PC_stack[4][6]~feeder (
// Equation(s):
// \inst|PC_stack[4][6]~feeder_combout  = \inst|PC_stack[5][6]~q 
=======
	.q(\inst|PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N2
dffeas \inst|PC_stack[4][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][4]~feeder_combout ),
	.asdata(\inst|PC_stack[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N27
cyclonev_lcell_comb \inst|PC_stack[3][4]~feeder (
// Equation(s):
// \inst|PC_stack[3][4]~feeder_combout  = \inst|PC_stack[4][4]~q 
>>>>>>> Stashed changes

	.dataa(!\inst|PC_stack[4][4]~q ),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[4][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[3][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[4][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N32
dffeas \inst|PC_stack[4][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][6]~feeder_combout ),
	.asdata(\inst|PC_stack[3][6]~q ),
=======
defparam \inst|PC_stack[3][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N28
dffeas \inst|PC_stack[3][4]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][4]~feeder_combout ),
	.asdata(\inst|PC_stack[2][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N15
cyclonev_lcell_comb \inst|PC_stack[3][6]~feeder (
// Equation(s):
// \inst|PC_stack[3][6]~feeder_combout  = \inst|PC_stack[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][6]~q ),
=======
	.q(\inst|PC_stack[3][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[3][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N0
cyclonev_lcell_comb \inst|PC_stack[2][4]~feeder (
// Equation(s):
// \inst|PC_stack[2][4]~feeder_combout  = ( \inst|PC_stack[3][4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[3][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[2][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N17
dffeas \inst|PC_stack[3][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][6]~feeder_combout ),
	.asdata(\inst|PC_stack[2][6]~q ),
=======
defparam \inst|PC_stack[2][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N2
dffeas \inst|PC_stack[2][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][4]~feeder_combout ),
	.asdata(\inst|PC_stack[1][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N57
cyclonev_lcell_comb \inst|PC_stack[2][6]~feeder (
// Equation(s):
// \inst|PC_stack[2][6]~feeder_combout  = \inst|PC_stack[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][6]~q ),
=======
	.q(\inst|PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N24
cyclonev_lcell_comb \inst|PC_stack[1][4]~feeder (
// Equation(s):
// \inst|PC_stack[1][4]~feeder_combout  = \inst|PC_stack[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][4]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[2][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[1][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N58
dffeas \inst|PC_stack[2][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][6]~feeder_combout ),
	.asdata(\inst|PC_stack[1][6]~q ),
=======
defparam \inst|PC_stack[1][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N26
dffeas \inst|PC_stack[1][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][4]~feeder_combout ),
	.asdata(\inst|PC_stack[0][4]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N12
cyclonev_lcell_comb \inst|PC_stack[1][6]~feeder (
// Equation(s):
// \inst|PC_stack[1][6]~feeder_combout  = ( \inst|PC_stack[2][6]~q  )

	.dataa(gnd),
=======
	.q(\inst|PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N15
cyclonev_lcell_comb \inst|PC_stack[0][4]~feeder (
// Equation(s):
// \inst|PC_stack[0][4]~feeder_combout  = \inst|PC_stack[1][4]~q 

	.dataa(!\inst|PC_stack[1][4]~q ),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[1][6]~feeder_combout ),
=======
	.combout(\inst|PC_stack[0][4]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N55
dffeas \inst|PC_stack[0][6]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
=======
defparam \inst|PC_stack[0][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N16
dffeas \inst|PC_stack[0][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][4]~feeder_combout ),
	.asdata(\inst|PC [4]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \inst|PC_stack[1][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][6]~feeder_combout ),
	.asdata(\inst|PC_stack[0][6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N54
cyclonev_lcell_comb \inst|PC_stack[0][6]~feeder (
// Equation(s):
// \inst|PC_stack[0][6]~feeder_combout  = ( \inst|PC_stack[1][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][6]~feeder_combout ),
=======
	.q(\inst|PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N35
dffeas \inst|state.fetch (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch .is_wysiwyg = "true";
defparam \inst|state.fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N39
cyclonev_lcell_comb \inst|state~36 (
// Equation(s):
// \inst|state~36_combout  = (\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.decode~q  & \inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~36 .extended_lut = "off";
defparam \inst|state~36 .lut_mask = 64'h0004000400040004;
defparam \inst|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N33
cyclonev_lcell_comb \inst|state~47 (
// Equation(s):
// \inst|state~47_combout  = ( \inst|state~36_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~47_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N56
dffeas \inst|PC_stack[0][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
	.clrn(vcc),
=======
defparam \inst|state~47 .extended_lut = "off";
defparam \inst|state~47 .lut_mask = 64'h0000000011111111;
defparam \inst|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N34
dffeas \inst|state.ex_istore (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~47_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N12
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))
// \inst|Add0~18  = CARRY(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst|PC [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
=======
	.q(\inst|state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore .is_wysiwyg = "true";
defparam \inst|state.ex_istore .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N32
dffeas \inst|state.ex_istore2~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_istore~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore2~DUPLICATE_q ),
	.prn(vcc));
>>>>>>> Stashed changes
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y18_N15
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))
// \inst|Add0~22  = CARRY(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))

	.dataa(!\inst|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N35
dffeas \inst|PC_stack[9][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][5]~q ),
=======
// Location: FF_X47_Y25_N11
dffeas \inst|PC_stack[9][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N36
cyclonev_lcell_comb \inst|PC_stack[8][5]~feeder (
// Equation(s):
// \inst|PC_stack[8][5]~feeder_combout  = \inst|PC_stack[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][5]~q ),
=======
	.q(\inst|PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N33
cyclonev_lcell_comb \inst|PC_stack[8][6]~feeder (
// Equation(s):
// \inst|PC_stack[8][6]~feeder_combout  = \inst|PC_stack[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][6]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[8][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[8][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N38
dffeas \inst|PC_stack[8][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][5]~feeder_combout ),
	.asdata(\inst|PC_stack[7][5]~q ),
=======
defparam \inst|PC_stack[8][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N35
dffeas \inst|PC_stack[8][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][6]~feeder_combout ),
	.asdata(\inst|PC_stack[7][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N42
cyclonev_lcell_comb \inst|PC_stack[7][5]~feeder (
// Equation(s):
// \inst|PC_stack[7][5]~feeder_combout  = \inst|PC_stack[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][5]~q ),
=======
	.q(\inst|PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \inst|PC_stack[7][6]~feeder (
// Equation(s):
// \inst|PC_stack[7][6]~feeder_combout  = \inst|PC_stack[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][6]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[7][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[7][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[7][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N44
dffeas \inst|PC_stack[7][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][5]~feeder_combout ),
	.asdata(\inst|PC_stack[6][5]~q ),
=======
defparam \inst|PC_stack[7][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N32
dffeas \inst|PC_stack[7][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][6]~feeder_combout ),
	.asdata(\inst|PC_stack[6][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N45
cyclonev_lcell_comb \inst|PC_stack[6][5]~feeder (
// Equation(s):
// \inst|PC_stack[6][5]~feeder_combout  = \inst|PC_stack[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][5]~q ),
=======
	.q(\inst|PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N15
cyclonev_lcell_comb \inst|PC_stack[6][6]~feeder (
// Equation(s):
// \inst|PC_stack[6][6]~feeder_combout  = \inst|PC_stack[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][6]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[6][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[6][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N47
dffeas \inst|PC_stack[6][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][5]~feeder_combout ),
	.asdata(\inst|PC_stack[5][5]~q ),
=======
defparam \inst|PC_stack[6][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N17
dffeas \inst|PC_stack[6][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][6]~feeder_combout ),
	.asdata(\inst|PC_stack[5][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N39
cyclonev_lcell_comb \inst|PC_stack[5][5]~feeder (
// Equation(s):
// \inst|PC_stack[5][5]~feeder_combout  = \inst|PC_stack[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][5]~q ),
=======
	.q(\inst|PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N12
cyclonev_lcell_comb \inst|PC_stack[5][6]~feeder (
// Equation(s):
// \inst|PC_stack[5][6]~feeder_combout  = \inst|PC_stack[6][6]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][6]~q ),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[5][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[5][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N40
dffeas \inst|PC_stack[5][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][5]~feeder_combout ),
	.asdata(\inst|PC_stack[4][5]~q ),
=======
defparam \inst|PC_stack[5][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N14
dffeas \inst|PC_stack[5][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][6]~feeder_combout ),
	.asdata(\inst|PC_stack[4][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N45
cyclonev_lcell_comb \inst|PC_stack[4][5]~feeder (
// Equation(s):
// \inst|PC_stack[4][5]~feeder_combout  = \inst|PC_stack[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][5]~q ),
=======
	.q(\inst|PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N39
cyclonev_lcell_comb \inst|PC_stack[4][6]~feeder (
// Equation(s):
// \inst|PC_stack[4][6]~feeder_combout  = \inst|PC_stack[5][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][6]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[4][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[4][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[4][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N46
dffeas \inst|PC_stack[4][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][5]~feeder_combout ),
	.asdata(\inst|PC_stack[3][5]~q ),
=======
defparam \inst|PC_stack[4][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N41
dffeas \inst|PC_stack[4][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][6]~feeder_combout ),
	.asdata(\inst|PC_stack[3][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N27
cyclonev_lcell_comb \inst|PC_stack[3][5]~feeder (
// Equation(s):
// \inst|PC_stack[3][5]~feeder_combout  = \inst|PC_stack[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][5]~q ),
=======
	.q(\inst|PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N27
cyclonev_lcell_comb \inst|PC_stack[3][6]~feeder (
// Equation(s):
// \inst|PC_stack[3][6]~feeder_combout  = \inst|PC_stack[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][6]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[3][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[3][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N29
dffeas \inst|PC_stack[3][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][5]~feeder_combout ),
	.asdata(\inst|PC_stack[2][5]~q ),
=======
defparam \inst|PC_stack[3][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N28
dffeas \inst|PC_stack[3][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][6]~feeder_combout ),
	.asdata(\inst|PC_stack[2][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N42
cyclonev_lcell_comb \inst|PC_stack[2][5]~feeder (
// Equation(s):
// \inst|PC_stack[2][5]~feeder_combout  = \inst|PC_stack[3][5]~q 
=======
	.q(\inst|PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N36
cyclonev_lcell_comb \inst|PC_stack[2][6]~feeder (
// Equation(s):
// \inst|PC_stack[2][6]~feeder_combout  = ( \inst|PC_stack[3][6]~q  )
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][5]~feeder_combout ),
=======
	.dataf(!\inst|PC_stack[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N44
dffeas \inst|PC_stack[2][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][5]~feeder_combout ),
	.asdata(\inst|PC_stack[1][5]~q ),
=======
defparam \inst|PC_stack[2][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N37
dffeas \inst|PC_stack[2][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][6]~feeder_combout ),
	.asdata(\inst|PC_stack[1][6]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N24
cyclonev_lcell_comb \inst|PC_stack[1][5]~feeder (
// Equation(s):
// \inst|PC_stack[1][5]~feeder_combout  = \inst|PC_stack[2][5]~q 
=======
	.q(\inst|PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N39
cyclonev_lcell_comb \inst|PC_stack[1][6]~feeder (
// Equation(s):
// \inst|PC_stack[1][6]~feeder_combout  = ( \inst|PC_stack[2][6]~q  )
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][5]~feeder_combout ),
=======
	.dataf(!\inst|PC_stack[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N20
dffeas \inst|PC_stack[0][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
=======
defparam \inst|PC_stack[1][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N46
dffeas \inst|PC_stack[0][6]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N26
dffeas \inst|PC_stack[1][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][5]~feeder_combout ),
	.asdata(\inst|PC_stack[0][5]~q ),
=======
	.q(\inst|PC_stack[0][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N40
dffeas \inst|PC_stack[1][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][6]~feeder_combout ),
	.asdata(\inst|PC_stack[0][6]~DUPLICATE_q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N18
cyclonev_lcell_comb \inst|PC_stack[0][5]~feeder (
// Equation(s):
// \inst|PC_stack[0][5]~feeder_combout  = \inst|PC_stack[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][5]~q ),
=======
	.q(\inst|PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N45
cyclonev_lcell_comb \inst|PC_stack[0][6]~feeder (
// Equation(s):
// \inst|PC_stack[0][6]~feeder_combout  = \inst|PC_stack[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][6]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[0][5]~feeder_combout ),
=======
	.combout(\inst|PC_stack[0][6]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N19
dffeas \inst|PC_stack[0][5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
=======
defparam \inst|PC_stack[0][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N47
dffeas \inst|PC_stack[0][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N22
dffeas \inst|state.ex_istore2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_istore~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.q(\inst|PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N29
dffeas \inst|PC_stack[9][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][5]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore2 .is_wysiwyg = "true";
defparam \inst|state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N36
cyclonev_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (((\inst|IR [5]) # (\inst|state.ex_iload~q )) # (\inst|state.decode~q )) # (\inst|state.ex_istore2~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( 
// (!\inst|state.ex_istore2~q  & (!\inst|state.decode~q  & (!\inst|state.ex_iload~q  & \inst|IR [5]))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|IR [5]),
=======
	.q(\inst|PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N48
cyclonev_lcell_comb \inst|PC_stack[8][5]~feeder (
// Equation(s):
// \inst|PC_stack[8][5]~feeder_combout  = \inst|PC_stack[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][5]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector6~0_combout ),
=======
	.combout(\inst|PC_stack[8][5]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector6~0 .extended_lut = "off";
defparam \inst|Selector6~0 .lut_mask = 64'h008000807FFF7FFF;
defparam \inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N51
cyclonev_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = ( \inst|Selector6~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # ((\inst|Add0~21_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][5]~DUPLICATE_q )))) ) ) # ( 
// !\inst|Selector6~0_combout  & ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~21_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][5]~DUPLICATE_q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~21_sumout ),
	.datad(!\inst|PC_stack[0][5]~DUPLICATE_q ),
=======
defparam \inst|PC_stack[8][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N50
dffeas \inst|PC_stack[8][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][5]~feeder_combout ),
	.asdata(\inst|PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N57
cyclonev_lcell_comb \inst|PC_stack[7][5]~feeder (
// Equation(s):
// \inst|PC_stack[7][5]~feeder_combout  = \inst|PC_stack[8][5]~q 

	.dataa(!\inst|PC_stack[8][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector6~1_combout ),
=======
	.combout(\inst|PC_stack[7][5]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector6~1 .extended_lut = "off";
defparam \inst|Selector6~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N53
dffeas \inst|PC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector6~1_combout ),
	.asdata(vcc),
=======
defparam \inst|PC_stack[7][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N59
dffeas \inst|PC_stack[7][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][5]~feeder_combout ),
	.asdata(\inst|PC_stack[6][5]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[5] .is_wysiwyg = "true";
defparam \inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N18
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))
// \inst|Add0~26  = CARRY(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))
=======
	.q(\inst|PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N54
cyclonev_lcell_comb \inst|PC_stack[6][5]~feeder (
// Equation(s):
// \inst|PC_stack[6][5]~feeder_combout  = \inst|PC_stack[7][5]~q 
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N56
dffeas \inst|PC_stack[6][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][5]~feeder_combout ),
	.asdata(\inst|PC_stack[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N15
cyclonev_lcell_comb \inst|PC_stack[5][5]~feeder (
// Equation(s):
// \inst|PC_stack[5][5]~feeder_combout  = \inst|PC_stack[6][5]~q 

	.dataa(!\inst|PC_stack[6][5]~q ),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|PC [6]),
=======
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N56
dffeas \inst|PC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector4~1_combout ),
	.asdata(vcc),
=======
	.combout(\inst|PC_stack[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N17
dffeas \inst|PC_stack[5][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][5]~feeder_combout ),
	.asdata(\inst|PC_stack[4][5]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7] .is_wysiwyg = "true";
defparam \inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N21
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~30  = CARRY(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(!\inst|PC [7]),
	.datab(gnd),
=======
	.q(\inst|PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N12
cyclonev_lcell_comb \inst|PC_stack[4][5]~feeder (
// Equation(s):
// \inst|PC_stack[4][5]~feeder_combout  = \inst|PC_stack[5][5]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][5]~q ),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N24
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~34  = CARRY(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))
=======
	.combout(\inst|PC_stack[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N13
dffeas \inst|PC_stack[4][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][5]~feeder_combout ),
	.asdata(\inst|PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N57
cyclonev_lcell_comb \inst|PC_stack[3][5]~feeder (
// Equation(s):
// \inst|PC_stack[3][5]~feeder_combout  = ( \inst|PC_stack[4][5]~q  )
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[4][5]~q ),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N16
dffeas \inst|PC_stack[8][8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][8]~feeder_combout ),
	.asdata(\inst|PC_stack[7][8]~q ),
=======
	.combout(\inst|PC_stack[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N59
dffeas \inst|PC_stack[3][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][5]~feeder_combout ),
	.asdata(\inst|PC_stack[2][5]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N25
dffeas \inst|PC_stack[9][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][8]~DUPLICATE_q ),
=======
	.q(\inst|PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N51
cyclonev_lcell_comb \inst|PC_stack[2][5]~feeder (
// Equation(s):
// \inst|PC_stack[2][5]~feeder_combout  = \inst|PC_stack[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N53
dffeas \inst|PC_stack[2][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][5]~feeder_combout ),
	.asdata(\inst|PC_stack[1][5]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N15
cyclonev_lcell_comb \inst|PC_stack[8][8]~feeder (
// Equation(s):
// \inst|PC_stack[8][8]~feeder_combout  = \inst|PC_stack[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][8]~q ),
=======
	.q(\inst|PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N54
cyclonev_lcell_comb \inst|PC_stack[1][5]~feeder (
// Equation(s):
// \inst|PC_stack[1][5]~feeder_combout  = \inst|PC_stack[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][5]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[8][8]~feeder_combout ),
=======
	.combout(\inst|PC_stack[1][5]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N17
dffeas \inst|PC_stack[8][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][8]~feeder_combout ),
	.asdata(\inst|PC_stack[7][8]~q ),
=======
defparam \inst|PC_stack[1][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N56
dffeas \inst|PC_stack[1][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][5]~feeder_combout ),
	.asdata(\inst|PC_stack[0][5]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N42
cyclonev_lcell_comb \inst|PC_stack[7][8]~feeder (
// Equation(s):
// \inst|PC_stack[7][8]~feeder_combout  = \inst|PC_stack[8][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][8]~q ),
	.datac(gnd),
=======
	.q(\inst|PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N48
cyclonev_lcell_comb \inst|PC_stack[0][5]~feeder (
// Equation(s):
// \inst|PC_stack[0][5]~feeder_combout  = \inst|PC_stack[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][5]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[7][8]~feeder_combout ),
=======
	.combout(\inst|PC_stack[0][5]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[7][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N44
dffeas \inst|PC_stack[7][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][8]~feeder_combout ),
	.asdata(\inst|PC_stack[6][8]~q ),
=======
defparam \inst|PC_stack[0][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N49
dffeas \inst|PC_stack[0][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N21
cyclonev_lcell_comb \inst|PC_stack[6][8]~feeder (
// Equation(s):
// \inst|PC_stack[6][8]~feeder_combout  = \inst|PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N23
dffeas \inst|PC_stack[6][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][8]~feeder_combout ),
	.asdata(\inst|PC_stack[5][8]~q ),
=======
	.q(\inst|PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N8
dffeas \inst|PC_stack[9][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N6
cyclonev_lcell_comb \inst|PC_stack[5][8]~feeder (
// Equation(s):
// \inst|PC_stack[5][8]~feeder_combout  = \inst|PC_stack[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][8]~q ),
=======
	.q(\inst|PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N51
cyclonev_lcell_comb \inst|PC_stack[8][2]~feeder (
// Equation(s):
// \inst|PC_stack[8][2]~feeder_combout  = \inst|PC_stack[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][2]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[5][8]~feeder_combout ),
=======
	.combout(\inst|PC_stack[8][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N8
dffeas \inst|PC_stack[5][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][8]~feeder_combout ),
	.asdata(\inst|PC_stack[4][8]~q ),
=======
defparam \inst|PC_stack[8][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N53
dffeas \inst|PC_stack[8][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][2]~feeder_combout ),
	.asdata(\inst|PC_stack[7][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N18
cyclonev_lcell_comb \inst|PC_stack[4][8]~feeder (
// Equation(s):
// \inst|PC_stack[4][8]~feeder_combout  = \inst|PC_stack[5][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N19
dffeas \inst|PC_stack[4][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][8]~feeder_combout ),
	.asdata(\inst|PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N9
cyclonev_lcell_comb \inst|PC_stack[3][8]~feeder (
// Equation(s):
// \inst|PC_stack[3][8]~feeder_combout  = ( \inst|PC_stack[4][8]~q  )
=======
	.q(\inst|PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N48
cyclonev_lcell_comb \inst|PC_stack[7][2]~feeder (
// Equation(s):
// \inst|PC_stack[7][2]~feeder_combout  = \inst|PC_stack[8][2]~q 
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][2]~q ),
	.datad(gnd),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(!\inst|PC_stack[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][8]~feeder_combout ),
=======
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N11
dffeas \inst|PC_stack[3][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][8]~feeder_combout ),
	.asdata(\inst|PC_stack[2][8]~q ),
=======
defparam \inst|PC_stack[7][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N49
dffeas \inst|PC_stack[7][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][2]~feeder_combout ),
	.asdata(\inst|PC_stack[6][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N45
cyclonev_lcell_comb \inst|PC_stack[2][8]~feeder (
// Equation(s):
// \inst|PC_stack[2][8]~feeder_combout  = \inst|PC_stack[3][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][8]~q ),
=======
	.q(\inst|PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N51
cyclonev_lcell_comb \inst|PC_stack[6][2]~feeder (
// Equation(s):
// \inst|PC_stack[6][2]~feeder_combout  = \inst|PC_stack[7][2]~q 

	.dataa(!\inst|PC_stack[7][2]~q ),
	.datab(gnd),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[2][8]~feeder_combout ),
=======
	.combout(\inst|PC_stack[6][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N47
dffeas \inst|PC_stack[2][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][8]~feeder_combout ),
	.asdata(\inst|PC_stack[1][8]~q ),
=======
defparam \inst|PC_stack[6][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N52
dffeas \inst|PC_stack[6][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][2]~feeder_combout ),
	.asdata(\inst|PC_stack[5][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \inst|PC_stack[1][8]~feeder (
// Equation(s):
// \inst|PC_stack[1][8]~feeder_combout  = \inst|PC_stack[2][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][8]~q ),
=======
	.q(\inst|PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N48
cyclonev_lcell_comb \inst|PC_stack[5][2]~feeder (
// Equation(s):
// \inst|PC_stack[5][2]~feeder_combout  = \inst|PC_stack[6][2]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][2]~q ),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[1][8]~feeder_combout ),
=======
	.combout(\inst|PC_stack[5][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N41
dffeas \inst|PC_stack[0][8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
=======
defparam \inst|PC_stack[5][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N50
dffeas \inst|PC_stack[5][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][2]~feeder_combout ),
	.asdata(\inst|PC_stack[4][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N14
dffeas \inst|PC_stack[1][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][8]~feeder_combout ),
	.asdata(\inst|PC_stack[0][8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N39
cyclonev_lcell_comb \inst|PC_stack[0][8]~feeder (
// Equation(s):
// \inst|PC_stack[0][8]~feeder_combout  = \inst|PC_stack[1][8]~q 

	.dataa(gnd),
=======
	.q(\inst|PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N3
cyclonev_lcell_comb \inst|PC_stack[4][2]~feeder (
// Equation(s):
// \inst|PC_stack[4][2]~feeder_combout  = \inst|PC_stack[5][2]~q 

	.dataa(!\inst|PC_stack[5][2]~q ),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(!\inst|PC_stack[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[0][8]~feeder_combout ),
=======
	.combout(\inst|PC_stack[4][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N40
dffeas \inst|PC_stack[0][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
=======
defparam \inst|PC_stack[4][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N5
dffeas \inst|PC_stack[4][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][2]~feeder_combout ),
	.asdata(\inst|PC_stack[3][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N45
cyclonev_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = ( \inst|state.ex_iload~q  & ( \inst|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\inst|state.ex_iload~q  & ( (!\inst|state.decode~q  & ((!\inst|state.ex_istore2~q  & (\inst|IR [8])) # (\inst|state.ex_istore2~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [8]))))) # (\inst|state.decode~q  & (((\inst|altsyncram_component|auto_generated|q_a [8])))) ) )

	.dataa(!\inst|IR [8]),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|state.ex_istore2~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\inst|state.ex_iload~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~0 .extended_lut = "off";
defparam \inst|Selector3~0 .lut_mask = 64'h407F00FF407F00FF;
defparam \inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N30
cyclonev_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = ( \inst|Selector3~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~33_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][8]~q )))) ) ) # ( !\inst|Selector3~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~33_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][8]~q )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~33_sumout ),
	.datad(!\inst|PC_stack[0][8]~q ),
	.datae(gnd),
	.dataf(!\inst|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~1_combout ),
=======
	.q(\inst|PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N0
cyclonev_lcell_comb \inst|PC_stack[3][2]~feeder (
// Equation(s):
// \inst|PC_stack[3][2]~feeder_combout  = \inst|PC_stack[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector3~1 .extended_lut = "off";
defparam \inst|Selector3~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N31
dffeas \inst|PC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector3~1_combout ),
	.asdata(vcc),
=======
defparam \inst|PC_stack[3][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N2
dffeas \inst|PC_stack[3][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][2]~feeder_combout ),
	.asdata(\inst|PC_stack[2][2]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8] .is_wysiwyg = "true";
defparam \inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \inst|next_mem_addr[8]~8 (
// Equation(s):
// \inst|next_mem_addr[8]~8_combout  = ( \inst|IR [8] & ( (!\inst|state.fetch~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [8])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [8])))) ) ) # ( !\inst|IR [8] & 
// ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [8])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [8])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC [8]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [8]),
=======
	.q(\inst|PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N12
cyclonev_lcell_comb \inst|PC_stack[2][2]~feeder (
// Equation(s):
// \inst|PC_stack[2][2]~feeder_combout  = \inst|PC_stack[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][2]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|IR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|next_mem_addr[8]~8_combout ),
=======
	.combout(\inst|PC_stack[2][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[8]~8 .extended_lut = "off";
defparam \inst|next_mem_addr[8]~8 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N48
cyclonev_lcell_comb \inst|PC_stack[9][10]~feeder (
// Equation(s):
// \inst|PC_stack[9][10]~feeder_combout  = ( \inst|PC_stack[8][10]~q  )
=======
defparam \inst|PC_stack[2][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N14
dffeas \inst|PC_stack[2][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][2]~feeder_combout ),
	.asdata(\inst|PC_stack[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N15
cyclonev_lcell_comb \inst|PC_stack[1][2]~feeder (
// Equation(s):
// \inst|PC_stack[1][2]~feeder_combout  = \inst|PC_stack[2][2]~q 
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[9][10]~feeder_combout ),
=======
	.combout(\inst|PC_stack[1][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[9][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N49
dffeas \inst|PC_stack[9][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N0
cyclonev_lcell_comb \inst|PC_stack[8][10]~feeder (
// Equation(s):
// \inst|PC_stack[8][10]~feeder_combout  = \inst|PC_stack[9][10]~q 
=======
defparam \inst|PC_stack[1][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N9
cyclonev_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(!\inst|PC_stack[9][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[8][10]~feeder_combout ),
=======
	.combout(\inst|state.init~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N1
dffeas \inst|PC_stack[8][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][10]~feeder_combout ),
	.asdata(\inst|PC_stack[7][10]~q ),
	.clrn(vcc),
=======
defparam \inst|state.init~feeder .extended_lut = "off";
defparam \inst|state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \inst|state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N11
dffeas \inst|state.init (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N57
cyclonev_lcell_comb \inst|PC_stack[7][10]~feeder (
// Equation(s):
// \inst|PC_stack[7][10]~feeder_combout  = \inst|PC_stack[8][10]~q 

	.dataa(!\inst|PC_stack[8][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][10]~feeder_combout ),
=======
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N48
cyclonev_lcell_comb \inst|state~41 (
// Equation(s):
// \inst|state~41_combout  = ( \inst|state.decode~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [15] & (!\inst|altsyncram_component|auto_generated|q_a [11] & \inst|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~41_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[7][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N59
dffeas \inst|PC_stack[7][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][10]~feeder_combout ),
	.asdata(\inst|PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N54
cyclonev_lcell_comb \inst|PC_stack[6][10]~feeder (
// Equation(s):
// \inst|PC_stack[6][10]~feeder_combout  = \inst|PC_stack[7][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][10]~q ),
	.datac(gnd),
	.datad(gnd),
=======
defparam \inst|state~41 .extended_lut = "off";
defparam \inst|state~41 .lut_mask = 64'h0000000000C000C0;
defparam \inst|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N0
cyclonev_lcell_comb \inst|state~49 (
// Equation(s):
// \inst|state~49_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~41_combout  & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state~41_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[6][10]~feeder_combout ),
=======
	.combout(\inst|state~49_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N56
dffeas \inst|PC_stack[6][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][10]~feeder_combout ),
	.asdata(\inst|PC_stack[5][10]~q ),
	.clrn(vcc),
=======
defparam \inst|state~49 .extended_lut = "off";
defparam \inst|state~49 .lut_mask = 64'h000000000F000F00;
defparam \inst|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N2
dffeas \inst|state.ex_jneg (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~49_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N39
cyclonev_lcell_comb \inst|PC_stack[5][10]~feeder (
// Equation(s):
// \inst|PC_stack[5][10]~feeder_combout  = \inst|PC_stack[6][10]~q 

	.dataa(!\inst|PC_stack[6][10]~q ),
	.datab(gnd),
=======
	.q(\inst|state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jneg .is_wysiwyg = "true";
defparam \inst|state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N9
cyclonev_lcell_comb \inst|state~33 (
// Equation(s):
// \inst|state~33_combout  = ( \inst|state.decode~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|altsyncram_component|auto_generated|q_a [15] & !\inst|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~33 .extended_lut = "off";
defparam \inst|state~33 .lut_mask = 64'h00000000A000A000;
defparam \inst|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N39
cyclonev_lcell_comb \inst|state~50 (
// Equation(s):
// \inst|state~50_combout  = ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|state~33_combout  & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|state~33_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][10]~feeder_combout ),
=======
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~50 .extended_lut = "off";
defparam \inst|state~50 .lut_mask = 64'h0000000044444444;
defparam \inst|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N41
dffeas \inst|state.ex_jzero (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~50_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jzero .is_wysiwyg = "true";
defparam \inst|state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N24
cyclonev_lcell_comb \inst|state~51 (
// Equation(s):
// \inst|state~51_combout  = ( \inst|state~36_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~51_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N41
dffeas \inst|PC_stack[5][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][10]~feeder_combout ),
	.asdata(\inst|PC_stack[4][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N36
cyclonev_lcell_comb \inst|PC_stack[4][10]~feeder (
// Equation(s):
// \inst|PC_stack[4][10]~feeder_combout  = \inst|PC_stack[5][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][10]~feeder_combout ),
=======
defparam \inst|state~51 .extended_lut = "off";
defparam \inst|state~51 .lut_mask = 64'h0000000022222222;
defparam \inst|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N25
dffeas \inst|state.ex_jpos (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~51_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jpos .is_wysiwyg = "true";
defparam \inst|state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N51
cyclonev_lcell_comb \inst|state~53 (
// Equation(s):
// \inst|state~53_combout  = ( \inst|Selector30~1_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~53_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[4][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N38
dffeas \inst|PC_stack[4][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][10]~feeder_combout ),
	.asdata(\inst|PC_stack[3][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N15
cyclonev_lcell_comb \inst|PC_stack[3][10]~feeder (
// Equation(s):
// \inst|PC_stack[3][10]~feeder_combout  = \inst|PC_stack[4][10]~q 

	.dataa(!\inst|PC_stack[4][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
=======
defparam \inst|state~53 .extended_lut = "off";
defparam \inst|state~53 .lut_mask = 64'h000000000A0A0A0A;
defparam \inst|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N53
dffeas \inst|state.ex_jump (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~53_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jump .is_wysiwyg = "true";
defparam \inst|state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N48
cyclonev_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = ( !\inst|state.ex_jzero~q  & ( (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jump~q  & !\inst|state.ex_jneg~q )) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_jpos~q ),
	.datac(!\inst|state.ex_jump~q ),
	.datad(!\inst|state.ex_jneg~q ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.ex_jzero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[3][10]~feeder_combout ),
=======
	.combout(\inst|WideOr2~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N17
dffeas \inst|PC_stack[3][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][10]~feeder_combout ),
	.asdata(\inst|PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N51
cyclonev_lcell_comb \inst|PC_stack[2][10]~feeder (
// Equation(s):
// \inst|PC_stack[2][10]~feeder_combout  = \inst|PC_stack[3][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][10]~q ),
=======
defparam \inst|WideOr2~0 .extended_lut = "off";
defparam \inst|WideOr2~0 .lut_mask = 64'hC000C00000000000;
defparam \inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N0
cyclonev_lcell_comb \inst|WideOr2~1 (
// Equation(s):
// \inst|WideOr2~1_combout  = ( !\inst|state.ex_call~q  & ( \inst|WideOr2~0_combout  & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|state.init~q  & !\inst|state.ex_return~q )) ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.ex_return~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(!\inst|state.ex_call~q ),
	.dataf(!\inst|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[2][10]~feeder_combout ),
=======
	.combout(\inst|WideOr2~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N53
dffeas \inst|PC_stack[2][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][10]~feeder_combout ),
	.asdata(\inst|PC_stack[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N12
cyclonev_lcell_comb \inst|PC_stack[1][10]~feeder (
// Equation(s):
// \inst|PC_stack[1][10]~feeder_combout  = \inst|PC_stack[2][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][10]~feeder_combout ),
=======
defparam \inst|WideOr2~1 .extended_lut = "off";
defparam \inst|WideOr2~1 .lut_mask = 64'h0000000020200000;
defparam \inst|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N18
cyclonev_lcell_comb \inst|IR[8]~0 (
// Equation(s):
// \inst|IR[8]~0_combout  = (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & \inst|state.decode~q )

	.dataa(gnd),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|IR[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|IR[8]~0 .extended_lut = "off";
defparam \inst|IR[8]~0 .lut_mask = 64'h0033003300330033;
defparam \inst|IR[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N38
dffeas \inst|IR[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[1] .is_wysiwyg = "true";
defparam \inst|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N18
cyclonev_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = ( \inst|state~32_combout  ) # ( !\inst|state~32_combout  & ( (\inst|IO_WRITE_int~q  & (((\inst|state.init~q  & !\inst|state.fetch~DUPLICATE_q )) # (\inst|state.decode~q ))) ) )

	.dataa(!\inst|state.init~q ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N13
dffeas \inst|PC_stack[1][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][10]~feeder_combout ),
	.asdata(\inst|PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N48
cyclonev_lcell_comb \inst|PC_stack[0][10]~feeder (
// Equation(s):
// \inst|PC_stack[0][10]~feeder_combout  = ( \inst|PC_stack[1][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][10]~feeder_combout ),
=======
defparam \inst|Selector28~0 .extended_lut = "off";
defparam \inst|Selector28~0 .lut_mask = 64'h004F004FFFFFFFFF;
defparam \inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N38
dffeas \inst|IO_WRITE_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_WRITE_int .is_wysiwyg = "true";
defparam \inst|IO_WRITE_int .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y23_N44
dffeas \inst|IR[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[7] .is_wysiwyg = "true";
defparam \inst|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N0
cyclonev_lcell_comb \inst12~0 (
// Equation(s):
// \inst12~0_combout  = (!\inst|IR [5] & !\inst|IR [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [5]),
	.datad(!\inst|IR [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N49
dffeas \inst|PC_stack[0][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][10]~feeder_combout ),
	.asdata(\inst|PC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N35
dffeas \inst|IR[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[9] .is_wysiwyg = "true";
defparam \inst|IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N27
cyclonev_lcell_comb \inst|state~44 (
// Equation(s):
// \inst|state~44_combout  = ( \inst|state~37_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
=======
defparam \inst12~0 .extended_lut = "off";
defparam \inst12~0 .lut_mask = 64'hF000F000F000F000;
defparam \inst12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N5
dffeas \inst|IR[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[0] .is_wysiwyg = "true";
defparam \inst|IR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N52
dffeas \inst|state.ex_in2~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_in2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N29
dffeas \inst|state.ex_out2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_out~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out2 .is_wysiwyg = "true";
defparam \inst|state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N27
cyclonev_lcell_comb \inst|Selector29~0 (
// Equation(s):
// \inst|Selector29~0_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|state.ex_in2~DUPLICATE_q  & !\inst|state.ex_out2~q ) ) )

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(gnd),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(!\inst|state.ex_out2~q ),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(!\inst|state~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~44_combout ),
=======
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~44 .extended_lut = "off";
defparam \inst|state~44 .lut_mask = 64'h0000000022222222;
defparam \inst|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N28
dffeas \inst|state.ex_xor (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~44_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_xor .is_wysiwyg = "true";
defparam \inst|state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \inst|state~43 (
// Equation(s):
// \inst|state~43_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [12] & 
// (\inst|altsyncram_component|auto_generated|q_a [11] & \inst|state.decode~q ))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|state.decode~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~43_combout ),
=======
defparam \inst|Selector29~0 .extended_lut = "off";
defparam \inst|Selector29~0 .lut_mask = 64'h00000000AA00AA00;
defparam \inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N21
cyclonev_lcell_comb \inst|Selector29~1 (
// Equation(s):
// \inst|Selector29~1_combout  = ( \inst|Selector29~0_combout  & ( (((\inst|state.init~q  & !\inst|state.fetch~DUPLICATE_q )) # (\inst|state.ex_out~q )) # (\inst|state.ex_in~q ) ) ) # ( !\inst|Selector29~0_combout  & ( (\inst|state.ex_out~q ) # 
// (\inst|state.ex_in~q ) ) )

	.dataa(!\inst|state.init~q ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|state.ex_in~q ),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(!\inst|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~43 .extended_lut = "off";
defparam \inst|state~43 .lut_mask = 64'h0000000100000000;
defparam \inst|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N37
dffeas \inst|state.ex_loadi~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
=======
defparam \inst|Selector29~1 .extended_lut = "off";
defparam \inst|Selector29~1 .lut_mask = 64'h0FFF0FFF4FFF4FFF;
defparam \inst|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N23
dffeas \inst|IO_CYCLE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector29~1_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_loadi~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \inst|Selector18~3 (
// Equation(s):
// \inst|Selector18~3_combout  = ( \inst|state.ex_loadi~DUPLICATE_q  & ( ((\inst|state.ex_xor~q  & (!\inst|altsyncram_component|auto_generated|q_a [9] $ (!\inst|AC [9])))) # (\inst|IR [9]) ) ) # ( !\inst|state.ex_loadi~DUPLICATE_q  & ( (\inst|state.ex_xor~q  
// & (!\inst|altsyncram_component|auto_generated|q_a [9] $ (!\inst|AC [9]))) ) )

	.dataa(!\inst|IR [9]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|AC [9]),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~3_combout ),
=======
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_CYCLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_CYCLE .is_wysiwyg = "true";
defparam \inst|IO_CYCLE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y23_N29
dffeas \inst|IR[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[2] .is_wysiwyg = "true";
defparam \inst|IR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N30
cyclonev_lcell_comb \inst11~1 (
// Equation(s):
// \inst11~1_combout  = ( !\inst|IR [2] & ( (!\inst|IR [0] & \inst|IO_CYCLE~q ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [0]),
	.datac(!\inst|IO_CYCLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector18~3 .extended_lut = "off";
defparam \inst|Selector18~3 .lut_mask = 64'h030C030C575D575D;
defparam \inst|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N45
cyclonev_lcell_comb \inst|state~41 (
// Equation(s):
// \inst|state~41_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|state.decode~q  & (!\inst|altsyncram_component|auto_generated|q_a [15] & \inst|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~41_combout ),
=======
defparam \inst11~1 .extended_lut = "off";
defparam \inst11~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \inst11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N15
cyclonev_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = LCELL(( !\inst|IR [4] & ( \inst11~1_combout  & ( (!\inst|IR [1] & (!\inst|IO_WRITE_int~q  & (\inst11~0_combout  & \inst12~0_combout ))) ) ) ))

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst12~0_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~41 .extended_lut = "off";
defparam \inst|state~41 .lut_mask = 64'h0404000004040000;
defparam \inst|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N36
cyclonev_lcell_comb \inst|state~42 (
// Equation(s):
// \inst|state~42_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|state~41_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst|state~41_combout ),
=======
defparam inst11.extended_lut = "off";
defparam inst11.lut_mask = 64'h0000000000080000;
defparam inst11.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N40
dffeas \inst7|B_DI[5] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[5] .is_wysiwyg = "true";
defparam \inst7|B_DI[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N21
cyclonev_lcell_comb \inst3|TIMER_EN~0 (
// Equation(s):
// \inst3|TIMER_EN~0_combout  = ( !\inst|IR [4] & ( \inst|IR [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|IR [1]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|state~42_combout ),
=======
	.combout(\inst3|TIMER_EN~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~42 .extended_lut = "off";
defparam \inst|state~42 .lut_mask = 64'h0050005000500050;
defparam \inst|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N37
dffeas \inst|state.ex_or (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~42_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_or .is_wysiwyg = "true";
defparam \inst|state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N27
cyclonev_lcell_comb \inst|Selector30~2 (
// Equation(s):
// \inst|Selector30~2_combout  = ( \inst|state.ex_iload~q  ) # ( !\inst|state.ex_iload~q  & ( (\inst|Selector30~1_combout  & \inst|Selector30~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector30~1_combout ),
	.datad(!\inst|Selector30~0_combout ),
=======
defparam \inst3|TIMER_EN~0 .extended_lut = "off";
defparam \inst3|TIMER_EN~0 .lut_mask = 64'h00FF00FF00000000;
defparam \inst3|TIMER_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N3
cyclonev_lcell_comb \inst3|TIMER_EN (
// Equation(s):
// \inst3|TIMER_EN~combout  = (\inst11~0_combout  & (\inst12~0_combout  & (\inst11~1_combout  & \inst3|TIMER_EN~0_combout )))

	.dataa(!\inst11~0_combout ),
	.datab(!\inst12~0_combout ),
	.datac(!\inst11~1_combout ),
	.datad(!\inst3|TIMER_EN~0_combout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector30~2_combout ),
=======
	.combout(\inst3|TIMER_EN~combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector30~2 .extended_lut = "off";
defparam \inst|Selector30~2 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \inst|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N28
dffeas \inst|state.ex_load (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector30~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_load .is_wysiwyg = "true";
defparam \inst|state.ex_load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N30
cyclonev_lcell_comb \inst|WideOr3~3 (
// Equation(s):
// \inst|WideOr3~3_combout  = ( !\inst|state.ex_add~q  & ( !\inst|state.ex_load~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (!\inst|state.ex_addi~q  & !\inst|state.ex_or~q )) ) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_or~q ),
=======
defparam \inst3|TIMER_EN .extended_lut = "off";
defparam \inst3|TIMER_EN .lut_mask = 64'h0001000100010001;
defparam \inst3|TIMER_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N0
cyclonev_lcell_comb \inst5|Add4~29 (
// Equation(s):
// \inst5|Add4~29_sumout  = SUM(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))
// \inst5|Add4~30  = CARRY(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [0]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(!\inst|state.ex_add~q ),
	.dataf(!\inst|state.ex_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~3 .extended_lut = "off";
defparam \inst|WideOr3~3 .lut_mask = 64'h8080000000000000;
defparam \inst|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N6
cyclonev_lcell_comb \inst|state~40 (
// Equation(s):
// \inst|state~40_combout  = ( \inst|Selector30~1_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~40_combout ),
=======
	.combout(),
	.sumout(\inst5|Add4~29_sumout ),
	.cout(\inst5|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~29 .extended_lut = "off";
defparam \inst5|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \inst5|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N4
dffeas \inst5|count_10Hz[1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N18
cyclonev_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = ( \inst5|count_10Hz [0] & ( \inst5|count_10Hz[1]~DUPLICATE_q  & ( (\inst5|count_10Hz [2] & (\inst5|count_10Hz [4] & \inst5|count_10Hz [3])) ) ) )

	.dataa(!\inst5|count_10Hz [2]),
	.datab(!\inst5|count_10Hz [4]),
	.datac(!\inst5|count_10Hz [3]),
	.datad(gnd),
	.datae(!\inst5|count_10Hz [0]),
	.dataf(!\inst5|count_10Hz[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~40 .extended_lut = "off";
defparam \inst|state~40 .lut_mask = 64'h0000000022222222;
defparam \inst|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N7
dffeas \inst|state.ex_and~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~40_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_and~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_and~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_and~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N39
cyclonev_lcell_comb \inst|state~39 (
// Equation(s):
// \inst|state~39_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~34_combout  & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|state~34_combout ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~39_combout ),
=======
defparam \inst5|LessThan4~0 .extended_lut = "off";
defparam \inst5|LessThan4~0 .lut_mask = 64'h0000000000000101;
defparam \inst5|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N12
cyclonev_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = ( \inst5|count_10Hz [7] & ( \inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz [7] & ( \inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [8] ) ) ) # ( \inst5|count_10Hz [7] & ( 
// !\inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz [7] & ( !\inst5|LessThan4~0_combout  & ( (\inst5|count_10Hz [8] & ((\inst5|count_10Hz [5]) # (\inst5|count_10Hz [6]))) ) ) )

	.dataa(!\inst5|count_10Hz [8]),
	.datab(!\inst5|count_10Hz [6]),
	.datac(!\inst5|count_10Hz [5]),
	.datad(gnd),
	.datae(!\inst5|count_10Hz [7]),
	.dataf(!\inst5|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~39 .extended_lut = "off";
defparam \inst|state~39 .lut_mask = 64'h0000000005050505;
defparam \inst|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N41
dffeas \inst|state.ex_shift (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~39_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_shift .is_wysiwyg = "true";
defparam \inst|state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N57
cyclonev_lcell_comb \inst|WideOr3~2 (
// Equation(s):
// \inst|WideOr3~2_combout  = ( !\inst|state.ex_loadi~DUPLICATE_q  & ( !\inst|state.ex_in2~q  & ( (!\inst|state.ex_and~DUPLICATE_q  & (!\inst|state.ex_shift~q  & (!\inst|state.ex_xor~q  & \inst|state.init~q ))) ) ) )

	.dataa(!\inst|state.ex_and~DUPLICATE_q ),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.init~q ),
	.datae(!\inst|state.ex_loadi~DUPLICATE_q ),
	.dataf(!\inst|state.ex_in2~q ),
=======
defparam \inst5|LessThan4~1 .extended_lut = "off";
defparam \inst5|LessThan4~1 .lut_mask = 64'h1515555555555555;
defparam \inst5|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N30
cyclonev_lcell_comb \inst5|Add4~45 (
// Equation(s):
// \inst5|Add4~45_sumout  = SUM(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~58  ))
// \inst5|Add4~46  = CARRY(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~58 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~2 .extended_lut = "off";
defparam \inst|WideOr3~2 .lut_mask = 64'h0080000000000000;
defparam \inst|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N15
cyclonev_lcell_comb \inst|Selector27~4 (
// Equation(s):
// \inst|Selector27~4_combout  = ( \inst|WideOr3~2_combout  & ( (!\inst|state.ex_or~q  & !\inst|WideOr3~3_combout ) ) ) # ( !\inst|WideOr3~2_combout  & ( !\inst|state.ex_or~q  ) )

	.dataa(!\inst|state.ex_or~q ),
=======
	.combout(),
	.sumout(\inst5|Add4~45_sumout ),
	.cout(\inst5|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~45 .extended_lut = "off";
defparam \inst5|Add4~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N33
cyclonev_lcell_comb \inst5|Add4~53 (
// Equation(s):
// \inst5|Add4~53_sumout  = SUM(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~46  ))
// \inst5|Add4~54  = CARRY(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~46  ))

	.dataa(!\inst5|count_10Hz [11]),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(!\inst|WideOr3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|WideOr3~2_combout ),
	.datag(gnd),
	.cin(\inst5|Add4~46 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~4 .extended_lut = "off";
defparam \inst|Selector27~4 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \inst|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N3
cyclonev_lcell_comb \inst|WideOr3~1 (
// Equation(s):
// \inst|WideOr3~1_combout  = ( !\inst|state.ex_or~q  & ( !\inst|state.ex_load~q  ) )
=======
	.combout(),
	.sumout(\inst5|Add4~53_sumout ),
	.cout(\inst5|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~53 .extended_lut = "off";
defparam \inst5|Add4~53 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N35
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N36
cyclonev_lcell_comb \inst5|Add4~49 (
// Equation(s):
// \inst5|Add4~49_sumout  = SUM(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~54  ))
// \inst5|Add4~50  = CARRY(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~54  ))
>>>>>>> Stashed changes

	.dataa(!\inst|state.ex_load~q ),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [12]),
	.datad(gnd),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(!\inst|state.ex_or~q ),
=======
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~54 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~1 .extended_lut = "off";
defparam \inst|WideOr3~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \inst|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \inst|Selector18~4 (
// Equation(s):
// \inst|Selector18~4_combout  = ( \inst|state.ex_and~DUPLICATE_q  & ( \inst|AC [9] & ( (!\inst|Selector18~3_combout  & (\inst|Selector27~4_combout  & !\inst|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\inst|state.ex_and~DUPLICATE_q  & ( 
// \inst|AC [9] & ( (!\inst|Selector18~3_combout  & (\inst|Selector27~4_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|WideOr3~1_combout )))) ) ) ) # ( \inst|state.ex_and~DUPLICATE_q  & ( !\inst|AC [9] & ( 
// (!\inst|Selector18~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|WideOr3~1_combout ))) ) ) ) # ( !\inst|state.ex_and~DUPLICATE_q  & ( !\inst|AC [9] & ( (!\inst|Selector18~3_combout  & 
// ((!\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|Selector18~3_combout ),
	.datab(!\inst|Selector27~4_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|state.ex_and~DUPLICATE_q ),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~4 .extended_lut = "off";
defparam \inst|Selector18~4 .lut_mask = 64'hA0AAA0AA20222020;
defparam \inst|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \inst3|TIMER_EN~0 (
// Equation(s):
// \inst3|TIMER_EN~0_combout  = ( !\inst|IR [0] & ( !\inst|IR [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
=======
	.combout(),
	.sumout(\inst5|Add4~49_sumout ),
	.cout(\inst5|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~49 .extended_lut = "off";
defparam \inst5|Add4~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N38
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N39
cyclonev_lcell_comb \inst5|Add4~5 (
// Equation(s):
// \inst5|Add4~5_sumout  = SUM(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~50  ))
// \inst5|Add4~6  = CARRY(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~50 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst3|TIMER_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN~0 .extended_lut = "off";
defparam \inst3|TIMER_EN~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst3|TIMER_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N57
cyclonev_lcell_comb \inst11~1 (
// Equation(s):
// \inst11~1_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|IR [4] & (!\inst|IR [7] & !\inst|IR [5])) ) )

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(!\inst|IR [7]),
	.datad(!\inst|IR [5]),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
=======
	.combout(),
	.sumout(\inst5|Add4~5_sumout ),
	.cout(\inst5|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~5 .extended_lut = "off";
defparam \inst5|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N41
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N42
cyclonev_lcell_comb \inst5|Add4~1 (
// Equation(s):
// \inst5|Add4~1_sumout  = SUM(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))
// \inst5|Add4~2  = CARRY(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~6 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11~1 .extended_lut = "off";
defparam \inst11~1 .lut_mask = 64'h00000000A000A000;
defparam \inst11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N57
cyclonev_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = LCELL(( \inst11~1_combout  & ( (!\inst|IR [1] & (\inst3|TIMER_EN~0_combout  & (!\inst|IO_WRITE_int~q  & \inst11~0_combout ))) ) ))

	.dataa(!\inst|IR [1]),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst11~0_combout ),
=======
	.combout(),
	.sumout(\inst5|Add4~1_sumout ),
	.cout(\inst5|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~1 .extended_lut = "off";
defparam \inst5|Add4~1 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N43
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N45
cyclonev_lcell_comb \inst5|Add4~73 (
// Equation(s):
// \inst5|Add4~73_sumout  = SUM(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))
// \inst5|Add4~74  = CARRY(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [15]),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst11~1_combout ),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst11.extended_lut = "off";
defparam inst11.lut_mask = 64'h0000000000200020;
defparam inst11.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \inst3|TIMER_EN (
// Equation(s):
// \inst3|TIMER_EN~combout  = ( \inst11~1_combout  & ( (\inst11~0_combout  & (\inst|IR [1] & \inst3|TIMER_EN~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst11~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(gnd),
	.dataf(!\inst11~1_combout ),
=======
	.cin(\inst5|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~73_sumout ),
	.cout(\inst5|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~73 .extended_lut = "off";
defparam \inst5|Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N47
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N48
cyclonev_lcell_comb \inst5|Add4~69 (
// Equation(s):
// \inst5|Add4~69_sumout  = SUM(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~74  ))
// \inst5|Add4~70  = CARRY(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~74  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~74 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst3|TIMER_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN .extended_lut = "off";
defparam \inst3|TIMER_EN .lut_mask = 64'h0000000000030003;
defparam \inst3|TIMER_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \inst5|Add4~29 (
// Equation(s):
// \inst5|Add4~29_sumout  = SUM(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))
// \inst5|Add4~30  = CARRY(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
=======
	.combout(),
	.sumout(\inst5|Add4~69_sumout ),
	.cout(\inst5|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~69 .extended_lut = "off";
defparam \inst5|Add4~69 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N49
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N51
cyclonev_lcell_comb \inst5|Add4~65 (
// Equation(s):
// \inst5|Add4~65_sumout  = SUM(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~70  ))
// \inst5|Add4~66  = CARRY(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~70  ))

	.dataa(!\inst5|count_10Hz [17]),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(!\inst5|count_10Hz [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~70 ),
	.sharein(gnd),
	.combout(),
<<<<<<< Updated upstream
	.sumout(\inst5|Add4~29_sumout ),
	.cout(\inst5|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~29 .extended_lut = "off";
defparam \inst5|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \inst5|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N33
cyclonev_lcell_comb \inst5|Add4~53 (
// Equation(s):
// \inst5|Add4~53_sumout  = SUM(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~50  ))
// \inst5|Add4~54  = CARRY(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~53_sumout ),
	.cout(\inst5|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~53 .extended_lut = "off";
defparam \inst5|Add4~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \inst5|Add4~57 (
// Equation(s):
// \inst5|Add4~57_sumout  = SUM(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~54  ))
// \inst5|Add4~58  = CARRY(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [12]),
=======
	.sumout(\inst5|Add4~65_sumout ),
	.cout(\inst5|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~65 .extended_lut = "off";
defparam \inst5|Add4~65 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N53
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N56
dffeas \inst5|count_10Hz[18]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N54
cyclonev_lcell_comb \inst5|Add4~61 (
// Equation(s):
// \inst5|Add4~61_sumout  = SUM(( \inst5|count_10Hz[18]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz[18]~DUPLICATE_q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~57_sumout ),
	.cout(\inst5|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~57 .extended_lut = "off";
defparam \inst5|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N38
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~57_sumout ),
=======
	.cin(\inst5|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~61 .extended_lut = "off";
defparam \inst5|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N55
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~61_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N39
cyclonev_lcell_comb \inst5|Add4~5 (
// Equation(s):
// \inst5|Add4~5_sumout  = SUM(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~58  ))
// \inst5|Add4~6  = CARRY(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [13]),
	.datad(gnd),
=======
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N42
cyclonev_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = ( \inst5|count_10Hz [15] & ( (\inst5|count_10Hz [17] & (\inst5|count_10Hz [16] & \inst5|count_10Hz [18])) ) )

	.dataa(!\inst5|count_10Hz [17]),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [16]),
	.datad(!\inst5|count_10Hz [18]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [15]),
	.datag(gnd),
	.cin(\inst5|Add4~58 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst5|Add4~5_sumout ),
	.cout(\inst5|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~5 .extended_lut = "off";
defparam \inst5|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N40
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~5_sumout ),
=======
	.combout(\inst5|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .extended_lut = "off";
defparam \inst5|LessThan4~3 .lut_mask = 64'h0000000000050005;
defparam \inst5|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N36
cyclonev_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = ( \inst5|count_10Hz [14] & ( \inst5|count_10Hz [13] & ( \inst5|LessThan4~3_combout  ) ) ) # ( !\inst5|count_10Hz [14] & ( \inst5|count_10Hz [13] & ( (\inst5|LessThan4~3_combout  & ((!\inst5|LessThan4~2_combout ) # 
// (\inst5|LessThan4~1_combout ))) ) ) ) # ( \inst5|count_10Hz [14] & ( !\inst5|count_10Hz [13] & ( \inst5|LessThan4~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\inst5|LessThan4~1_combout ),
	.datac(!\inst5|LessThan4~2_combout ),
	.datad(!\inst5|LessThan4~3_combout ),
	.datae(!\inst5|count_10Hz [14]),
	.dataf(!\inst5|count_10Hz [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .extended_lut = "off";
defparam \inst5|LessThan4~4 .lut_mask = 64'h000000FF00F300FF;
defparam \inst5|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N2
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~29_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N42
cyclonev_lcell_comb \inst5|Add4~1 (
// Equation(s):
// \inst5|Add4~1_sumout  = SUM(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))
// \inst5|Add4~2  = CARRY(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [14]),
=======
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N3
cyclonev_lcell_comb \inst5|Add4~25 (
// Equation(s):
// \inst5|Add4~25_sumout  = SUM(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~30  ))
// \inst5|Add4~26  = CARRY(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~30  ))

	.dataa(!\inst5|count_10Hz [1]),
	.datab(gnd),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~1_sumout ),
	.cout(\inst5|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~1 .extended_lut = "off";
defparam \inst5|Add4~1 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N44
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~1_sumout ),
=======
	.cin(\inst5|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~25_sumout ),
	.cout(\inst5|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~25 .extended_lut = "off";
defparam \inst5|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N5
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \inst5|Add4~61 (
// Equation(s):
// \inst5|Add4~61_sumout  = SUM(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))
// \inst5|Add4~62  = CARRY(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [15]),
=======
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N6
cyclonev_lcell_comb \inst5|Add4~33 (
// Equation(s):
// \inst5|Add4~33_sumout  = SUM(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~26  ))
// \inst5|Add4~34  = CARRY(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~26  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [2]),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~61_sumout ),
	.cout(\inst5|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~61 .extended_lut = "off";
defparam \inst5|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N47
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~61_sumout ),
=======
	.cin(\inst5|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~33_sumout ),
	.cout(\inst5|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~33 .extended_lut = "off";
defparam \inst5|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N8
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~33_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N48
cyclonev_lcell_comb \inst5|Add4~73 (
// Equation(s):
// \inst5|Add4~73_sumout  = SUM(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~62  ))
// \inst5|Add4~74  = CARRY(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~62  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [16]),
	.datac(gnd),
=======
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N9
cyclonev_lcell_comb \inst5|Add4~37 (
// Equation(s):
// \inst5|Add4~37_sumout  = SUM(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~34  ))
// \inst5|Add4~38  = CARRY(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [3]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~73_sumout ),
	.cout(\inst5|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~73 .extended_lut = "off";
defparam \inst5|Add4~73 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N49
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~73_sumout ),
=======
	.cin(\inst5|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~37_sumout ),
	.cout(\inst5|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~37 .extended_lut = "off";
defparam \inst5|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N11
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~37_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N51
cyclonev_lcell_comb \inst5|Add4~65 (
// Equation(s):
// \inst5|Add4~65_sumout  = SUM(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~74  ))
// \inst5|Add4~66  = CARRY(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~74  ))

	.dataa(!\inst5|count_10Hz [17]),
	.datab(gnd),
=======
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N12
cyclonev_lcell_comb \inst5|Add4~41 (
// Equation(s):
// \inst5|Add4~41_sumout  = SUM(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~38  ))
// \inst5|Add4~42  = CARRY(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~38  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [4]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~65_sumout ),
	.cout(\inst5|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~65 .extended_lut = "off";
defparam \inst5|Add4~65 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N53
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~65_sumout ),
=======
	.cin(\inst5|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~41_sumout ),
	.cout(\inst5|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~41 .extended_lut = "off";
defparam \inst5|Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N14
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N54
cyclonev_lcell_comb \inst5|Add4~69 (
// Equation(s):
// \inst5|Add4~69_sumout  = SUM(( \inst5|count_10Hz [18] ) + ( GND ) + ( \inst5|Add4~66  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [18]),
	.datac(gnd),
=======
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N15
cyclonev_lcell_comb \inst5|Add4~13 (
// Equation(s):
// \inst5|Add4~13_sumout  = SUM(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~42  ))
// \inst5|Add4~14  = CARRY(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [5]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~69 .extended_lut = "off";
defparam \inst5|Add4~69 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N55
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~69_sumout ),
=======
	.cin(\inst5|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~13_sumout ),
	.cout(\inst5|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~13 .extended_lut = "off";
defparam \inst5|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N17
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~13_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = ( \inst5|count_10Hz [15] & ( (\inst5|count_10Hz [18] & (\inst5|count_10Hz [17] & \inst5|count_10Hz [16])) ) )

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [18]),
	.datac(!\inst5|count_10Hz [17]),
	.datad(!\inst5|count_10Hz [16]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [15]),
=======
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N18
cyclonev_lcell_comb \inst5|Add4~17 (
// Equation(s):
// \inst5|Add4~17_sumout  = SUM(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~14  ))
// \inst5|Add4~18  = CARRY(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~14  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst5|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .extended_lut = "off";
defparam \inst5|LessThan4~3 .lut_mask = 64'h0000000000030003;
defparam \inst5|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = ( \inst5|count_10Hz [3] & ( \inst5|count_10Hz [0] & ( (\inst5|count_10Hz [1] & (\inst5|count_10Hz [4] & \inst5|count_10Hz [2])) ) ) )

	.dataa(!\inst5|count_10Hz [1]),
	.datab(!\inst5|count_10Hz [4]),
	.datac(!\inst5|count_10Hz [2]),
	.datad(gnd),
	.datae(!\inst5|count_10Hz [3]),
	.dataf(!\inst5|count_10Hz [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~0 .extended_lut = "off";
defparam \inst5|LessThan4~0 .lut_mask = 64'h0000000000000101;
defparam \inst5|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = ( \inst5|count_10Hz [7] & ( \inst5|count_10Hz [6] & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz [7] & ( \inst5|count_10Hz [6] & ( \inst5|count_10Hz [8] ) ) ) # ( \inst5|count_10Hz [7] & ( !\inst5|count_10Hz [6] & ( 
// \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz [7] & ( !\inst5|count_10Hz [6] & ( (\inst5|count_10Hz [8] & ((\inst5|count_10Hz [5]) # (\inst5|LessThan4~0_combout ))) ) ) )

	.dataa(!\inst5|LessThan4~0_combout ),
	.datab(!\inst5|count_10Hz [8]),
	.datac(!\inst5|count_10Hz [5]),
	.datad(gnd),
	.datae(!\inst5|count_10Hz [7]),
	.dataf(!\inst5|count_10Hz [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~1 .extended_lut = "off";
defparam \inst5|LessThan4~1 .lut_mask = 64'h1313333333333333;
defparam \inst5|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = ( \inst5|count_10Hz [14] & ( \inst5|count_10Hz [13] & ( \inst5|LessThan4~3_combout  ) ) ) # ( !\inst5|count_10Hz [14] & ( \inst5|count_10Hz [13] & ( (\inst5|LessThan4~3_combout  & ((!\inst5|LessThan4~2_combout ) # 
// (\inst5|LessThan4~1_combout ))) ) ) ) # ( \inst5|count_10Hz [14] & ( !\inst5|count_10Hz [13] & ( \inst5|LessThan4~3_combout  ) ) )

	.dataa(!\inst5|LessThan4~2_combout ),
	.datab(!\inst5|LessThan4~3_combout ),
	.datac(!\inst5|LessThan4~1_combout ),
	.datad(gnd),
	.datae(!\inst5|count_10Hz [14]),
	.dataf(!\inst5|count_10Hz [13]),
=======
	.combout(),
	.sumout(\inst5|Add4~17_sumout ),
	.cout(\inst5|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~17 .extended_lut = "off";
defparam \inst5|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N19
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N21
cyclonev_lcell_comb \inst5|Add4~21 (
// Equation(s):
// \inst5|Add4~21_sumout  = SUM(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~18  ))
// \inst5|Add4~22  = CARRY(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~18  ))

	.dataa(!\inst5|count_10Hz [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~18 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst5|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .extended_lut = "off";
defparam \inst5|LessThan4~4 .lut_mask = 64'h0000333323233333;
defparam \inst5|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N1
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~29_sumout ),
=======
	.combout(),
	.sumout(\inst5|Add4~21_sumout ),
	.cout(\inst5|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~21 .extended_lut = "off";
defparam \inst5|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N23
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N3
cyclonev_lcell_comb \inst5|Add4~25 (
// Equation(s):
// \inst5|Add4~25_sumout  = SUM(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~30  ))
// \inst5|Add4~26  = CARRY(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~30  ))

	.dataa(!\inst5|count_10Hz [1]),
	.datab(gnd),
=======
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N24
cyclonev_lcell_comb \inst5|Add4~9 (
// Equation(s):
// \inst5|Add4~9_sumout  = SUM(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~22  ))
// \inst5|Add4~10  = CARRY(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~22  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [8]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~25_sumout ),
	.cout(\inst5|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~25 .extended_lut = "off";
defparam \inst5|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N5
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
=======
	.cin(\inst5|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~9_sumout ),
	.cout(\inst5|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~9 .extended_lut = "off";
defparam \inst5|Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N25
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~9_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \inst5|Add4~33 (
// Equation(s):
// \inst5|Add4~33_sumout  = SUM(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~26  ))
// \inst5|Add4~34  = CARRY(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~26  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [2]),
	.datac(gnd),
=======
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N27
cyclonev_lcell_comb \inst5|Add4~57 (
// Equation(s):
// \inst5|Add4~57_sumout  = SUM(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))
// \inst5|Add4~58  = CARRY(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [9]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~33_sumout ),
	.cout(\inst5|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~33 .extended_lut = "off";
defparam \inst5|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N8
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~33_sumout ),
=======
	.cin(\inst5|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~57_sumout ),
	.cout(\inst5|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~57 .extended_lut = "off";
defparam \inst5|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N28
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~57_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N9
cyclonev_lcell_comb \inst5|Add4~37 (
// Equation(s):
// \inst5|Add4~37_sumout  = SUM(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~34  ))
// \inst5|Add4~38  = CARRY(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~37_sumout ),
	.cout(\inst5|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~37 .extended_lut = "off";
defparam \inst5|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N11
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~37_sumout ),
=======
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N31
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~45_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \inst5|Add4~41 (
// Equation(s):
// \inst5|Add4~41_sumout  = SUM(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~38  ))
// \inst5|Add4~42  = CARRY(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~38  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N45
cyclonev_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = ( !\inst5|count_10Hz [9] & ( (!\inst5|count_10Hz [10] & (!\inst5|count_10Hz [12] & !\inst5|count_10Hz [11])) ) )

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [10]),
	.datac(!\inst5|count_10Hz [12]),
	.datad(!\inst5|count_10Hz [11]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [9]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~38 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst5|Add4~41_sumout ),
	.cout(\inst5|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~41 .extended_lut = "off";
defparam \inst5|Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N14
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N15
cyclonev_lcell_comb \inst5|Add4~21 (
// Equation(s):
// \inst5|Add4~21_sumout  = SUM(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~42  ))
// \inst5|Add4~22  = CARRY(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~21_sumout ),
	.cout(\inst5|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~21 .extended_lut = "off";
defparam \inst5|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N17
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N18
cyclonev_lcell_comb \inst5|Add4~13 (
// Equation(s):
// \inst5|Add4~13_sumout  = SUM(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~22  ))
// \inst5|Add4~14  = CARRY(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~22  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
	.combout(\inst5|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .extended_lut = "off";
defparam \inst5|LessThan4~2 .lut_mask = 64'hC000C00000000000;
defparam \inst5|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N0
cyclonev_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = ( \inst5|clock_10Hz_int~q  & ( \inst5|LessThan4~3_combout  & ( (!\inst5|count_10Hz [14] & ((!\inst5|count_10Hz [13]) # ((\inst5|LessThan4~2_combout  & !\inst5|LessThan4~1_combout )))) ) ) ) # ( !\inst5|clock_10Hz_int~q  
// & ( \inst5|LessThan4~3_combout  & ( ((\inst5|count_10Hz [13] & ((!\inst5|LessThan4~2_combout ) # (\inst5|LessThan4~1_combout )))) # (\inst5|count_10Hz [14]) ) ) ) # ( \inst5|clock_10Hz_int~q  & ( !\inst5|LessThan4~3_combout  ) )

	.dataa(!\inst5|LessThan4~2_combout ),
	.datab(!\inst5|LessThan4~1_combout ),
	.datac(!\inst5|count_10Hz [13]),
	.datad(!\inst5|count_10Hz [14]),
	.datae(!\inst5|clock_10Hz_int~q ),
	.dataf(!\inst5|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .extended_lut = "off";
defparam \inst5|clock_10Hz_int~0 .lut_mask = 64'h0000FFFF0BFFF400;
defparam \inst5|clock_10Hz_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y22_N1
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N43
dffeas \inst5|clock_10Hz (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|clock_10Hz_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N51
cyclonev_lcell_comb \inst4|process_0~0 (
// Equation(s):
// \inst4|process_0~0_combout  = ( \inst11~1_combout  & ( \inst12~0_combout  & ( (!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]) # ((\inst11~0_combout  & (\inst|IO_WRITE_int~q  & \inst3|TIMER_EN~0_combout ))) ) ) ) # ( !\inst11~1_combout  & ( 
// \inst12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \inst11~1_combout  & ( !\inst12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\inst11~1_combout  & ( !\inst12~0_combout  & ( 
// !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\inst11~0_combout ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(!\inst11~1_combout ),
	.dataf(!\inst12~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~22 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst5|Add4~13_sumout ),
	.cout(\inst5|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~13 .extended_lut = "off";
defparam \inst5|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N19
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
=======
	.combout(\inst4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|process_0~0 .extended_lut = "off";
defparam \inst4|process_0~0 .lut_mask = 64'hCCCCCCCCCCCCCCCD;
defparam \inst4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N14
dffeas \inst4|COUNT[5] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N21
cyclonev_lcell_comb \inst5|Add4~17 (
// Equation(s):
// \inst5|Add4~17_sumout  = SUM(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~14  ))
// \inst5|Add4~18  = CARRY(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~14  ))

	.dataa(!\inst5|count_10Hz [7]),
=======
	.q(\inst4|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5] .is_wysiwyg = "true";
defparam \inst4|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N47
dffeas \inst4|COUNT[0] (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0] .is_wysiwyg = "true";
defparam \inst4|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N39
cyclonev_lcell_comb \inst4|COUNT[0]~0 (
// Equation(s):
// \inst4|COUNT[0]~0_combout  = ( !\inst4|COUNT [0] )

	.dataa(gnd),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(gnd),
=======
	.dataf(!\inst4|COUNT [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst5|Add4~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst5|Add4~17_sumout ),
	.cout(\inst5|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~17 .extended_lut = "off";
defparam \inst5|Add4~17 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N23
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \inst5|Add4~9 (
// Equation(s):
// \inst5|Add4~9_sumout  = SUM(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~18  ))
// \inst5|Add4~10  = CARRY(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [8]),
	.datad(gnd),
=======
	.combout(\inst4|COUNT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|COUNT[0]~0 .extended_lut = "off";
defparam \inst4|COUNT[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst4|COUNT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N46
dffeas \inst4|COUNT[0]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N0
cyclonev_lcell_comb \inst4|Add0~1 (
// Equation(s):
// \inst4|Add0~1_sumout  = SUM(( \inst4|COUNT[1]~DUPLICATE_q  ) + ( \inst4|COUNT[0]~DUPLICATE_q  ) + ( !VCC ))
// \inst4|Add0~2  = CARRY(( \inst4|COUNT[1]~DUPLICATE_q  ) + ( \inst4|COUNT[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst4|COUNT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst4|COUNT[1]~DUPLICATE_q ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~18 ),
	.sharein(gnd),
	.combout(),
<<<<<<< Updated upstream
	.sumout(\inst5|Add4~9_sumout ),
	.cout(\inst5|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~9 .extended_lut = "off";
defparam \inst5|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N26
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
=======
	.sumout(\inst4|Add0~1_sumout ),
	.cout(\inst4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~1 .extended_lut = "off";
defparam \inst4|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \inst4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N1
dffeas \inst4|COUNT[1]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N27
cyclonev_lcell_comb \inst5|Add4~45 (
// Equation(s):
// \inst5|Add4~45_sumout  = SUM(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))
// \inst5|Add4~46  = CARRY(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))

	.dataa(!\inst5|count_10Hz [9]),
=======
	.q(\inst4|COUNT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N3
cyclonev_lcell_comb \inst4|Add0~5 (
// Equation(s):
// \inst4|Add0~5_sumout  = SUM(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))
// \inst4|Add0~6  = CARRY(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))

	.dataa(!\inst4|COUNT [2]),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~45_sumout ),
	.cout(\inst5|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~45 .extended_lut = "off";
defparam \inst5|Add4~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N29
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
=======
	.cin(\inst4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~5_sumout ),
	.cout(\inst4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~5 .extended_lut = "off";
defparam \inst4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N5
dffeas \inst4|COUNT[2] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \inst5|Add4~49 (
// Equation(s):
// \inst5|Add4~49_sumout  = SUM(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~46  ))
// \inst5|Add4~50  = CARRY(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [10]),
=======
	.q(\inst4|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[2] .is_wysiwyg = "true";
defparam \inst4|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N6
cyclonev_lcell_comb \inst4|Add0~9 (
// Equation(s):
// \inst4|Add0~9_sumout  = SUM(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))
// \inst4|Add0~10  = CARRY(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [3]),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst5|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~49_sumout ),
	.cout(\inst5|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~49 .extended_lut = "off";
defparam \inst5|Add4~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N31
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
=======
	.cin(\inst4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~9_sumout ),
	.cout(\inst4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~9 .extended_lut = "off";
defparam \inst4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N8
dffeas \inst4|COUNT[3] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N34
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N33
cyclonev_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = ( !\inst5|count_10Hz [12] & ( (!\inst5|count_10Hz [11] & (!\inst5|count_10Hz [10] & !\inst5|count_10Hz [9])) ) )

	.dataa(!\inst5|count_10Hz [11]),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [10]),
	.datad(!\inst5|count_10Hz [9]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .extended_lut = "off";
defparam \inst5|LessThan4~2 .lut_mask = 64'hA000A00000000000;
defparam \inst5|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = ( \inst5|clock_10Hz_int~q  & ( \inst5|count_10Hz [13] & ( (!\inst5|LessThan4~3_combout ) # ((\inst5|LessThan4~2_combout  & (!\inst5|LessThan4~1_combout  & !\inst5|count_10Hz [14]))) ) ) ) # ( !\inst5|clock_10Hz_int~q  & 
// ( \inst5|count_10Hz [13] & ( (\inst5|LessThan4~3_combout  & ((!\inst5|LessThan4~2_combout ) # ((\inst5|count_10Hz [14]) # (\inst5|LessThan4~1_combout )))) ) ) ) # ( \inst5|clock_10Hz_int~q  & ( !\inst5|count_10Hz [13] & ( (!\inst5|count_10Hz [14]) # 
// (!\inst5|LessThan4~3_combout ) ) ) ) # ( !\inst5|clock_10Hz_int~q  & ( !\inst5|count_10Hz [13] & ( (\inst5|count_10Hz [14] & \inst5|LessThan4~3_combout ) ) ) )

	.dataa(!\inst5|LessThan4~2_combout ),
	.datab(!\inst5|LessThan4~1_combout ),
	.datac(!\inst5|count_10Hz [14]),
	.datad(!\inst5|LessThan4~3_combout ),
	.datae(!\inst5|clock_10Hz_int~q ),
	.dataf(!\inst5|count_10Hz [13]),
=======
	.q(\inst4|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[3] .is_wysiwyg = "true";
defparam \inst4|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N9
cyclonev_lcell_comb \inst4|Add0~13 (
// Equation(s):
// \inst4|Add0~13_sumout  = SUM(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))
// \inst4|Add0~14  = CARRY(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))

	.dataa(!\inst4|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~10 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .extended_lut = "off";
defparam \inst5|clock_10Hz_int~0 .lut_mask = 64'h000FFFF000BFFF40;
defparam \inst5|clock_10Hz_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N37
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
=======
	.combout(),
	.sumout(\inst4|Add0~13_sumout ),
	.cout(\inst4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~13 .extended_lut = "off";
defparam \inst4|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N10
dffeas \inst4|COUNT[4] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N53
dffeas \inst5|clock_10Hz (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|clock_10Hz_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N57
cyclonev_lcell_comb \inst4|COUNT[0]~0 (
// Equation(s):
// \inst4|COUNT[0]~0_combout  = !\inst4|COUNT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|COUNT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|COUNT[0]~0 .extended_lut = "off";
defparam \inst4|COUNT[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \inst4|COUNT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \inst4|process_0~0 (
// Equation(s):
// \inst4|process_0~0_combout  = ( \inst11~0_combout  & ( \inst3|TIMER_EN~0_combout  & ( (!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]) # ((\inst11~1_combout  & (\inst|IO_WRITE_int~q  & \inst|IR [1]))) ) ) ) # ( !\inst11~0_combout  & ( 
// \inst3|TIMER_EN~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \inst11~0_combout  & ( !\inst3|TIMER_EN~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\inst11~0_combout  & ( 
// !\inst3|TIMER_EN~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datab(!\inst11~1_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|IR [1]),
	.datae(!\inst11~0_combout ),
	.dataf(!\inst3|TIMER_EN~0_combout ),
=======
	.q(\inst4|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[4] .is_wysiwyg = "true";
defparam \inst4|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N12
cyclonev_lcell_comb \inst4|Add0~17 (
// Equation(s):
// \inst4|Add0~17_sumout  = SUM(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))
// \inst4|Add0~18  = CARRY(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|process_0~0 .extended_lut = "off";
defparam \inst4|process_0~0 .lut_mask = 64'hAAAAAAAAAAAAAAAB;
defparam \inst4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N56
dffeas \inst4|COUNT[0] (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0] .is_wysiwyg = "true";
defparam \inst4|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N30
cyclonev_lcell_comb \inst4|IO_COUNT[0] (
// Equation(s):
// \inst4|IO_COUNT [0] = ( \inst4|COUNT [0] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [0]) ) ) # ( !\inst4|COUNT [0] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [0]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [0]),
=======
	.combout(),
	.sumout(\inst4|Add0~17_sumout ),
	.cout(\inst4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~17 .extended_lut = "off";
defparam \inst4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N13
dffeas \inst4|COUNT[5]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N48
cyclonev_lcell_comb \inst4|IO_COUNT[5] (
// Equation(s):
// \inst4|IO_COUNT [5] = ( \inst4|COUNT[5]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [5]) ) ) # ( !\inst4|COUNT[5]~DUPLICATE_q  & ( (\inst4|IO_COUNT [5] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [5]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [5]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[0] .extended_lut = "off";
defparam \inst4|IO_COUNT[0] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N15
cyclonev_lcell_comb \inst4|IO_BUS|dout[0]~0 (
// Equation(s):
// \inst4|IO_BUS|dout[0]~0_combout  = ( \inst11~0_combout  & ( \inst|IR [1] & ( (!\inst4|IO_COUNT [0] & (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & !\inst|IO_WRITE_int~q ))) ) ) )

	.dataa(!\inst4|IO_COUNT [0]),
	.datab(!\inst11~1_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst11~0_combout ),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[0]~0_combout ),
=======
defparam \inst4|IO_COUNT[5] .extended_lut = "off";
defparam \inst4|IO_COUNT[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N45
cyclonev_lcell_comb \IO_DATA[5]~5 (
// Equation(s):
// \IO_DATA[5]~5_combout  = ( \inst4|IO_COUNT [5] & ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q ) # (\inst|AC [5]) ) ) ) # ( !\inst4|IO_COUNT [5] & ( \inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q  & \inst|AC [5]) ) ) ) # ( \inst4|IO_COUNT [5] 
// & ( !\inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [5])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [5]))) ) ) ) # ( !\inst4|IO_COUNT [5] & ( !\inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [5])) # 
// (\inst|IO_WRITE_int~q  & ((\inst|AC [5]))) ) ) )

	.dataa(!\inst7|B_DI [5]),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [5]),
	.datae(!\inst4|IO_COUNT [5]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~5_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[0]~0 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[0]~0 .lut_mask = 64'h0000000000000200;
defparam \inst4|IO_BUS|dout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N39
cyclonev_lcell_comb \inst7|B_DI[0]~feeder (
// Equation(s):
// \inst7|B_DI[0]~feeder_combout  = ( \SW[0]~input_o  )
=======
defparam \IO_DATA[5]~5 .extended_lut = "off";
defparam \IO_DATA[5]~5 .lut_mask = 64'h505F505F000FF0FF;
defparam \IO_DATA[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N0
cyclonev_lcell_comb \inst|state~37 (
// Equation(s):
// \inst|state~37_combout  = ( \inst|Selector30~0_combout  & ( \inst|state~36_combout  ) )
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
<<<<<<< Updated upstream
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|B_DI[0]~feeder_combout ),
=======
	.datae(!\inst|Selector30~0_combout ),
	.dataf(!\inst|state~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~37_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|B_DI[0]~feeder .extended_lut = "off";
defparam \inst7|B_DI[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst7|B_DI[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N41
dffeas \inst7|B_DI[0] (
	.clk(\inst11~combout ),
	.d(\inst7|B_DI[0]~feeder_combout ),
=======
defparam \inst|state~37 .extended_lut = "off";
defparam \inst|state~37 .lut_mask = 64'h000000000000FFFF;
defparam \inst|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N1
dffeas \inst|state.ex_add (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~37_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst7|B_DI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[0] .is_wysiwyg = "true";
defparam \inst7|B_DI[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N24
cyclonev_lcell_comb \inst13|BUS_Switcher|din[0]~0 (
// Equation(s):
// \inst13|BUS_Switcher|din[0]~0_combout  = ( \inst|IO_WRITE_int~q  & ( \inst7|B_DI [0] & ( (!\inst11~combout  & (((!\inst4|IO_BUS|dout[0]~0_combout  & !\inst|io_bus|dout[0]~1_combout )) # (\inst|io_bus|dout[0]~0_combout ))) # (\inst11~combout  & 
// (!\inst4|IO_BUS|dout[0]~0_combout  & (!\inst|io_bus|dout[0]~1_combout ))) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst7|B_DI [0] ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst7|B_DI [0] & ( (!\inst11~combout  & (((!\inst4|IO_BUS|dout[0]~0_combout  & 
// !\inst|io_bus|dout[0]~1_combout )) # (\inst|io_bus|dout[0]~0_combout ))) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst7|B_DI [0] ) )

	.dataa(!\inst11~combout ),
	.datab(!\inst4|IO_BUS|dout[0]~0_combout ),
	.datac(!\inst|io_bus|dout[0]~1_combout ),
	.datad(!\inst|io_bus|dout[0]~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst7|B_DI [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[0]~0_combout ),
=======
	.q(\inst|state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_add .is_wysiwyg = "true";
defparam \inst|state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N15
cyclonev_lcell_comb \inst|state~34 (
// Equation(s):
// \inst|state~34_combout  = (!\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|state~33_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(!\inst|state~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~34_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[0]~0 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[0]~0 .lut_mask = 64'hFFFF80AAFFFFC0EA;
defparam \inst13|BUS_Switcher|din[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \inst3|Equal7~0 (
// Equation(s):
// \inst3|Equal7~0_combout  = ( \inst|IR [7] & ( (\inst|IR [5] & !\inst|IR [2]) ) )
=======
defparam \inst|state~34 .extended_lut = "off";
defparam \inst|state~34 .lut_mask = 64'h0022002200220022;
defparam \inst|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N16
dffeas \inst|state.ex_sub (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~34_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub .is_wysiwyg = "true";
defparam \inst|state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N21
cyclonev_lcell_comb \inst|Add1~83 (
// Equation(s):
// \inst|Add1~83_combout  = ( \inst|IR [10] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) ) ) # ( !\inst|IR [10] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) ) ) # ( \inst|IR [10] & 
// ( !\inst|state.ex_sub~q  & ( ((\inst|altsyncram_component|auto_generated|q_a [15] & \inst|state.ex_add~q )) # (\inst|state.ex_addi~q ) ) ) ) # ( !\inst|IR [10] & ( !\inst|state.ex_sub~q  & ( (\inst|altsyncram_component|auto_generated|q_a [15] & 
// (\inst|state.ex_add~q  & !\inst|state.ex_addi~q )) ) ) )
>>>>>>> Stashed changes

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|IR [5]),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Equal7~0_combout ),
=======
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|state.ex_addi~q ),
	.datae(!\inst|IR [10]),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~83 .extended_lut = "off";
defparam \inst|Add1~83 .lut_mask = 64'h050005FFAAAAAAAA;
defparam \inst|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N24
cyclonev_lcell_comb \inst|Add1~82 (
// Equation(s):
// \inst|Add1~82_combout  = ( \inst|IR [10] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) ) ) # ( !\inst|IR [10] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) ) ) # ( \inst|IR [10] & 
// ( !\inst|state.ex_sub~q  & ( ((\inst|altsyncram_component|auto_generated|q_a [14] & \inst|state.ex_add~q )) # (\inst|state.ex_addi~q ) ) ) ) # ( !\inst|IR [10] & ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|state.ex_add~q )) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|state.ex_add~q ),
	.datae(!\inst|IR [10]),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~82 .extended_lut = "off";
defparam \inst|Add1~82 .lut_mask = 64'h00225577CCCCCCCC;
defparam \inst|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N57
cyclonev_lcell_comb \inst|Add1~81 (
// Equation(s):
// \inst|Add1~81_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|state.ex_add~q ))) # (\inst|state.ex_addi~q  & (\inst|IR [10])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [13] & ( ((\inst|IR [10] & \inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~81 .extended_lut = "off";
defparam \inst|Add1~81 .lut_mask = 64'h3737373704C404C4;
defparam \inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N36
cyclonev_lcell_comb \inst|state~38 (
// Equation(s):
// \inst|state~38_combout  = ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|state~33_combout  & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|state~33_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~38_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst3|Equal7~0 .extended_lut = "off";
defparam \inst3|Equal7~0 .lut_mask = 64'h000000000F000F00;
defparam \inst3|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N42
cyclonev_lcell_comb \inst3|Equal6~0 (
// Equation(s):
// \inst3|Equal6~0_combout  = ( \inst|IR [0] & ( (!\inst|IR [1] & (\inst|IR [4] & (\inst11~0_combout  & \inst3|Equal7~0_combout ))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst11~0_combout ),
	.datad(!\inst3|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Equal6~0 .extended_lut = "off";
defparam \inst3|Equal6~0 .lut_mask = 64'h0000000000020002;
defparam \inst3|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N30
cyclonev_lcell_comb \inst13|wstate~0 (
// Equation(s):
// \inst13|wstate~0_combout  = ( \inst3|Equal6~0_combout  & ( (\inst|IO_WRITE_int~q  & (\inst|IO_CYCLE~q  & !\inst13|wstate~q )) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|IO_CYCLE~q ),
	.datac(gnd),
	.datad(!\inst13|wstate~q ),
	.datae(gnd),
	.dataf(!\inst3|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|wstate~0_combout ),
=======
defparam \inst|state~38 .extended_lut = "off";
defparam \inst|state~38 .lut_mask = 64'h0000000011111111;
defparam \inst|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N37
dffeas \inst|state.ex_shift (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~38_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_shift .is_wysiwyg = "true";
defparam \inst|state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N51
cyclonev_lcell_comb \inst|state~43 (
// Equation(s):
// \inst|state~43_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & 
// (\inst|state.decode~q  & \inst|altsyncram_component|auto_generated|q_a [12]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~43_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|wstate~0 .extended_lut = "off";
defparam \inst13|wstate~0 .lut_mask = 64'h0000000011001100;
defparam \inst13|wstate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N32
dffeas \inst13|wstate (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|wstate~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|wstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|wstate .is_wysiwyg = "true";
defparam \inst13|wstate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N12
cyclonev_lcell_comb \inst13|process_1~2 (
// Equation(s):
// \inst13|process_1~2_combout  = ( \inst|IR [0] & ( (!\inst|IR [1] & (\inst11~0_combout  & (\inst3|Equal7~0_combout  & \inst|IR [4]))) ) ) # ( !\inst|IR [0] & ( (\inst|IR [1] & (\inst11~0_combout  & (\inst3|Equal7~0_combout  & \inst|IR [4]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst11~0_combout ),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|process_1~2_combout ),
=======
defparam \inst|state~43 .extended_lut = "off";
defparam \inst|state~43 .lut_mask = 64'h0000000000000004;
defparam \inst|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N41
dffeas \inst|state.ex_loadi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state~43_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi .is_wysiwyg = "true";
defparam \inst|state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N27
cyclonev_lcell_comb \inst|state~42 (
// Equation(s):
// \inst|state~42_combout  = ( \inst|state~41_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~42_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|process_1~2 .extended_lut = "off";
defparam \inst13|process_1~2 .lut_mask = 64'h0001000100020002;
defparam \inst13|process_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N36
cyclonev_lcell_comb \inst13|ram_write_buffer[23]~0 (
// Equation(s):
// \inst13|ram_write_buffer[23]~0_combout  = ( \inst|IO_CYCLE~q  & ( (\inst|IO_WRITE_int~q  & (!\inst13|wstate~q  & \inst13|process_1~2_combout )) ) )

	.dataa(gnd),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst13|wstate~q ),
	.datad(!\inst13|process_1~2_combout ),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[23]~0_combout ),
=======
defparam \inst|state~42 .extended_lut = "off";
defparam \inst|state~42 .lut_mask = 64'h0000000044444444;
defparam \inst|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N28
dffeas \inst|state.ex_or (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~42_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_or .is_wysiwyg = "true";
defparam \inst|state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N45
cyclonev_lcell_comb \inst|state~39 (
// Equation(s):
// \inst|state~39_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|state~36_combout ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\inst|state~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~39_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_write_buffer[23]~0 .extended_lut = "off";
defparam \inst13|ram_write_buffer[23]~0 .lut_mask = 64'h0000000000300030;
defparam \inst13|ram_write_buffer[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N59
dffeas \inst13|ram_write_buffer[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[0]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[3] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \inst13|Add5~1 (
// Equation(s):
// \inst13|Add5~1_sumout  = SUM(( \inst13|ram_write_addr [0] ) + ( VCC ) + ( !VCC ))
// \inst13|Add5~2  = CARRY(( \inst13|ram_write_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add5~1_sumout ),
	.cout(\inst13|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~1 .extended_lut = "off";
defparam \inst13|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \inst13|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N33
cyclonev_lcell_comb \inst13|Add5~5 (
// Equation(s):
// \inst13|Add5~5_sumout  = SUM(( \inst13|ram_write_addr [1] ) + ( GND ) + ( \inst13|Add5~2  ))
// \inst13|Add5~6  = CARRY(( \inst13|ram_write_addr [1] ) + ( GND ) + ( \inst13|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add5~5_sumout ),
	.cout(\inst13|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~5 .extended_lut = "off";
defparam \inst13|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \inst13|Add5~25 (
// Equation(s):
// \inst13|Add5~25_sumout  = SUM(( \inst13|ram_write_addr [6] ) + ( GND ) + ( \inst13|Add5~22  ))
// \inst13|Add5~26  = CARRY(( \inst13|ram_write_addr [6] ) + ( GND ) + ( \inst13|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [6]),
=======
defparam \inst|state~39 .extended_lut = "off";
defparam \inst|state~39 .lut_mask = 64'h0505050500000000;
defparam \inst|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N46
dffeas \inst|state.ex_xor (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~39_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_xor .is_wysiwyg = "true";
defparam \inst|state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N9
cyclonev_lcell_comb \inst|state~40 (
// Equation(s):
// \inst|state~40_combout  = ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|Selector30~1_combout  & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|Selector30~1_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~40 .extended_lut = "off";
defparam \inst|state~40 .lut_mask = 64'h0000000044444444;
defparam \inst|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N10
dffeas \inst|state.ex_and (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~40_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_and .is_wysiwyg = "true";
defparam \inst|state.ex_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N33
cyclonev_lcell_comb \inst|Selector30~2 (
// Equation(s):
// \inst|Selector30~2_combout  = ( \inst|state.ex_iload~q  ) # ( !\inst|state.ex_iload~q  & ( (\inst|Selector30~0_combout  & \inst|Selector30~1_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|Selector30~0_combout ),
	.datac(!\inst|Selector30~1_combout ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst13|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add5~25_sumout ),
	.cout(\inst13|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~25 .extended_lut = "off";
defparam \inst13|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N51
cyclonev_lcell_comb \inst13|Add5~29 (
// Equation(s):
// \inst13|Add5~29_sumout  = SUM(( \inst13|ram_write_addr [7] ) + ( GND ) + ( \inst13|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add5~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~29 .extended_lut = "off";
defparam \inst13|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N0
cyclonev_lcell_comb \inst4|Add0~1 (
// Equation(s):
// \inst4|Add0~1_sumout  = SUM(( \inst4|COUNT [1] ) + ( \inst4|COUNT [0] ) + ( !VCC ))
// \inst4|Add0~2  = CARRY(( \inst4|COUNT [1] ) + ( \inst4|COUNT [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT [0]),
	.datad(!\inst4|COUNT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~1_sumout ),
	.cout(\inst4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~1 .extended_lut = "off";
defparam \inst4|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N1
dffeas \inst4|COUNT[1] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
=======
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~2 .extended_lut = "off";
defparam \inst|Selector30~2 .lut_mask = 64'h03030303FFFFFFFF;
defparam \inst|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N35
dffeas \inst|state.ex_load (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector30~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_load .is_wysiwyg = "true";
defparam \inst|state.ex_load .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N30
cyclonev_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = ( \inst|AC [12] & ( \inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_and~q  & !\inst|state.ex_load~q )) ) ) ) # ( !\inst|AC [12] & ( 
// \inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_xor~q  & !\inst|state.ex_load~q )) ) ) ) # ( \inst|AC [12] & ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [12] & ( !\inst|altsyncram_component|auto_generated|q_a [12] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_load~q ),
	.datae(!\inst|AC [12]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~1 .extended_lut = "off";
defparam \inst|Selector15~1 .lut_mask = 64'hFFFF88888800A000;
defparam \inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N35
dffeas \inst4|COUNT[12] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1] .is_wysiwyg = "true";
defparam \inst4|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N3
cyclonev_lcell_comb \inst4|Add0~5 (
// Equation(s):
// \inst4|Add0~5_sumout  = SUM(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))
// \inst4|Add0~6  = CARRY(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT [2]),
=======
	.q(\inst4|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[12] .is_wysiwyg = "true";
defparam \inst4|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N15
cyclonev_lcell_comb \inst4|Add0~21 (
// Equation(s):
// \inst4|Add0~21_sumout  = SUM(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~18  ))
// \inst4|Add0~22  = CARRY(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT [6]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~5_sumout ),
	.cout(\inst4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~5 .extended_lut = "off";
defparam \inst4|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N4
dffeas \inst4|COUNT[2] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~5_sumout ),
=======
	.cin(\inst4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~21_sumout ),
	.cout(\inst4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~21 .extended_lut = "off";
defparam \inst4|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N16
dffeas \inst4|COUNT[6] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[2] .is_wysiwyg = "true";
defparam \inst4|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N6
cyclonev_lcell_comb \inst4|Add0~9 (
// Equation(s):
// \inst4|Add0~9_sumout  = SUM(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))
// \inst4|Add0~10  = CARRY(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [3]),
=======
	.q(\inst4|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6] .is_wysiwyg = "true";
defparam \inst4|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N18
cyclonev_lcell_comb \inst4|Add0~25 (
// Equation(s):
// \inst4|Add0~25_sumout  = SUM(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~22  ))
// \inst4|Add0~26  = CARRY(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~22  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [7]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~9_sumout ),
	.cout(\inst4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~9 .extended_lut = "off";
defparam \inst4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N8
dffeas \inst4|COUNT[3] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~9_sumout ),
=======
	.cin(\inst4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~25_sumout ),
	.cout(\inst4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~25 .extended_lut = "off";
defparam \inst4|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N19
dffeas \inst4|COUNT[7] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[3] .is_wysiwyg = "true";
defparam \inst4|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N9
cyclonev_lcell_comb \inst4|Add0~13 (
// Equation(s):
// \inst4|Add0~13_sumout  = SUM(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))
// \inst4|Add0~14  = CARRY(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))

	.dataa(gnd),
=======
	.q(\inst4|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7] .is_wysiwyg = "true";
defparam \inst4|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N21
cyclonev_lcell_comb \inst4|Add0~29 (
// Equation(s):
// \inst4|Add0~29_sumout  = SUM(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~26  ))
// \inst4|Add0~30  = CARRY(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~26  ))

	.dataa(!\inst4|COUNT [8]),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~13_sumout ),
	.cout(\inst4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~13 .extended_lut = "off";
defparam \inst4|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N10
dffeas \inst4|COUNT[4] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~13_sumout ),
=======
	.cin(\inst4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~29_sumout ),
	.cout(\inst4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~29 .extended_lut = "off";
defparam \inst4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N23
dffeas \inst4|COUNT[8] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[4] .is_wysiwyg = "true";
defparam \inst4|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \inst4|Add0~17 (
// Equation(s):
// \inst4|Add0~17_sumout  = SUM(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))
// \inst4|Add0~18  = CARRY(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [5]),
=======
	.q(\inst4|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[8] .is_wysiwyg = "true";
defparam \inst4|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N24
cyclonev_lcell_comb \inst4|Add0~33 (
// Equation(s):
// \inst4|Add0~33_sumout  = SUM(( \inst4|COUNT [9] ) + ( GND ) + ( \inst4|Add0~30  ))
// \inst4|Add0~34  = CARRY(( \inst4|COUNT [9] ) + ( GND ) + ( \inst4|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [9]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~17_sumout ),
	.cout(\inst4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~17 .extended_lut = "off";
defparam \inst4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N14
dffeas \inst4|COUNT[5] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
=======
	.cin(\inst4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~33_sumout ),
	.cout(\inst4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~33 .extended_lut = "off";
defparam \inst4|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N25
dffeas \inst4|COUNT[9] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5] .is_wysiwyg = "true";
defparam \inst4|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N15
cyclonev_lcell_comb \inst4|Add0~21 (
// Equation(s):
// \inst4|Add0~21_sumout  = SUM(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~18  ))
// \inst4|Add0~22  = CARRY(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~18  ))
=======
	.q(\inst4|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9] .is_wysiwyg = "true";
defparam \inst4|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N27
cyclonev_lcell_comb \inst4|Add0~37 (
// Equation(s):
// \inst4|Add0~37_sumout  = SUM(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~34  ))
// \inst4|Add0~38  = CARRY(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~34  ))
>>>>>>> Stashed changes

	.dataa(!\inst4|COUNT [10]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst4|COUNT [6]),
=======
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~21_sumout ),
	.cout(\inst4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~21 .extended_lut = "off";
defparam \inst4|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N17
dffeas \inst4|COUNT[6] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
=======
	.cin(\inst4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~37_sumout ),
	.cout(\inst4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~37 .extended_lut = "off";
defparam \inst4|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N29
dffeas \inst4|COUNT[10] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6] .is_wysiwyg = "true";
defparam \inst4|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \inst4|Add0~25 (
// Equation(s):
// \inst4|Add0~25_sumout  = SUM(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~22  ))
// \inst4|Add0~26  = CARRY(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~22  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [7]),
=======
	.q(\inst4|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[10] .is_wysiwyg = "true";
defparam \inst4|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N30
cyclonev_lcell_comb \inst4|Add0~41 (
// Equation(s):
// \inst4|Add0~41_sumout  = SUM(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~38  ))
// \inst4|Add0~42  = CARRY(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [11]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~25_sumout ),
	.cout(\inst4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~25 .extended_lut = "off";
defparam \inst4|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N19
dffeas \inst4|COUNT[7] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
=======
	.cin(\inst4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~41_sumout ),
	.cout(\inst4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~41 .extended_lut = "off";
defparam \inst4|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N32
dffeas \inst4|COUNT[11] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~41_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7] .is_wysiwyg = "true";
defparam \inst4|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N15
cyclonev_lcell_comb \inst4|IO_COUNT[7] (
// Equation(s):
// \inst4|IO_COUNT [7] = ( \inst4|COUNT [7] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [7]) ) ) # ( !\inst4|COUNT [7] & ( (\inst4|IO_COUNT [7] & \inst3|TIMER_EN~combout ) ) )
=======
	.q(\inst4|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[11] .is_wysiwyg = "true";
defparam \inst4|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N33
cyclonev_lcell_comb \inst4|Add0~45 (
// Equation(s):
// \inst4|Add0~45_sumout  = SUM(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~42  ))
// \inst4|Add0~46  = CARRY(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~42  ))
>>>>>>> Stashed changes

	.dataa(!\inst4|COUNT [12]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst4|IO_COUNT [7]),
	.datad(!\inst3|TIMER_EN~combout ),
=======
	.datac(gnd),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst4|COUNT [7]),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[7] .extended_lut = "off";
defparam \inst4|IO_COUNT[7] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N33
cyclonev_lcell_comb \inst4|IO_BUS|dout[7]~7 (
// Equation(s):
// \inst4|IO_BUS|dout[7]~7_combout  = ( !\inst4|IO_COUNT [7] & ( !\inst|IO_WRITE_int~q  & ( (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & (\inst|IR [1] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst4|IO_COUNT [7]),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_BUS|dout[7]~7 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[7]~7 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND
=======
	.cin(\inst4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~45_sumout ),
	.cout(\inst4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~45 .extended_lut = "off";
defparam \inst4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N34
dffeas \inst4|COUNT[12]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N21
cyclonev_lcell_comb \inst4|IO_COUNT[12] (
// Equation(s):
// \inst4|IO_COUNT [12] = ( \inst4|COUNT[12]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [12]) ) ) # ( !\inst4|COUNT[12]~DUPLICATE_q  & ( (\inst4|IO_COUNT [12] & \inst3|TIMER_EN~combout ) ) )
>>>>>>> Stashed changes

	.dataa(!\inst4|IO_COUNT [12]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(gnd),
=======
	.datac(!\inst3|TIMER_EN~combout ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\~GND~combout ),
=======
	.combout(\inst4|IO_COUNT [12]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \inst13|Add4~1 (
// Equation(s):
// \inst13|Add4~1_sumout  = SUM(( \inst13|ram_read_addr [0] ) + ( VCC ) + ( !VCC ))
// \inst13|Add4~2  = CARRY(( \inst13|ram_read_addr [0] ) + ( VCC ) + ( !VCC ))
=======
defparam \inst4|IO_COUNT[12] .extended_lut = "off";
defparam \inst4|IO_COUNT[12] .lut_mask = 64'h05050505F5F5F5F5;
defparam \inst4|IO_COUNT[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N54
cyclonev_lcell_comb \IO_DATA[12]~12 (
// Equation(s):
// \IO_DATA[12]~12_combout  = ( \inst|AC [12] & ( \inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q ) # (\inst4|IO_COUNT [12]) ) ) ) # ( !\inst|AC [12] & ( \inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [12] & !\inst|IO_WRITE_int~q ) ) ) ) # ( \inst|AC [12] 
// & ( !\inst3|TIMER_EN~combout  & ( \inst|IO_WRITE_int~q  ) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [12]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(gnd),
	.datae(!\inst|AC [12]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~12 .extended_lut = "off";
defparam \IO_DATA[12]~12 .lut_mask = 64'h00000F0F30303F3F;
defparam \IO_DATA[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N51
cyclonev_lcell_comb \inst|Selector15~2 (
// Equation(s):
// \inst|Selector15~2_combout  = ( \inst|IR [10] & ( \IO_DATA[12]~12_combout  & ( ((!\inst|Selector15~1_combout ) # (\inst|state.ex_loadi~q )) # (\inst|state.ex_in2~q ) ) ) ) # ( !\inst|IR [10] & ( \IO_DATA[12]~12_combout  & ( (!\inst|Selector15~1_combout ) 
// # (\inst|state.ex_in2~q ) ) ) ) # ( \inst|IR [10] & ( !\IO_DATA[12]~12_combout  & ( (!\inst|Selector15~1_combout ) # (\inst|state.ex_loadi~q ) ) ) ) # ( !\inst|IR [10] & ( !\IO_DATA[12]~12_combout  & ( !\inst|Selector15~1_combout  ) ) )
>>>>>>> Stashed changes

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|Selector15~1_combout ),
	.datad(gnd),
	.datae(!\inst|IR [10]),
	.dataf(!\IO_DATA[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~2 .extended_lut = "off";
defparam \inst|Selector15~2 .lut_mask = 64'hF0F0F3F3F5F5F7F7;
defparam \inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[32]~11 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[32]~11_combout  = ( \inst|AC [0] & ( (!\inst|IR [1] & ((!\inst|IR [0]) # ((\inst|IR [4] & \inst|AC [1])))) ) ) # ( !\inst|AC [0] & ( (\inst|IR [4] & (\inst|AC [1] & (\inst|IR [0] & !\inst|IR [1]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [1]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .lut_mask = 64'h01000100F100F100;
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N3
cyclonev_lcell_comb \inst4|IO_COUNT[6] (
// Equation(s):
// \inst4|IO_COUNT [6] = ( \inst4|COUNT [6] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [6]) ) ) # ( !\inst4|COUNT [6] & ( (\inst4|IO_COUNT [6] & \inst3|TIMER_EN~combout ) ) )

	.dataa(!\inst4|IO_COUNT [6]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [0]),
=======
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst4|COUNT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst13|Add4~1_sumout ),
	.cout(\inst13|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~1 .extended_lut = "off";
defparam \inst13|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \inst13|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N48
cyclonev_lcell_comb \inst13|Equal4~1 (
// Equation(s):
// \inst13|Equal4~1_combout  = ( \inst13|Equal3~1_combout  & ( \inst13|Equal3~0_combout  & ( (!\inst13|Equal0~2_combout  & (((\inst13|reset_count~2_combout )))) # (\inst13|Equal0~2_combout  & (((\inst13|Add0~37_sumout )) # (\inst13|Add0~5_sumout ))) ) ) ) # 
// ( !\inst13|Equal3~1_combout  & ( \inst13|Equal3~0_combout  & ( (\inst13|Equal0~2_combout  & ((\inst13|Add0~37_sumout ) # (\inst13|Add0~5_sumout ))) ) ) ) # ( \inst13|Equal3~1_combout  & ( !\inst13|Equal3~0_combout  & ( (\inst13|Equal0~2_combout  & 
// ((\inst13|Add0~37_sumout ) # (\inst13|Add0~5_sumout ))) ) ) ) # ( !\inst13|Equal3~1_combout  & ( !\inst13|Equal3~0_combout  & ( (\inst13|Equal0~2_combout  & ((\inst13|Add0~37_sumout ) # (\inst13|Add0~5_sumout ))) ) ) )

	.dataa(!\inst13|Add0~5_sumout ),
	.datab(!\inst13|Add0~37_sumout ),
	.datac(!\inst13|Equal0~2_combout ),
	.datad(!\inst13|reset_count~2_combout ),
	.datae(!\inst13|Equal3~1_combout ),
	.dataf(!\inst13|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal4~1 .extended_lut = "off";
defparam \inst13|Equal4~1 .lut_mask = 64'h07070707070707F7;
defparam \inst13|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N33
cyclonev_lcell_comb \inst13|Equal4~0 (
// Equation(s):
// \inst13|Equal4~0_combout  = ( \inst13|Add0~25_sumout  & ( \inst13|Add0~29_sumout  & ( (\inst13|Equal0~0_combout  & \inst13|Equal0~1_combout ) ) ) ) # ( !\inst13|Add0~25_sumout  & ( \inst13|Add0~29_sumout  & ( (\inst13|Equal0~0_combout  & 
// \inst13|Equal0~1_combout ) ) ) ) # ( \inst13|Add0~25_sumout  & ( !\inst13|Add0~29_sumout  & ( (\inst13|Equal0~0_combout  & \inst13|Equal0~1_combout ) ) ) ) # ( !\inst13|Add0~25_sumout  & ( !\inst13|Add0~29_sumout  & ( (!\inst13|Equal0~0_combout  & 
// (!\inst13|Add0~33_sumout  & ((!\inst13|Add0~21_sumout )))) # (\inst13|Equal0~0_combout  & (((!\inst13|Add0~33_sumout  & !\inst13|Add0~21_sumout )) # (\inst13|Equal0~1_combout ))) ) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Add0~33_sumout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|Add0~21_sumout ),
	.datae(!\inst13|Add0~25_sumout ),
	.dataf(!\inst13|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal4~0_combout ),
=======
	.combout(\inst4|IO_COUNT [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[6] .extended_lut = "off";
defparam \inst4|IO_COUNT[6] .lut_mask = 64'h05050505F5F5F5F5;
defparam \inst4|IO_COUNT[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y23_N56
dffeas \inst7|B_DI[6] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[6] .is_wysiwyg = "true";
defparam \inst7|B_DI[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N45
cyclonev_lcell_comb \IO_DATA[6]~6 (
// Equation(s):
// \IO_DATA[6]~6_combout  = ( \inst|AC [6] & ( \inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q ) # (\inst4|IO_COUNT [6]) ) ) ) # ( !\inst|AC [6] & ( \inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [6] & !\inst|IO_WRITE_int~q ) ) ) ) # ( \inst|AC [6] & ( 
// !\inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q ) # (\inst7|B_DI [6]) ) ) ) # ( !\inst|AC [6] & ( !\inst3|TIMER_EN~combout  & ( (\inst7|B_DI [6] & !\inst|IO_WRITE_int~q ) ) ) )

	.dataa(!\inst4|IO_COUNT [6]),
	.datab(!\inst7|B_DI [6]),
	.datac(gnd),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst|AC [6]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~6 .extended_lut = "off";
defparam \IO_DATA[6]~6 .lut_mask = 64'h330033FF550055FF;
defparam \IO_DATA[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N33
cyclonev_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = ( \inst|IR [3] & ( (\inst|IR [4] & \inst|state.ex_shift~q ) ) )

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~1 .extended_lut = "off";
defparam \inst|Selector27~1 .lut_mask = 64'h0000000000550055;
defparam \inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N23
dffeas \inst|IR[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[6] .is_wysiwyg = "true";
defparam \inst|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N33
cyclonev_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = ( \inst|IR [6] & ( ((\inst|state.ex_or~q  & \inst|AC [6])) # (\inst|state.ex_loadi~q ) ) ) # ( !\inst|IR [6] & ( (\inst|state.ex_or~q  & \inst|AC [6]) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|AC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Equal4~0 .extended_lut = "off";
defparam \inst13|Equal4~0 .lut_mask = 64'hCD05050505050505;
defparam \inst13|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N18
cyclonev_lcell_comb \inst13|Equal4~2 (
// Equation(s):
// \inst13|Equal4~2_combout  = ( \inst13|Equal4~1_combout  & ( \inst13|Equal4~0_combout  ) ) # ( !\inst13|Equal4~1_combout  & ( \inst13|Equal4~0_combout  & ( (!\inst13|reset_count~5_combout ) # ((!\inst13|reset_count~4_combout ) # 
// ((!\inst13|reset_count~9_combout ) # (!\inst13|reset_count~3_combout ))) ) ) ) # ( \inst13|Equal4~1_combout  & ( !\inst13|Equal4~0_combout  ) ) # ( !\inst13|Equal4~1_combout  & ( !\inst13|Equal4~0_combout  ) )

	.dataa(!\inst13|reset_count~5_combout ),
	.datab(!\inst13|reset_count~4_combout ),
	.datac(!\inst13|reset_count~9_combout ),
	.datad(!\inst13|reset_count~3_combout ),
	.datae(!\inst13|Equal4~1_combout ),
	.dataf(!\inst13|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal4~2_combout ),
=======
defparam \inst|Selector21~1 .extended_lut = "off";
defparam \inst|Selector21~1 .lut_mask = 64'h0505050537373737;
defparam \inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N39
cyclonev_lcell_comb \inst|WideOr3~1 (
// Equation(s):
// \inst|WideOr3~1_combout  = (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )

	.dataa(!\inst|state.ex_load~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Equal4~2 .extended_lut = "off";
defparam \inst13|Equal4~2 .lut_mask = 64'hFFFFFFFFFFFEFFFF;
defparam \inst13|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N36
cyclonev_lcell_comb \inst13|reset_count~13 (
// Equation(s):
// \inst13|reset_count~13_combout  = ( \inst13|Equal2~0_combout  & ( \inst13|Equal3~0_combout  & ( (\inst13|Equal0~1_combout  & (\inst13|Equal3~1_combout  & (\inst13|Equal1~0_combout  & \inst13|Equal0~0_combout ))) ) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal3~1_combout ),
	.datac(!\inst13|Equal1~0_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(!\inst13|Equal2~0_combout ),
	.dataf(!\inst13|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~13_combout ),
=======
defparam \inst|WideOr3~1 .extended_lut = "off";
defparam \inst|WideOr3~1 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \inst|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N54
cyclonev_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = ( \inst|WideOr3~1_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|Selector21~1_combout  & ((!\inst|AC [6] & ((!\inst|altsyncram_component|auto_generated|q_a [6]))) # (\inst|AC [6] & (!\inst|state.ex_and~q  & 
// \inst|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|AC [6] & (!\inst|Selector21~1_combout  & !\inst|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( \inst|WideOr3~1_combout 
//  & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector21~1_combout  & ((!\inst|state.ex_and~q ) # ((!\inst|AC [6]) # (!\inst|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|state.ex_xor~q  & ( 
// (!\inst|Selector21~1_combout  & !\inst|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(!\inst|state.ex_and~q ),
	.datab(!\inst|AC [6]),
	.datac(!\inst|Selector21~1_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~13 .extended_lut = "off";
defparam \inst13|reset_count~13 .lut_mask = 64'h0000000000000001;
defparam \inst13|reset_count~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N42
cyclonev_lcell_comb \inst13|Equal4~3 (
// Equation(s):
// \inst13|Equal4~3_combout  = ( !\inst13|reset_count~13_combout  & ( \inst13|Add0~13_sumout  & ( !\inst13|Equal0~2_combout  ) ) ) # ( !\inst13|reset_count~13_combout  & ( !\inst13|Add0~13_sumout  & ( (!\inst13|Equal0~2_combout ) # ((!\inst13|Add0~1_sumout  
// & (!\inst13|Add0~17_sumout  & !\inst13|Add0~9_sumout ))) ) ) )

	.dataa(!\inst13|Add0~1_sumout ),
	.datab(!\inst13|Add0~17_sumout ),
	.datac(!\inst13|Add0~9_sumout ),
	.datad(!\inst13|Equal0~2_combout ),
	.datae(!\inst13|reset_count~13_combout ),
	.dataf(!\inst13|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal4~3_combout ),
=======
defparam \inst|Selector21~2 .extended_lut = "off";
defparam \inst|Selector21~2 .lut_mask = 64'hF000F0E0C000C020;
defparam \inst|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N6
cyclonev_lcell_comb \inst|Add1~76 (
// Equation(s):
// \inst|Add1~76_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [8]))) # (\inst|state.ex_addi~q  & (\inst|IR [8])))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [8])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_addi~q  & (\inst|IR [8]))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [8])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|IR [8]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~76 .extended_lut = "off";
defparam \inst|Add1~76 .lut_mask = 64'h37043704378C378C;
defparam \inst|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N9
cyclonev_lcell_comb \inst|Add1~75 (
// Equation(s):
// \inst|Add1~75_combout  = ( \inst|IR [7] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [7])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a 
// [7])))) ) ) # ( !\inst|IR [7] & ( (!\inst|state.ex_sub~q  & (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [7]))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\inst|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~75_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|Equal4~3 .extended_lut = "off";
defparam \inst13|Equal4~3 .lut_mask = 64'hFF800000FF000000;
defparam \inst13|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N24
cyclonev_lcell_comb \inst13|ram_read_addr[0]~3 (
// Equation(s):
// \inst13|ram_read_addr[0]~3_combout  = (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((!\inst13|enc_count [0]) # (!\inst13|enc_count [1]))))

	.dataa(!\inst13|enc_count [0]),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|Equal0~0_combout ),
	.datad(!\inst13|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_read_addr[0]~3_combout ),
=======
defparam \inst|Add1~75 .extended_lut = "off";
defparam \inst|Add1~75 .lut_mask = 64'h33083308774C774C;
defparam \inst|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N21
cyclonev_lcell_comb \inst|Add1~74 (
// Equation(s):
// \inst|Add1~74_combout  = ( \inst|IR [6] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a 
// [6])))) ) ) # ( !\inst|IR [6] & ( (!\inst|state.ex_sub~q  & (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [6]))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\inst|IR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~74_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_read_addr[0]~3 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~3 .lut_mask = 64'h000E000E000E000E;
defparam \inst13|ram_read_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N30
cyclonev_lcell_comb \inst13|ram_read_addr[0]~0 (
// Equation(s):
// \inst13|ram_read_addr[0]~0_combout  = ( \inst13|enc_count [2] & ( \inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((!\inst13|enc_count [4]) # (!\inst13|enc_count[3]~DUPLICATE_q )))) ) ) ) # ( !\inst13|enc_count [2] & 
// ( \inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((!\inst13|enc_count[3]~DUPLICATE_q ) # (\inst13|enc_count [4])))) ) ) ) # ( \inst13|enc_count [2] & ( !\inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & 
// \inst13|Equal0~1_combout ) ) ) ) # ( !\inst13|enc_count [2] & ( !\inst13|Add3~2_combout  & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((\inst13|enc_count[3]~DUPLICATE_q ) # (\inst13|enc_count [4])))) ) ) )

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|enc_count [4]),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|enc_count[3]~DUPLICATE_q ),
	.datae(!\inst13|enc_count [2]),
	.dataf(!\inst13|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_read_addr[0]~0_combout ),
=======
defparam \inst|Add1~74 .extended_lut = "off";
defparam \inst|Add1~74 .lut_mask = 64'h0F200F205F705F70;
defparam \inst|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N57
cyclonev_lcell_comb \inst|Add1~73 (
// Equation(s):
// \inst|Add1~73_combout  = ( \inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & (\inst|IR [5])) # (\inst|state.ex_sub~q  & ((!\inst|altsyncram_component|auto_generated|q_a [5]))) ) ) # ( !\inst|state.ex_addi~q  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [5] & (\inst|state.ex_sub~q )) # (\inst|altsyncram_component|auto_generated|q_a [5] & (!\inst|state.ex_sub~q  & \inst|state.ex_add~q )) ) )

	.dataa(!\inst|IR [5]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~73 .extended_lut = "off";
defparam \inst|Add1~73 .lut_mask = 64'h0C3C0C3C5C5C5C5C;
defparam \inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N30
cyclonev_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = (!\inst|state.ex_or~q  & (\inst|state.ex_loadi~q  & (\inst|IR [4]))) # (\inst|state.ex_or~q  & (((\inst|state.ex_loadi~q  & \inst|IR [4])) # (\inst|AC [4])))

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_read_addr[0]~0 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~0 .lut_mask = 64'h0105050505010504;
defparam \inst13|ram_read_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N24
cyclonev_lcell_comb \inst13|ram_read_addr[0]~1 (
// Equation(s):
// \inst13|ram_read_addr[0]~1_combout  = ( \inst13|bit_count~5_combout  & ( !\inst13|bit_count~2_combout  & ( (!\inst13|ram_read_addr[0]~3_combout  & (!\inst13|bit_count~4_combout  & (!\inst13|ram_read_addr[0]~0_combout  & \inst13|bit_count~0_combout ))) ) ) 
// )

	.dataa(!\inst13|ram_read_addr[0]~3_combout ),
	.datab(!\inst13|bit_count~4_combout ),
	.datac(!\inst13|ram_read_addr[0]~0_combout ),
	.datad(!\inst13|bit_count~0_combout ),
	.datae(!\inst13|bit_count~5_combout ),
	.dataf(!\inst13|bit_count~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_read_addr[0]~1_combout ),
=======
defparam \inst|Selector23~1 .extended_lut = "off";
defparam \inst|Selector23~1 .lut_mask = 64'h0357035703570357;
defparam \inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N48
cyclonev_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = ( \inst|WideOr3~1_combout  & ( \inst|state.ex_and~q  & ( (!\inst|Selector23~1_combout  & ((!\inst|AC [4] & ((!\inst|state.ex_xor~q ) # (!\inst|altsyncram_component|auto_generated|q_a [4]))) # (\inst|AC [4] & 
// (!\inst|state.ex_xor~q  & !\inst|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|state.ex_and~q  & ( (!\inst|Selector23~1_combout  & (!\inst|altsyncram_component|auto_generated|q_a [4] & ((!\inst|AC [4]) # 
// (!\inst|state.ex_xor~q )))) ) ) ) # ( \inst|WideOr3~1_combout  & ( !\inst|state.ex_and~q  & ( (!\inst|Selector23~1_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [4] $ (\inst|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( 
// !\inst|WideOr3~1_combout  & ( !\inst|state.ex_and~q  & ( (!\inst|Selector23~1_combout  & (!\inst|altsyncram_component|auto_generated|q_a [4] & ((!\inst|AC [4]) # (!\inst|state.ex_xor~q )))) ) ) )

	.dataa(!\inst|AC [4]),
	.datab(!\inst|Selector23~1_combout ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|state.ex_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_read_addr[0]~1 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~1 .lut_mask = 64'h0000008000000000;
defparam \inst13|ram_read_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N18
cyclonev_lcell_comb \inst13|ram_read_addr[0]~2 (
// Equation(s):
// \inst13|ram_read_addr[0]~2_combout  = ( \inst13|ram_read_addr[0]~1_combout  & ( \inst13|bit_count~3_combout  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\inst13|ram_read_addr[0]~1_combout  & ( \inst13|bit_count~3_combout  & ( 
// (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst13|Equal4~0_combout ) # ((!\inst13|Equal4~3_combout ) # (\inst13|Equal4~1_combout )))) ) ) ) # ( \inst13|ram_read_addr[0]~1_combout  & ( !\inst13|bit_count~3_combout  & ( 
// (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst13|Equal4~0_combout ) # ((!\inst13|Equal4~3_combout ) # (\inst13|Equal4~1_combout )))) ) ) ) # ( !\inst13|ram_read_addr[0]~1_combout  & ( !\inst13|bit_count~3_combout  & ( 
// (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst13|Equal4~0_combout ) # ((!\inst13|Equal4~3_combout ) # (\inst13|Equal4~1_combout )))) ) ) )

	.dataa(!\inst13|Equal4~0_combout ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(!\inst13|Equal4~3_combout ),
	.datad(!\inst13|Equal4~1_combout ),
	.datae(!\inst13|ram_read_addr[0]~1_combout ),
	.dataf(!\inst13|bit_count~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_read_addr[0]~2_combout ),
=======
defparam \inst|Selector23~2 .extended_lut = "off";
defparam \inst|Selector23~2 .lut_mask = 64'hC800C8C4C800C880;
defparam \inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N27
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[30]~5 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[30]~5_combout  = ( \inst|AC [13] & ( \inst|AC [15] & ( (\inst|IR [0]) # (\inst|AC [14]) ) ) ) # ( !\inst|AC [13] & ( \inst|AC [15] & ( (!\inst|IR [0] & ((\inst|AC [14]))) # (\inst|IR [0] & (\inst|IR [4])) ) ) ) # ( 
// \inst|AC [13] & ( !\inst|AC [15] & ( (!\inst|IR [0] & ((\inst|AC [14]))) # (\inst|IR [0] & (!\inst|IR [4])) ) ) ) # ( !\inst|AC [13] & ( !\inst|AC [15] & ( (\inst|AC [14] & !\inst|IR [0]) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [14]),
	.datac(!\inst|IR [0]),
	.datad(gnd),
	.datae(!\inst|AC [13]),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_read_addr[0]~2 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~2 .lut_mask = 64'h3233323332333333;
defparam \inst13|ram_read_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \inst13|ram_read_addr[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[0] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N33
cyclonev_lcell_comb \inst13|Add4~5 (
// Equation(s):
// \inst13|Add4~5_sumout  = SUM(( \inst13|ram_read_addr [1] ) + ( GND ) + ( \inst13|Add4~2  ))
// \inst13|Add4~6  = CARRY(( \inst13|ram_read_addr [1] ) + ( GND ) + ( \inst13|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [1]),
=======
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .lut_mask = 64'h30303A3A35353F3F;
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[44]~6 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[44]~6_combout  = ( \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[28]~4_combout )) # (\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[26]~1_combout ) # 
// (\inst|IR [4])))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[28]~4_combout )) # (\inst|IR [1] & (((!\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[26]~1_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst13|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add4~5_sumout ),
	.cout(\inst13|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~5 .extended_lut = "off";
defparam \inst13|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N34
dffeas \inst13|ram_read_addr[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[1] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \inst13|Add4~9 (
// Equation(s):
// \inst13|Add4~9_sumout  = SUM(( \inst13|ram_read_addr [2] ) + ( GND ) + ( \inst13|Add4~6  ))
// \inst13|Add4~10  = CARRY(( \inst13|ram_read_addr [2] ) + ( GND ) + ( \inst13|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [2]),
=======
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .lut_mask = 64'h4474447447774777;
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[60]~35 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[60]~35_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[40]~3_combout )) # (\inst|IR [4] & ((\inst|AC [15]))) ) ) # ( !\inst|IR [2] & ( 
// \inst|shifter|auto_generated|sbit_w[44]~6_combout  ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datad(!\inst|AC [15]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst13|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add4~9_sumout ),
	.cout(\inst13|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~9 .extended_lut = "off";
defparam \inst13|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N37
dffeas \inst13|ram_read_addr[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[2] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \inst13|Add4~13 (
// Equation(s):
// \inst13|Add4~13_sumout  = SUM(( \inst13|ram_read_addr [3] ) + ( GND ) + ( \inst13|Add4~10  ))
// \inst13|Add4~14  = CARRY(( \inst13|ram_read_addr [3] ) + ( GND ) + ( \inst13|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [3]),
=======
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[60]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[60]~35 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[60]~35 .lut_mask = 64'h0F0F0F0F22772277;
defparam \inst|shifter|auto_generated|sbit_w[60]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N24
cyclonev_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = ( \inst|shifter|auto_generated|sbit_w[60]~35_combout  & ( (\inst|Selector23~2_combout  & !\inst|Selector27~1_combout ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[60]~35_combout  & ( \inst|Selector23~2_combout  ) )

	.dataa(!\inst|Selector23~2_combout ),
	.datab(gnd),
	.datac(!\inst|Selector27~1_combout ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[60]~35_combout ),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(\inst13|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add4~13_sumout ),
	.cout(\inst13|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~13 .extended_lut = "off";
defparam \inst13|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N40
dffeas \inst13|ram_read_addr[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[3] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \inst13|Add4~17 (
// Equation(s):
// \inst13|Add4~17_sumout  = SUM(( \inst13|ram_read_addr [4] ) + ( GND ) + ( \inst13|Add4~14  ))
// \inst13|Add4~18  = CARRY(( \inst13|ram_read_addr [4] ) + ( GND ) + ( \inst13|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [4]),
	.datae(gnd),
	.dataf(gnd),
=======
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~3 .extended_lut = "off";
defparam \inst|Selector23~3 .lut_mask = 64'h5555555550505050;
defparam \inst|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N54
cyclonev_lcell_comb \inst|Add1~72 (
// Equation(s):
// \inst|Add1~72_combout  = ( \inst|IR [4] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [4])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a 
// [4])))) ) ) # ( !\inst|IR [4] & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [4] & !\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [4])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~72 .extended_lut = "off";
defparam \inst|Add1~72 .lut_mask = 64'h3430343034FC34FC;
defparam \inst|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N57
cyclonev_lcell_comb \inst|Add1~71 (
// Equation(s):
// \inst|Add1~71_combout  = ( \inst|altsyncram_component|auto_generated|q_a [3] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [3]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [3] & ( ((\inst|IR [3] & \inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [3]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst13|Add4~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst13|Add4~17_sumout ),
	.cout(\inst13|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~17 .extended_lut = "off";
defparam \inst13|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N43
dffeas \inst13|ram_read_addr[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[4] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \inst13|Add4~21 (
// Equation(s):
// \inst13|Add4~21_sumout  = SUM(( \inst13|ram_read_addr [5] ) + ( GND ) + ( \inst13|Add4~18  ))
// \inst13|Add4~22  = CARRY(( \inst13|ram_read_addr [5] ) + ( GND ) + ( \inst13|Add4~18  ))
=======
	.combout(\inst|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~71 .extended_lut = "off";
defparam \inst|Add1~71 .lut_mask = 64'h333F333F440C440C;
defparam \inst|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N30
cyclonev_lcell_comb \inst|Add1~70 (
// Equation(s):
// \inst|Add1~70_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [2] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [2]))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [2])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~70 .extended_lut = "off";
defparam \inst|Add1~70 .lut_mask = 64'h02570257F0F0F0F0;
defparam \inst|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N21
cyclonev_lcell_comb \inst|Add1~69 (
// Equation(s):
// \inst|Add1~69_combout  = ( \inst|state.ex_addi~q  & ( \inst|IR [1] & ( (!\inst|state.ex_sub~q ) # (!\inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\inst|state.ex_addi~q  & ( \inst|IR [1] & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_add~q  
// & \inst|altsyncram_component|auto_generated|q_a [1])) # (\inst|state.ex_sub~q  & ((!\inst|altsyncram_component|auto_generated|q_a [1]))) ) ) ) # ( \inst|state.ex_addi~q  & ( !\inst|IR [1] & ( (\inst|state.ex_sub~q  & 
// !\inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\inst|state.ex_addi~q  & ( !\inst|IR [1] & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [1])) # (\inst|state.ex_sub~q  & 
// ((!\inst|altsyncram_component|auto_generated|q_a [1]))) ) ) )
>>>>>>> Stashed changes

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(gnd),
<<<<<<< Updated upstream
	.datad(!\inst13|ram_read_addr [5]),
	.datae(gnd),
=======
	.datad(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst|state.ex_addi~q ),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~69 .extended_lut = "off";
defparam \inst|Add1~69 .lut_mask = 64'h334433003344FFCC;
defparam \inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N42
cyclonev_lcell_comb \inst|Add1~64 (
// Equation(s):
// \inst|Add1~64_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [0]))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [0])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|IR [0]),
	.datae(!\inst|state.ex_sub~q ),
>>>>>>> Stashed changes
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add4~18 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst13|Add4~21_sumout ),
	.cout(\inst13|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~21 .extended_lut = "off";
defparam \inst13|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N46
dffeas \inst13|ram_read_addr[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[5] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \inst13|Add4~25 (
// Equation(s):
// \inst13|Add4~25_sumout  = SUM(( \inst13|ram_read_addr [6] ) + ( GND ) + ( \inst13|Add4~22  ))
// \inst13|Add4~26  = CARRY(( \inst13|ram_read_addr [6] ) + ( GND ) + ( \inst13|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add4~25_sumout ),
	.cout(\inst13|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~25 .extended_lut = "off";
defparam \inst13|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N50
dffeas \inst13|ram_read_addr[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[6] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N51
cyclonev_lcell_comb \inst13|Add4~29 (
// Equation(s):
// \inst13|Add4~29_sumout  = SUM(( \inst13|ram_read_addr [7] ) + ( GND ) + ( \inst13|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_read_addr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add4~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~29 .extended_lut = "off";
defparam \inst13|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N52
dffeas \inst13|ram_read_addr[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst13|Equal4~2_combout ),
	.sload(gnd),
	.ena(\inst13|ram_read_addr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_read_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_read_addr[7] .is_wysiwyg = "true";
defparam \inst13|ram_read_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N58
dffeas \inst13|ram_write_buffer[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[1]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[4] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N18
cyclonev_lcell_comb \inst7|B_DI[2]~feeder (
// Equation(s):
// \inst7|B_DI[2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
=======
	.combout(\inst|Add1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~64 .extended_lut = "off";
defparam \inst|Add1~64 .lut_mask = 64'h0437F0F00437F0F0;
defparam \inst|Add1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N0
cyclonev_lcell_comb \inst|Add1~67 (
// Equation(s):
// \inst|Add1~67_cout  = CARRY(( \inst|state.ex_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_sub~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst|Add1~67_cout ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~67 .extended_lut = "off";
defparam \inst|Add1~67 .lut_mask = 64'h0000000000000F0F;
defparam \inst|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N3
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))
// \inst|Add1~2  = CARRY(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))

	.dataa(!\inst|state.ex_sub~q ),
	.datab(!\inst|AC [0]),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~64_combout ),
	.datag(gnd),
	.cin(\inst|Add1~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(\inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000FF0000001333;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N6
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( (\inst|AC [1] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~69_combout  ) + ( \inst|Add1~2  ))
// \inst|Add1~6  = CARRY(( (\inst|AC [1] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~69_combout  ) + ( \inst|Add1~2  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst|Add1~69_combout ),
	.datag(gnd),
	.cin(\inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N9
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( (\inst|AC [2] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~70_combout  ) + ( \inst|Add1~6  ))
// \inst|Add1~10  = CARRY(( (\inst|AC [2] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~70_combout  ) + ( \inst|Add1~6  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst|Add1~70_combout ),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N12
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( (\inst|AC [3] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~71_combout  ) + ( \inst|Add1~10  ))
// \inst|Add1~14  = CARRY(( (\inst|AC [3] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~71_combout  ) + ( \inst|Add1~10  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [3]),
	.datae(gnd),
	.dataf(!\inst|Add1~71_combout ),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N15
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( (\inst|AC [4] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~72_combout  ) + ( \inst|Add1~14  ))
// \inst|Add1~18  = CARRY(( (\inst|AC [4] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~72_combout  ) + ( \inst|Add1~14  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|Add1~72_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst7|B_DI[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|B_DI[2]~feeder .extended_lut = "off";
defparam \inst7|B_DI[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst7|B_DI[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N20
dffeas \inst7|B_DI[2] (
	.clk(\inst11~combout ),
	.d(\inst7|B_DI[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[2] .is_wysiwyg = "true";
defparam \inst7|B_DI[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N27
cyclonev_lcell_comb \inst4|IO_COUNT[3] (
// Equation(s):
// \inst4|IO_COUNT [3] = ( \inst4|COUNT [3] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [3]) ) ) # ( !\inst4|COUNT [3] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [3]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [3]),
=======
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N57
cyclonev_lcell_comb \inst|Selector27~3 (
// Equation(s):
// \inst|Selector27~3_combout  = ( !\inst|IR [3] & ( \inst|state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[3] .extended_lut = "off";
defparam \inst4|IO_COUNT[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N39
cyclonev_lcell_comb \inst4|IO_BUS|dout[3]~3 (
// Equation(s):
// \inst4|IO_BUS|dout[3]~3_combout  = ( \inst3|TIMER_EN~0_combout  & ( \inst11~1_combout  & ( (!\inst4|IO_COUNT [3] & (!\inst|IO_WRITE_int~q  & (\inst|IR [1] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst4|IO_COUNT [3]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|IR [1]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst3|TIMER_EN~0_combout ),
	.dataf(!\inst11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[3]~3_combout ),
=======
defparam \inst|Selector27~3 .extended_lut = "off";
defparam \inst|Selector27~3 .lut_mask = 64'h00FF00FF00000000;
defparam \inst|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N27
cyclonev_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = ( \inst|Selector27~3_combout  & ( \inst|shifter|auto_generated|sbit_w[52]~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|shifter|auto_generated|sbit_w[52]~34_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[3]~3 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[3]~3 .lut_mask = 64'h0000000000000008;
defparam \inst4|IO_BUS|dout[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y18_N17
dffeas \inst7|B_DI[3] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
=======
defparam \inst|Selector23~0 .extended_lut = "off";
defparam \inst|Selector23~0 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N54
cyclonev_lcell_comb \inst4|IO_COUNT[4] (
// Equation(s):
// \inst4|IO_COUNT [4] = ( \inst4|COUNT [4] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [4]) ) ) # ( !\inst4|COUNT [4] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [4]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[4] .extended_lut = "off";
defparam \inst4|IO_COUNT[4] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N20
dffeas \inst7|B_DI[4] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst7|B_DI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[3] .is_wysiwyg = "true";
defparam \inst7|B_DI[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[22]~2 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[22]~2_combout  = ( \inst|AC [7] & ( (!\inst|IR [0] & (((\inst|AC [6])))) # (\inst|IR [0] & (((\inst|AC [5])) # (\inst|IR [4]))) ) ) # ( !\inst|AC [7] & ( (!\inst|IR [0] & (((\inst|AC [6])))) # (\inst|IR [0] & (!\inst|IR 
// [4] & (\inst|AC [5]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [5]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [6]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
=======
	.q(\inst7|B_DI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[4] .is_wysiwyg = "true";
defparam \inst7|B_DI[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N45
cyclonev_lcell_comb \IO_DATA[4]~4 (
// Equation(s):
// \IO_DATA[4]~4_combout  = ( \inst7|B_DI [4] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst4|IO_COUNT [4])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [4])))) ) ) # ( !\inst7|B_DI [4] & ( (!\inst|IO_WRITE_int~q  & 
// (\inst3|TIMER_EN~combout  & ((\inst4|IO_COUNT [4])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [4])))) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|AC [4]),
	.datad(!\inst4|IO_COUNT [4]),
	.datae(gnd),
	.dataf(!\inst7|B_DI [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .lut_mask = 64'h02F202F207F707F7;
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[18]~8 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[18]~8_combout  = ( \inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [2])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [1]))) ) ) # ( !\inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [2])))) # (\inst|IR [0] & (\inst|AC 
// [1] & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|AC [1]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
=======
defparam \IO_DATA[4]~4 .extended_lut = "off";
defparam \IO_DATA[4]~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \IO_DATA[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N0
cyclonev_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = ( \inst|Selector23~0_combout  & ( \IO_DATA[4]~4_combout  ) ) # ( !\inst|Selector23~0_combout  & ( \IO_DATA[4]~4_combout  & ( ((!\inst|Selector23~3_combout ) # ((\inst|Add1~17_sumout  & !\inst|WideOr3~0_combout ))) # 
// (\inst|state.ex_in2~q ) ) ) ) # ( \inst|Selector23~0_combout  & ( !\IO_DATA[4]~4_combout  ) ) # ( !\inst|Selector23~0_combout  & ( !\IO_DATA[4]~4_combout  & ( (!\inst|Selector23~3_combout ) # ((\inst|Add1~17_sumout  & !\inst|WideOr3~0_combout )) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|Selector23~3_combout ),
	.datac(!\inst|Add1~17_sumout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Selector23~0_combout ),
	.dataf(!\IO_DATA[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .lut_mask = 64'h33503350335F335F;
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[36]~9 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[36]~9_combout  = ( \inst|IR [1] & ( (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[18]~8_combout ))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[22]~2_combout )) ) ) # ( !\inst|IR [1] & ( 
// \inst|shifter|auto_generated|sbit_w[20]~7_combout  ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
=======
defparam \inst|Selector23~4 .extended_lut = "off";
defparam \inst|Selector23~4 .lut_mask = 64'hCFCCFFFFDFDDFFFF;
defparam \inst|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N39
cyclonev_lcell_comb \inst|WideOr3~2 (
// Equation(s):
// \inst|WideOr3~2_combout  = ( !\inst|state.ex_loadi~q  & ( !\inst|state.ex_shift~q  & ( (!\inst|state.ex_xor~q  & (\inst|state.init~q  & !\inst|state.ex_and~q )) ) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_loadi~q ),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .lut_mask = 64'h333333330F550F55;
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N17
dffeas \inst|IR[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[3] .is_wysiwyg = "true";
defparam \inst|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = ( \inst|state.ex_shift~q  & ( !\inst|IR [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~0_combout ),
=======
defparam \inst|WideOr3~2 .extended_lut = "off";
defparam \inst|WideOr3~2 .lut_mask = 64'h2020000000000000;
defparam \inst|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N54
cyclonev_lcell_comb \inst|AC[7]~0 (
// Equation(s):
// \inst|AC[7]~0_combout  = ( \inst|WideOr3~2_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (((!\inst|WideOr3~1_combout ) # (!\inst|WideOr3~0_combout )) # (\inst|state.ex_in2~q ))) ) ) # ( !\inst|WideOr3~2_combout  & ( 
// \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\inst|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|AC[7]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector20~0 .extended_lut = "off";
defparam \inst|Selector20~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[32]~10 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[32]~10_combout  = ( \inst|IR [4] & ( !\inst|IR [1] & ( (!\inst|IR [0] & ((\inst|AC [0]))) # (\inst|IR [0] & (\inst|AC [1])) ) ) ) # ( !\inst|IR [4] & ( !\inst|IR [1] & ( (!\inst|IR [0] & \inst|AC [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [1]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [0]),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [1]),
=======
defparam \inst|AC[7]~0 .extended_lut = "off";
defparam \inst|AC[7]~0 .lut_mask = 64'h0F0F0F0F0F0D0F0D;
defparam \inst|AC[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N2
dffeas \inst|AC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[4] .is_wysiwyg = "true";
defparam \inst|AC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N18
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( \inst|Add1~73_combout  ) + ( (\inst|AC [5] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~18  ))
// \inst|Add1~22  = CARRY(( \inst|Add1~73_combout  ) + ( (\inst|AC [5] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~18  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~73_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|shifter|auto_generated|sbit_w[32]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[32]~10 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[32]~10 .lut_mask = 64'h00F003F300000000;
defparam \inst|shifter|auto_generated|sbit_w[32]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[26]~1 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[26]~1_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [9]))) # (\inst|IR [4] & (\inst|AC [11])) ) ) # ( !\inst|IR [0] & ( \inst|AC [10] ) )

	.dataa(!\inst|AC [11]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [9]),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
=======
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N21
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( (\inst|AC [6] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~74_combout  ) + ( \inst|Add1~22  ))
// \inst|Add1~26  = CARRY(( (\inst|AC [6] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~74_combout  ) + ( \inst|Add1~22  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [6]),
	.datae(gnd),
	.dataf(!\inst|Add1~74_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .lut_mask = 64'h00FF00FF1D1D1D1D;
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[40]~3 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[40]~3_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[24]~0_combout )) # (\inst|IR [1] & (((!\inst|IR [4]) # 
// (\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[24]~0_combout )) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[26]~1_combout  & \inst|IR [4])))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N24
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( \inst|Add1~75_combout  ) + ( (\inst|AC [7] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~26  ))
// \inst|Add1~30  = CARRY(( \inst|Add1~75_combout  ) + ( (\inst|AC [7] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~26  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~75_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .lut_mask = 64'h2227222777277727;
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = ( \inst|IR [4] & ( \inst|IR [2] & ( (\inst|Selector20~0_combout  & \inst|shifter|auto_generated|sbit_w[40]~3_combout ) ) ) ) # ( !\inst|IR [4] & ( \inst|IR [2] & ( (\inst|Selector20~0_combout  & 
// \inst|shifter|auto_generated|sbit_w[32]~10_combout ) ) ) ) # ( \inst|IR [4] & ( !\inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[36]~9_combout  & \inst|Selector20~0_combout ) ) ) ) # ( !\inst|IR [4] & ( !\inst|IR [2] & ( 
// (\inst|shifter|auto_generated|sbit_w[36]~9_combout  & \inst|Selector20~0_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datab(!\inst|Selector20~0_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[32]~10_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~0_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[29]~17 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[29]~17_combout  = ( \inst|AC [14] & ( (!\inst|IR [0] & (((\inst|AC [13])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [12]))) ) ) # ( !\inst|AC [14] & ( (!\inst|IR [0] & (((\inst|AC [13])))) # (\inst|IR [0] & 
// (\inst|AC [12] & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|AC [12]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [13]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector23~0 .extended_lut = "off";
defparam \inst|Selector23~0 .lut_mask = 64'h1111111103030033;
defparam \inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \inst|Add1~72 (
// Equation(s):
// \inst|Add1~72_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [4])) # (\inst|state.ex_addi~q  & ((\inst|IR [4]))))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (!\inst|altsyncram_component|auto_generated|q_a [4])) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (((\inst|IR [4] & \inst|state.ex_addi~q )))) # (\inst|state.ex_sub~DUPLICATE_q  & (!\inst|altsyncram_component|auto_generated|q_a 
// [4])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|state.ex_sub~DUPLICATE_q ),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~72_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N33
cyclonev_lcell_comb \inst|Add1~78 (
// Equation(s):
// \inst|Add1~78_combout  = ( \inst|IR [10] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [10])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( !\inst|IR [10] & ( (!\inst|state.ex_sub~q  & (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [10]))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [10])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~78_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~72 .extended_lut = "off";
defparam \inst|Add1~72 .lut_mask = 64'h0A3A0A3A5A3A5A3A;
defparam \inst|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N15
cyclonev_lcell_comb \inst|Add1~71 (
// Equation(s):
// \inst|Add1~71_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [3]))) # (\inst|state.ex_addi~q  & (\inst|IR [3])))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [3])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|state.ex_addi~q  & (\inst|IR [3]))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [3])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~71 .extended_lut = "off";
defparam \inst|Add1~71 .lut_mask = 64'h57025702578A578A;
defparam \inst|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( (\inst|AC [2] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~70_combout  ) + ( \inst|Add1~6  ))
// \inst|Add1~10  = CARRY(( (\inst|AC [2] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~70_combout  ) + ( \inst|Add1~6  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst|Add1~70_combout ),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( (\inst|AC [3] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~71_combout  ) + ( \inst|Add1~10  ))
// \inst|Add1~14  = CARRY(( (\inst|AC [3] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~71_combout  ) + ( \inst|Add1~10  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [3]),
	.datae(gnd),
	.dataf(!\inst|Add1~71_combout ),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( (\inst|AC [4] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~72_combout  ) + ( \inst|Add1~14  ))
// \inst|Add1~18  = CARRY(( (\inst|AC [4] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~72_combout  ) + ( \inst|Add1~14  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|Add1~72_combout ),
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = ( \inst|state.ex_shift~q  & ( (\inst|IR [3] & \inst|IR [4]) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|IR [4]),
	.datac(gnd),
=======
defparam \inst|Add1~78 .extended_lut = "off";
defparam \inst|Add1~78 .lut_mask = 64'h0F200F205F705F70;
defparam \inst|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N46
dffeas \inst|PC[10]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N27
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))
// \inst|Add0~38  = CARRY(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))

	.dataa(!\inst|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N30
cyclonev_lcell_comb \inst|Add0~41 (
// Equation(s):
// \inst|Add0~41_sumout  = SUM(( \inst|PC[10]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~41 .extended_lut = "off";
defparam \inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N31
dffeas \inst|state.ex_istore2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_istore~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore2 .is_wysiwyg = "true";
defparam \inst|state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N15
cyclonev_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = ( \inst|IR [10] & ( ((!\inst|state.ex_istore2~q  & (!\inst|state.ex_iload~q  & !\inst|state.decode~q ))) # (\inst|altsyncram_component|auto_generated|q_a [10]) ) ) # ( !\inst|IR [10] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [10] & (((\inst|state.decode~q ) # (\inst|state.ex_iload~q )) # (\inst|state.ex_istore2~q ))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.ex_iload~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~0 .extended_lut = "off";
defparam \inst|Selector1~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \inst|PC_stack[9][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N3
cyclonev_lcell_comb \inst|PC_stack[8][10]~feeder (
// Equation(s):
// \inst|PC_stack[8][10]~feeder_combout  = ( \inst|PC_stack[9][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N5
dffeas \inst|PC_stack[8][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][10]~feeder_combout ),
	.asdata(\inst|PC_stack[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N0
cyclonev_lcell_comb \inst|PC_stack[7][10]~feeder (
// Equation(s):
// \inst|PC_stack[7][10]~feeder_combout  = \inst|PC_stack[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][10]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector27~1_combout ),
=======
	.combout(\inst|PC_stack[7][10]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector27~1 .extended_lut = "off";
defparam \inst|Selector27~1 .lut_mask = 64'h0000000011111111;
defparam \inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N45
cyclonev_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = ( \inst|AC [4] & ( \inst|altsyncram_component|auto_generated|q_a [4] & ( (((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q )) # (\inst|state.ex_and~DUPLICATE_q ) ) ) ) # ( \inst|AC [4] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( ((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|state.ex_and~DUPLICATE_q ),
	.datab(!\inst|WideOr3~2_combout ),
	.datac(!\inst|WideOr3~3_combout ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~1 .extended_lut = "off";
defparam \inst|Selector23~1 .lut_mask = 64'h000003FF000057FF;
defparam \inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N21
cyclonev_lcell_comb \inst4|Add0~29 (
=======
defparam \inst|PC_stack[7][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N2
dffeas \inst|PC_stack[7][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][10]~feeder_combout ),
	.asdata(\inst|PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N54
cyclonev_lcell_comb \inst|PC_stack[6][10]~feeder (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[6][10]~feeder_combout  = \inst|PC_stack[7][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X46_Y20_N23
dffeas \inst4|COUNT[8] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
=======
// Location: FF_X47_Y25_N56
dffeas \inst|PC_stack[6][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][10]~feeder_combout ),
	.asdata(\inst|PC_stack[5][10]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][10] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \inst4|Add0~33 (
=======
// Location: MLABCELL_X47_Y25_N57
cyclonev_lcell_comb \inst|PC_stack[5][10]~feeder (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[5][10]~feeder_combout  = \inst|PC_stack[6][10]~q 

	.dataa(!\inst|PC_stack[6][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X46_Y20_N25
dffeas \inst4|COUNT[9] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
=======
// Location: FF_X47_Y25_N58
dffeas \inst|PC_stack[5][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][10]~feeder_combout ),
	.asdata(\inst|PC_stack[4][10]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][10] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y20_N27
cyclonev_lcell_comb \inst4|Add0~37 (
=======
// Location: MLABCELL_X47_Y25_N21
cyclonev_lcell_comb \inst|PC_stack[4][10]~feeder (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[4][10]~feeder_combout  = \inst|PC_stack[5][10]~q 

	.dataa(!\inst|PC_stack[5][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X46_Y20_N29
dffeas \inst4|COUNT[10] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
=======
// Location: FF_X47_Y25_N23
dffeas \inst|PC_stack[4][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][10]~feeder_combout ),
	.asdata(\inst|PC_stack[3][10]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][10] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y20_N30
cyclonev_lcell_comb \inst4|Add0~41 (
// Equation(s):
// \inst4|Add0~41_sumout  = SUM(( \inst4|COUNT[11]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~38  ))
// \inst4|Add0~42  = CARRY(( \inst4|COUNT[11]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT[11]~DUPLICATE_q ),
=======
// Location: MLABCELL_X47_Y25_N45
cyclonev_lcell_comb \inst|PC_stack[3][10]~feeder (
// Equation(s):
// \inst|PC_stack[3][10]~feeder_combout  = \inst|PC_stack[4][10]~q 

	.dataa(!\inst|PC_stack[4][10]~q ),
	.datab(gnd),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X46_Y20_N32
dffeas \inst4|COUNT[11]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
=======
// Location: FF_X47_Y25_N47
dffeas \inst|PC_stack[3][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][10]~feeder_combout ),
	.asdata(\inst|PC_stack[2][10]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[11]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N33
cyclonev_lcell_comb \inst4|Add0~45 (
=======
	.q(\inst|PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N18
cyclonev_lcell_comb \inst|PC_stack[2][10]~feeder (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[2][10]~feeder_combout  = \inst|PC_stack[3][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X46_Y20_N35
dffeas \inst4|COUNT[12] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
=======
// Location: FF_X47_Y25_N20
dffeas \inst|PC_stack[2][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][10]~feeder_combout ),
	.asdata(\inst|PC_stack[1][10]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][10] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y19_N15
cyclonev_lcell_comb \inst4|IO_COUNT[12] (
// Equation(s):
// \inst4|IO_COUNT [12] = ( \inst4|COUNT [12] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [12]) ) ) # ( !\inst4|COUNT [12] & ( (\inst4|IO_COUNT [12] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [12]),
	.datad(!\inst3|TIMER_EN~combout ),
=======
// Location: MLABCELL_X47_Y25_N42
cyclonev_lcell_comb \inst|PC_stack[1][10]~feeder (
// Equation(s):
// \inst|PC_stack[1][10]~feeder_combout  = \inst|PC_stack[2][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][10]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[12] .extended_lut = "off";
defparam \inst4|IO_COUNT[12] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N9
cyclonev_lcell_comb \inst4|IO_BUS|dout[12]~12 (
// Equation(s):
// \inst4|IO_BUS|dout[12]~12_combout  = ( !\inst|IO_WRITE_int~q  & ( !\inst4|IO_COUNT [12] & ( (\inst3|TIMER_EN~0_combout  & (\inst11~1_combout  & (\inst11~0_combout  & \inst|IR [1]))) ) ) )

	.dataa(!\inst3|TIMER_EN~0_combout ),
	.datab(!\inst11~1_combout ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst4|IO_COUNT [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_BUS|dout[12]~12 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[12]~12 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N31
dffeas \inst4|COUNT[11] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[11] .is_wysiwyg = "true";
defparam \inst4|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N54
cyclonev_lcell_comb \inst4|IO_COUNT[11] (
// Equation(s):
// \inst4|IO_COUNT [11] = ( \inst4|COUNT [11] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [11]) ) ) # ( !\inst4|COUNT [11] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [11]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [11]),
=======
defparam \inst|PC_stack[1][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N43
dffeas \inst|PC_stack[1][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][10]~feeder_combout ),
	.asdata(\inst|PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N42
cyclonev_lcell_comb \inst|PC_stack[0][10]~feeder (
// Equation(s):
// \inst|PC_stack[0][10]~feeder_combout  = \inst|PC_stack[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N43
dffeas \inst|PC_stack[0][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][10]~feeder_combout ),
	.asdata(\inst|PC[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N45
cyclonev_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = ( \inst|PC_stack[0][10]~q  & ( ((!\inst|state.fetch~q  & ((\inst|Selector1~0_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~41_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][10]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q  & ((\inst|Selector1~0_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~41_sumout )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~41_sumout ),
	.datad(!\inst|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~1 .extended_lut = "off";
defparam \inst|Selector1~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N47
dffeas \inst|PC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10] .is_wysiwyg = "true";
defparam \inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N21
cyclonev_lcell_comb \inst|next_mem_addr[10]~10 (
// Equation(s):
// \inst|next_mem_addr[10]~10_combout  = ( \inst|IR [10] & ( (!\inst|state.fetch~q  & (((\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~q  & (((\inst|PC [10])))) ) ) # ( !\inst|IR [10] & ( 
// (!\inst|state.fetch~q  & (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [10]))) # (\inst|state.fetch~q  & (((\inst|PC [10])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst|PC [10]),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[10]~10_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[11] .extended_lut = "off";
defparam \inst4|IO_COUNT[11] .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst4|IO_COUNT[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N9
cyclonev_lcell_comb \inst4|IO_BUS|dout[11]~11 (
// Equation(s):
// \inst4|IO_BUS|dout[11]~11_combout  = ( !\inst4|IO_COUNT [11] & ( \inst11~0_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst11~1_combout  & (\inst|IR [1] & \inst3|TIMER_EN~0_combout ))) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst11~1_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(!\inst4|IO_COUNT [11]),
	.dataf(!\inst11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[11]~11_combout ),
=======
defparam \inst|next_mem_addr[10]~10 .extended_lut = "off";
defparam \inst|next_mem_addr[10]~10 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \inst|next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [14],\inst|AC [10],\inst|AC [9],\inst|AC [4],\inst|AC [1]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "RAINBOWTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_at24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A3003E00080000083";
// synopsys translate_on

// Location: FF_X51_Y23_N20
dffeas \inst|IR[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[9] .is_wysiwyg = "true";
defparam \inst|IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N18
cyclonev_lcell_comb \inst|Add1~77 (
// Equation(s):
// \inst|Add1~77_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & ((\inst|altsyncram_component|auto_generated|q_a [9])))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [9])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|IR [9]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~77_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[11]~11 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[11]~11 .lut_mask = 64'h0000000000020000;
defparam \inst4|IO_BUS|dout[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N6
cyclonev_lcell_comb \inst13|BUS_Switcher|din[11]~11 (
// Equation(s):
// \inst13|BUS_Switcher|din[11]~11_combout  = ( \inst4|IO_BUS|dout[11]~11_combout  & ( (!\inst|IO_WRITE_int~q ) # ((\inst|io_bus|dout[0]~0_combout  & !\inst11~combout )) ) ) # ( !\inst4|IO_BUS|dout[11]~11_combout  & ( (!\inst|IO_WRITE_int~q ) # 
// ((!\inst11~combout  & ((!\inst7|IO_BUS|dout[11]~2_combout ) # (\inst|io_bus|dout[0]~0_combout )))) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst11~combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst7|IO_BUS|dout[11]~2_combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_BUS|dout[11]~11_combout ),
=======
defparam \inst|Add1~77 .extended_lut = "off";
defparam \inst|Add1~77 .lut_mask = 64'h05270527FF00FF00;
defparam \inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N27
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( (\inst|AC [8] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~76_combout  ) + ( \inst|Add1~30  ))
// \inst|Add1~34  = CARRY(( (\inst|AC [8] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~76_combout  ) + ( \inst|Add1~30  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|Add1~76_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|BUS_Switcher|din[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|BUS_Switcher|din[11]~11 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[11]~11 .lut_mask = 64'hFCF4FCF4F4F4F4F4;
defparam \inst13|BUS_Switcher|din[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N8
dffeas \inst13|ram_write_buffer[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|BUS_Switcher|din[11]~11_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[11] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N57
cyclonev_lcell_comb \inst13|BUS_Switcher|din[12]~12 (
// Equation(s):
// \inst13|BUS_Switcher|din[12]~12_combout  = ( \inst4|IO_BUS|dout[12]~12_combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst11~combout  & \inst|io_bus|dout[0]~0_combout )) ) ) # ( !\inst4|IO_BUS|dout[12]~12_combout  & ( (!\inst|IO_WRITE_int~q ) # 
// ((!\inst11~combout  & ((!\inst7|IO_BUS|dout[12]~4_combout ) # (\inst|io_bus|dout[0]~0_combout )))) ) )

	.dataa(!\inst11~combout ),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst7|IO_BUS|dout[12]~4_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst4|IO_BUS|dout[12]~12_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N30
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( (\inst|AC [9] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~77_combout  ) + ( \inst|Add1~34  ))
// \inst|Add1~38  = CARRY(( (\inst|AC [9] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~77_combout  ) + ( \inst|Add1~34  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [9]),
	.datae(gnd),
	.dataf(!\inst|Add1~77_combout ),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N33
cyclonev_lcell_comb \inst|Add1~41 (
// Equation(s):
// \inst|Add1~41_sumout  = SUM(( \inst|Add1~78_combout  ) + ( (\inst|AC [10] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~38  ))
// \inst|Add1~42  = CARRY(( \inst|Add1~78_combout  ) + ( (\inst|AC [10] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~38  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~78_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|BUS_Switcher|din[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|BUS_Switcher|din[12]~12 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[12]~12 .lut_mask = 64'hFFA2FFA2FF22FF22;
defparam \inst13|BUS_Switcher|din[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N58
dffeas \inst13|ram_write_buffer[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|BUS_Switcher|din[12]~12_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[12] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N53
dffeas \inst|state.ex_sub (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state~35_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub .is_wysiwyg = "true";
defparam \inst|state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N12
cyclonev_lcell_comb \inst|Add1~82 (
// Equation(s):
// \inst|Add1~82_combout  = ( \inst|IR [10] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [14])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [14])))) ) ) # ( !\inst|IR [10] & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_add~q  & (!\inst|state.ex_addi~q  & \inst|altsyncram_component|auto_generated|q_a [14]))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [14])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~82_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~41_sumout ),
	.cout(\inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~41 .extended_lut = "off";
defparam \inst|Add1~41 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[20]~7 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[20]~7_combout  = ( \inst|IR [4] & ( (!\inst|IR [0] & ((\inst|AC [4]))) # (\inst|IR [0] & (\inst|AC [5])) ) ) # ( !\inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [4])) # (\inst|IR [0] & ((\inst|AC [3]))) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|AC [4]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .lut_mask = 64'h330F330F33553355;
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[22]~2 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[22]~2_combout  = ( \inst|AC [6] & ( \inst|AC [7] & ( ((!\inst|IR [0]) # (\inst|AC [5])) # (\inst|IR [4]) ) ) ) # ( !\inst|AC [6] & ( \inst|AC [7] & ( (\inst|IR [0] & ((\inst|AC [5]) # (\inst|IR [4]))) ) ) ) # ( \inst|AC 
// [6] & ( !\inst|AC [7] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & \inst|AC [5])) ) ) ) # ( !\inst|AC [6] & ( !\inst|AC [7] & ( (!\inst|IR [4] & (\inst|IR [0] & \inst|AC [5])) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [5]),
	.datad(gnd),
	.datae(!\inst|AC [6]),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~82 .extended_lut = "off";
defparam \inst|Add1~82 .lut_mask = 64'h0F400F403F703F70;
defparam \inst|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N15
cyclonev_lcell_comb \inst|Add1~81 (
// Equation(s):
// \inst|Add1~81_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [10]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [13] & ( ((\inst|state.ex_addi~q  & \inst|IR [10])) # (\inst|state.ex_sub~DUPLICATE_q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|state.ex_sub~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~81_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .lut_mask = 64'h0202CECE1313DFDF;
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[24]~0 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[24]~0_combout  = ( \inst|AC [7] & ( (!\inst|IR [0] & (((\inst|AC [8])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [9])))) ) ) # ( !\inst|AC [7] & ( (!\inst|IR [0] & (((\inst|AC [8])))) # (\inst|IR [0] & (\inst|IR 
// [4] & (\inst|AC [9]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [9]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~81 .extended_lut = "off";
defparam \inst|Add1~81 .lut_mask = 64'h03FF03FF47004700;
defparam \inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \inst|Add1~80 (
// Equation(s):
// \inst|Add1~80_combout  = ( \inst|state.ex_sub~DUPLICATE_q  & ( !\inst|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\inst|state.ex_sub~DUPLICATE_q  & ( (!\inst|state.ex_addi~q  & (((\inst|altsyncram_component|auto_generated|q_a [12] & 
// \inst|state.ex_add~q )))) # (\inst|state.ex_addi~q  & (\inst|IR [10])) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~80_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[38]~27 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[38]~27_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) # (\inst|IR [1] & (((\inst|IR [4])) # 
// (\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) # (\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[20]~7_combout  & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~80 .extended_lut = "off";
defparam \inst|Add1~80 .lut_mask = 64'h111D111DF0F0F0F0;
defparam \inst|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N48
cyclonev_lcell_comb \inst|Add1~79 (
// Equation(s):
// \inst|Add1~79_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [11]))) # (\inst|state.ex_addi~q  & (\inst|IR [10])))) # (\inst|state.ex_sub~DUPLICATE_q  
// & (((!\inst|altsyncram_component|auto_generated|q_a [11])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|IR [10] & (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [11])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|IR [10]),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~79_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[38]~27 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[38]~27 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \inst|shifter|auto_generated|sbit_w[38]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N21
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[46]~26 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[46]~26_combout  = ( \inst|AC [15] & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[30]~5_combout )))) # (\inst|IR [1] & (((\inst|IR [4])) # (\inst|shifter|auto_generated|sbit_w[28]~4_combout ))) ) ) # ( 
// !\inst|AC [15] & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[30]~5_combout )))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[28]~4_combout  & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~79 .extended_lut = "off";
defparam \inst|Add1~79 .lut_mask = 64'h5702570257A257A2;
defparam \inst|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \inst|Add1~78 (
// Equation(s):
// \inst|Add1~78_combout  = ( \inst|state.ex_addi~q  & ( \inst|state.ex_sub~DUPLICATE_q  & ( !\inst|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\inst|state.ex_addi~q  & ( \inst|state.ex_sub~DUPLICATE_q  & ( 
// !\inst|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( \inst|state.ex_addi~q  & ( !\inst|state.ex_sub~DUPLICATE_q  & ( \inst|IR [10] ) ) ) # ( !\inst|state.ex_addi~q  & ( !\inst|state.ex_sub~DUPLICATE_q  & ( 
// (\inst|altsyncram_component|auto_generated|q_a [10] & \inst|state.ex_add~q ) ) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst|state.ex_add~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_addi~q ),
	.dataf(!\inst|state.ex_sub~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~78_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[46]~26 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[46]~26 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \inst|shifter|auto_generated|sbit_w[46]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[58]~28 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[58]~28_combout  = ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[42]~25_combout )))) # (\inst|IR [2] & 
// (((\inst|shifter|auto_generated|sbit_w[38]~27_combout )) # (\inst|IR [4]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[42]~25_combout )))) # (\inst|IR [2] & (!\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[38]~27_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[58]~28_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~78 .extended_lut = "off";
defparam \inst|Add1~78 .lut_mask = 64'h03035555CCCCCCCC;
defparam \inst|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \inst|Add1~77 (
// Equation(s):
// \inst|Add1~77_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [9]))) # (\inst|state.ex_addi~q  & (\inst|IR [9])))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [9])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|IR [9] & ((\inst|state.ex_addi~q )))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\inst|IR [9]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst|state.ex_sub~DUPLICATE_q ),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~77_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[58]~28 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[58]~28 .lut_mask = 64'h330A330A335F335F;
defparam \inst|shifter|auto_generated|sbit_w[58]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[18]~8 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[18]~8_combout  = ( \inst|AC [2] & ( \inst|AC [3] & ( ((!\inst|IR [0]) # (\inst|AC [1])) # (\inst|IR [4]) ) ) ) # ( !\inst|AC [2] & ( \inst|AC [3] & ( (\inst|IR [0] & ((\inst|AC [1]) # (\inst|IR [4]))) ) ) ) # ( \inst|AC 
// [2] & ( !\inst|AC [3] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & \inst|AC [1])) ) ) ) # ( !\inst|AC [2] & ( !\inst|AC [3] & ( (!\inst|IR [4] & (\inst|IR [0] & \inst|AC [1])) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [1]),
	.datad(gnd),
	.datae(!\inst|AC [2]),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~77 .extended_lut = "off";
defparam \inst|Add1~77 .lut_mask = 64'h0C5C0C5C3C5C3C5C;
defparam \inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N57
cyclonev_lcell_comb \inst|Add1~76 (
// Equation(s):
// \inst|Add1~76_combout  = ( \inst|IR [8] & ( (!\inst|state.ex_sub~DUPLICATE_q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [8])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [8])))) ) ) # ( !\inst|IR [8] & ( (!\inst|state.ex_sub~DUPLICATE_q  & (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [8]))) # 
// (\inst|state.ex_sub~DUPLICATE_q  & (((!\inst|altsyncram_component|auto_generated|q_a [8])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\inst|IR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~76_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .lut_mask = 64'h0202CECE1313DFDF;
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[34]~29 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[34]~29_combout  = ( \inst|shifter|auto_generated|sbit_w[20]~7_combout  & ( \inst|IR [0] & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[18]~8_combout )) # (\inst|IR [1] & ((\inst|IR [4]))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[20]~7_combout  & ( \inst|IR [0] & ( (\inst|shifter|auto_generated|sbit_w[18]~8_combout  & !\inst|IR [1]) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[20]~7_combout  & ( !\inst|IR [0] & ( (!\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[18]~8_combout )) # (\inst|IR [1] & (((\inst|IR [4]) # (\inst|AC [0])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[20]~7_combout  & ( !\inst|IR [0] & ( (!\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[18]~8_combout )) # (\inst|IR [1] & (((\inst|AC [0] & !\inst|IR [4])))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|AC [0]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[34]~29_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~76 .extended_lut = "off";
defparam \inst|Add1~76 .lut_mask = 64'h55085508772A772A;
defparam \inst|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N21
cyclonev_lcell_comb \inst|Add1~75 (
// Equation(s):
// \inst|Add1~75_combout  = ( \inst|state.ex_addi~q  & ( \inst|state.ex_sub~DUPLICATE_q  & ( !\inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\inst|state.ex_addi~q  & ( \inst|state.ex_sub~DUPLICATE_q  & ( 
// !\inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( \inst|state.ex_addi~q  & ( !\inst|state.ex_sub~DUPLICATE_q  & ( \inst|IR [7] ) ) ) # ( !\inst|state.ex_addi~q  & ( !\inst|state.ex_sub~DUPLICATE_q  & ( 
// (\inst|altsyncram_component|auto_generated|q_a [7] & \inst|state.ex_add~q ) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|IR [7]),
	.datad(gnd),
	.datae(!\inst|state.ex_addi~q ),
	.dataf(!\inst|state.ex_sub~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~75_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[34]~29 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[34]~29 .lut_mask = 64'h4744477744444477;
defparam \inst|shifter|auto_generated|sbit_w[34]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N42
cyclonev_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = ( \inst|shifter|auto_generated|sbit_w[34]~29_combout  & ( (!\inst|IR [4] & ((!\inst|IR [2]))) # (\inst|IR [4] & (\inst|AC [15])) ) ) # ( !\inst|shifter|auto_generated|sbit_w[34]~29_combout  & ( (\inst|IR [4] & \inst|AC [15]) 
// ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(!\inst|shifter|auto_generated|sbit_w[34]~29_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~75 .extended_lut = "off";
defparam \inst|Add1~75 .lut_mask = 64'h11110F0FAAAAAAAA;
defparam \inst|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \inst|Add1~74 (
// Equation(s):
// \inst|Add1~74_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [6]))) # (\inst|state.ex_addi~q  & (\inst|IR [6])))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [6])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|IR [6] & (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\inst|IR [6]),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~DUPLICATE_q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~74_combout ),
=======
defparam \inst|Selector17~0 .extended_lut = "off";
defparam \inst|Selector17~0 .lut_mask = 64'h1111B1B11111B1B1;
defparam \inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N36
cyclonev_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = ( \inst|Selector17~0_combout  & ( (\inst|state.ex_shift~q  & ((\inst|shifter|auto_generated|sbit_w[58]~28_combout ) # (\inst|IR [3]))) ) ) # ( !\inst|Selector17~0_combout  & ( (!\inst|IR [3] & 
// (\inst|shifter|auto_generated|sbit_w[58]~28_combout  & \inst|state.ex_shift~q )) ) )

	.dataa(gnd),
	.datab(!\inst|IR [3]),
	.datac(!\inst|shifter|auto_generated|sbit_w[58]~28_combout ),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~74 .extended_lut = "off";
defparam \inst|Add1~74 .lut_mask = 64'h1F101F101FD01FD0;
defparam \inst|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N12
cyclonev_lcell_comb \inst|Add1~73 (
// Equation(s):
// \inst|Add1~73_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [5])) # (\inst|state.ex_addi~q  & ((\inst|IR [5]))))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [5])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|state.ex_addi~q  & ((\inst|IR [5])))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [5])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst|IR [5]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~73_combout ),
=======
defparam \inst|Selector17~1 .extended_lut = "off";
defparam \inst|Selector17~1 .lut_mask = 64'h000C000C003F003F;
defparam \inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N33
cyclonev_lcell_comb \inst|Selector17~2 (
// Equation(s):
// \inst|Selector17~2_combout  = ( \inst|AC [10] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|AC [10] & ( 
// \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( \inst|AC [10] & ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.ex_xor~q  & 
// !\inst|state.ex_or~q ) ) ) ) # ( !\inst|AC [10] & ( !\inst|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|AC [10]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~73 .extended_lut = "off";
defparam \inst|Add1~73 .lut_mask = 64'h50725072587A587A;
defparam \inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( (\inst|AC [5] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~73_combout  ) + ( \inst|Add1~18  ))
// \inst|Add1~22  = CARRY(( (\inst|AC [5] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~73_combout  ) + ( \inst|Add1~18  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [5]),
	.datae(gnd),
	.dataf(!\inst|Add1~73_combout ),
=======
defparam \inst|Selector17~2 .extended_lut = "off";
defparam \inst|Selector17~2 .lut_mask = 64'hFFFFA0A08080C000;
defparam \inst|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N30
cyclonev_lcell_comb \inst4|IO_COUNT[10] (
// Equation(s):
// \inst4|IO_COUNT [10] = ( \inst4|COUNT [10] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [10]) ) ) # ( !\inst4|COUNT [10] & ( (\inst4|IO_COUNT [10] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [10]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [10]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( \inst|Add1~74_combout  ) + ( (\inst|AC [6] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~22  ))
// \inst|Add1~26  = CARRY(( \inst|Add1~74_combout  ) + ( (\inst|AC [6] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~22  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~74_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [6]),
=======
	.combout(\inst4|IO_COUNT [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[10] .extended_lut = "off";
defparam \inst4|IO_COUNT[10] .lut_mask = 64'h03030303F3F3F3F3;
defparam \inst4|IO_COUNT[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N48
cyclonev_lcell_comb \IO_DATA[10]~10 (
// Equation(s):
// \IO_DATA[10]~10_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & ((\inst4|IO_COUNT [10]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [10])) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|AC [10] & \inst|IO_WRITE_int~q ) ) )

	.dataa(!\inst|AC [10]),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [10]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( (\inst|AC [7] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~75_combout  ) + ( \inst|Add1~26  ))
// \inst|Add1~30  = CARRY(( (\inst|AC [7] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~75_combout  ) + ( \inst|Add1~26  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [7]),
	.datae(gnd),
	.dataf(!\inst|Add1~75_combout ),
=======
	.combout(\IO_DATA[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~10 .extended_lut = "off";
defparam \IO_DATA[10]~10 .lut_mask = 64'h005500550F550F55;
defparam \IO_DATA[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N24
cyclonev_lcell_comb \inst|Selector17~3 (
// Equation(s):
// \inst|Selector17~3_combout  = ( \IO_DATA[10]~10_combout  & ( (\inst|Selector17~2_combout  & (!\inst|state.ex_in2~q  & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10])))) ) ) # ( !\IO_DATA[10]~10_combout  & ( (\inst|Selector17~2_combout  & 
// ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10]))) ) )

	.dataa(!\inst|Selector17~2_combout ),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\IO_DATA[10]~10_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( \inst|Add1~76_combout  ) + ( (\inst|AC [8] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~30  ))
// \inst|Add1~34  = CARRY(( \inst|Add1~76_combout  ) + ( (\inst|AC [8] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~30  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~76_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [8]),
=======
	.combout(\inst|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~3 .extended_lut = "off";
defparam \inst|Selector17~3 .lut_mask = 64'h5544554450405040;
defparam \inst|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N39
cyclonev_lcell_comb \inst|Selector17~4 (
// Equation(s):
// \inst|Selector17~4_combout  = ( \inst|Selector17~3_combout  & ( ((!\inst|WideOr3~0_combout  & \inst|Add1~41_sumout )) # (\inst|Selector17~1_combout ) ) ) # ( !\inst|Selector17~3_combout  )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(gnd),
	.datac(!\inst|Add1~41_sumout ),
	.datad(!\inst|Selector17~1_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector17~3_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( \inst|Add1~77_combout  ) + ( (\inst|AC [9] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~34  ))
// \inst|Add1~38  = CARRY(( \inst|Add1~77_combout  ) + ( (\inst|AC [9] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~34  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~77_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
=======
	.combout(\inst|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~4 .extended_lut = "off";
defparam \inst|Selector17~4 .lut_mask = 64'hFFFFFFFF0AFF0AFF;
defparam \inst|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N41
dffeas \inst|AC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[10] .is_wysiwyg = "true";
defparam \inst|AC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[25]~13 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[25]~13_combout  = ( \inst|AC [10] & ( (!\inst|IR [0] & (((\inst|AC [9])))) # (\inst|IR [0] & (((\inst|AC [8])) # (\inst|IR [4]))) ) ) # ( !\inst|AC [10] & ( (!\inst|IR [0] & (((\inst|AC [9])))) # (\inst|IR [0] & 
// (!\inst|IR [4] & ((\inst|AC [8])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [9]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \inst|Add1~41 (
// Equation(s):
// \inst|Add1~41_sumout  = SUM(( \inst|Add1~78_combout  ) + ( (\inst|AC [10] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~38  ))
// \inst|Add1~42  = CARRY(( \inst|Add1~78_combout  ) + ( (\inst|AC [10] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~38  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~78_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
=======
	.combout(\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .lut_mask = 64'h303A303A353F353F;
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[43]~32 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[43]~32_combout  = ( \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[27]~14_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[29]~17_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[27]~14_combout )))) # (\inst|IR [1] & (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[29]~17_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~41_sumout ),
	.cout(\inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~41 .extended_lut = "off";
defparam \inst|Add1~41 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_sumout  = SUM(( (\inst|AC [11] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~79_combout  ) + ( \inst|Add1~42  ))
// \inst|Add1~46  = CARRY(( (\inst|AC [11] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~79_combout  ) + ( \inst|Add1~42  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|Add1~79_combout ),
=======
	.combout(\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[43]~32 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[43]~32 .lut_mask = 64'h0F110FBB0F110FBB;
defparam \inst|shifter|auto_generated|sbit_w[43]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[17]~23 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[17]~23_combout  = ( \inst|AC [0] & ( (!\inst|IR [0] & (((\inst|AC [1])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [2])))) ) ) # ( !\inst|AC [0] & ( (!\inst|IR [0] & (((\inst|AC [1])))) # (\inst|IR [0] & 
// (\inst|IR [4] & (\inst|AC [2]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|AC [1]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~42 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~45_sumout ),
	.cout(\inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~45 .extended_lut = "off";
defparam \inst|Add1~45 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \inst|Add1~49 (
// Equation(s):
// \inst|Add1~49_sumout  = SUM(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~46  ))
// \inst|Add1~50  = CARRY(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~46  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~80_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
=======
	.combout(\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[17]~23 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[17]~23 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \inst|shifter|auto_generated|sbit_w[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N27
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[19]~20 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[19]~20_combout  = ( \inst|AC [4] & ( (!\inst|IR [0] & (((\inst|AC [3])))) # (\inst|IR [0] & (((\inst|AC [2])) # (\inst|IR [4]))) ) ) # ( !\inst|AC [4] & ( (!\inst|IR [0] & (((\inst|AC [3])))) # (\inst|IR [0] & 
// (!\inst|IR [4] & (\inst|AC [2]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [4]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~46 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~49_sumout ),
	.cout(\inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~49 .extended_lut = "off";
defparam \inst|Add1~49 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \inst|Add1~53 (
// Equation(s):
// \inst|Add1~53_sumout  = SUM(( \inst|Add1~81_combout  ) + ( (\inst|AC [13] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~50  ))
// \inst|Add1~54  = CARRY(( \inst|Add1~81_combout  ) + ( (\inst|AC [13] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~50  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~81_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(\inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~53_sumout ),
	.cout(\inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~53 .extended_lut = "off";
defparam \inst|Add1~53 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \inst|Add1~57 (
// Equation(s):
// \inst|Add1~57_sumout  = SUM(( (\inst|AC [14] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~82_combout  ) + ( \inst|Add1~54  ))
// \inst|Add1~58  = CARRY(( (\inst|AC [14] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~82_combout  ) + ( \inst|Add1~54  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst|Add1~82_combout ),
	.datag(gnd),
	.cin(\inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~57_sumout ),
	.cout(\inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~57 .extended_lut = "off";
defparam \inst|Add1~57 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = ( \inst|state.ex_shift~q  & ( !\inst|IR [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~5_combout ),
=======
	.combout(\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[19]~20 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[19]~20 .lut_mask = 64'h0F220F220F770F77;
defparam \inst|shifter|auto_generated|sbit_w[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[35]~31 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[35]~31_combout  = ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[19]~20_combout )))) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[17]~23_combout )) # (\inst|IR [4]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[19]~20_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[17]~23_combout ))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[35]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[35]~31 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[35]~31 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \inst|shifter|auto_generated|sbit_w[35]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~40 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~40_combout  = ( \inst|shifter|auto_generated|sbit_w[35]~31_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[39]~30_combout )))) # (\inst|IR [2] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[43]~32_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[35]~31_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[39]~30_combout )))) # (\inst|IR [2] & (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[43]~32_combout )))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[39]~30_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[35]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~40_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~5 .extended_lut = "off";
defparam \inst|Selector12~5 .lut_mask = 64'h00000000FF00FF00;
defparam \inst|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \inst|Selector12~6 (
// Equation(s):
// \inst|Selector12~6_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( \inst|AC [15] & ( (\inst|WideOr3~1_combout  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [15] & 
// ( \inst|AC [15] & ( (!\inst|state.ex_xor~q  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ))) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|AC [15] & ( (!\inst|state.ex_xor~q  & (\inst|WideOr3~1_combout  & ((!\inst|IR 
// [10]) # (!\inst|state.ex_loadi~DUPLICATE_q )))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|AC [15] & ( (!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ) ) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|WideOr3~1_combout ),
	.datad(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~6_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[55]~40 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~40 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \inst|shifter|auto_generated|sbit_w[55]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N33
cyclonev_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = ( \inst|AC [7] & ( ((\inst|state.ex_loadi~q  & \inst|IR [7])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [7] & ( (\inst|state.ex_loadi~q  & \inst|IR [7]) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|IR [7]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~6 .extended_lut = "off";
defparam \inst|Selector12~6 .lut_mask = 64'hFFAA0C08CC880F0A;
defparam \inst|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N36
cyclonev_lcell_comb \inst4|Add0~49 (
// Equation(s):
// \inst4|Add0~49_sumout  = SUM(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))
// \inst4|Add0~50  = CARRY(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))

	.dataa(!\inst4|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
defparam \inst|Selector20~1 .extended_lut = "off";
defparam \inst|Selector20~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \inst|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N12
cyclonev_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = ( \inst|WideOr3~1_combout  & ( !\inst|Selector20~1_combout  & ( (!\inst|AC [7] & (((!\inst|state.ex_xor~q ) # (!\inst|altsyncram_component|auto_generated|q_a [7])))) # (\inst|AC [7] & 
// ((!\inst|altsyncram_component|auto_generated|q_a [7] & ((!\inst|state.ex_xor~q ))) # (\inst|altsyncram_component|auto_generated|q_a [7] & (!\inst|state.ex_and~q )))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|Selector20~1_combout  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [7] & ((!\inst|AC [7]) # (!\inst|state.ex_xor~q ))) ) ) )

	.dataa(!\inst|AC [7]),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|Selector20~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~46 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst4|Add0~49_sumout ),
	.cout(\inst4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~49 .extended_lut = "off";
defparam \inst4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N38
dffeas \inst4|COUNT[13] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[13] .is_wysiwyg = "true";
defparam \inst4|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N39
cyclonev_lcell_comb \inst4|Add0~53 (
// Equation(s):
// \inst4|Add0~53_sumout  = SUM(( \inst4|COUNT [14] ) + ( GND ) + ( \inst4|Add0~50  ))
// \inst4|Add0~54  = CARRY(( \inst4|COUNT [14] ) + ( GND ) + ( \inst4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
	.combout(\inst|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~2 .extended_lut = "off";
defparam \inst|Selector20~2 .lut_mask = 64'hFA00FAE400000000;
defparam \inst|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N33
cyclonev_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = ( !\inst|Selector27~1_combout  & ( \inst|AC [15] & ( \inst|Selector20~2_combout  ) ) ) # ( \inst|Selector27~1_combout  & ( !\inst|AC [15] & ( \inst|Selector20~2_combout  ) ) ) # ( !\inst|Selector27~1_combout  & ( !\inst|AC 
// [15] & ( \inst|Selector20~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|Selector20~2_combout ),
	.datae(!\inst|Selector27~1_combout ),
	.dataf(!\inst|AC [15]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~50 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst4|Add0~53_sumout ),
	.cout(\inst4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~53 .extended_lut = "off";
defparam \inst4|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N40
dffeas \inst4|COUNT[14] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
=======
	.combout(\inst|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~3 .extended_lut = "off";
defparam \inst|Selector20~3 .lut_mask = 64'h00FF00FF00FF0000;
defparam \inst|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y25_N29
dffeas \inst7|B_DI[7] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14] .is_wysiwyg = "true";
defparam \inst4|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N42
cyclonev_lcell_comb \inst4|Add0~57 (
// Equation(s):
// \inst4|Add0~57_sumout  = SUM(( \inst4|COUNT [15] ) + ( GND ) + ( \inst4|Add0~54  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
	.q(\inst7|B_DI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[7] .is_wysiwyg = "true";
defparam \inst7|B_DI[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N57
cyclonev_lcell_comb \inst4|IO_COUNT[7] (
// Equation(s):
// \inst4|IO_COUNT [7] = ( \inst4|COUNT [7] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [7]) ) ) # ( !\inst4|COUNT [7] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [7]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[7] .extended_lut = "off";
defparam \inst4|IO_COUNT[7] .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst4|IO_COUNT[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N39
cyclonev_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = ( \inst|IO_WRITE_int~q  & ( \inst|AC [7] & ( \inst|state.ex_in2~DUPLICATE_q  ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst|AC [7] & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst3|TIMER_EN~combout  & (\inst7|B_DI [7])) # 
// (\inst3|TIMER_EN~combout  & ((\inst4|IO_COUNT [7]))))) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst|AC [7] & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst3|TIMER_EN~combout  & (\inst7|B_DI [7])) # (\inst3|TIMER_EN~combout  & ((\inst4|IO_COUNT [7]))))) ) ) 
// )

	.dataa(!\inst7|B_DI [7]),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [7]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst|AC [7]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~54 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst4|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~57 .extended_lut = "off";
defparam \inst4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N44
dffeas \inst4|COUNT[15] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~57_sumout ),
=======
	.combout(\inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~0 .extended_lut = "off";
defparam \inst|Selector20~0 .lut_mask = 64'h1013000010133333;
defparam \inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N42
cyclonev_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = ( \inst|Selector27~3_combout  & ( \inst|Selector20~0_combout  ) ) # ( !\inst|Selector27~3_combout  & ( \inst|Selector20~0_combout  ) ) # ( \inst|Selector27~3_combout  & ( !\inst|Selector20~0_combout  & ( 
// ((!\inst|Selector20~3_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout ))) # (\inst|shifter|auto_generated|sbit_w[55]~40_combout ) ) ) ) # ( !\inst|Selector27~3_combout  & ( !\inst|Selector20~0_combout  & ( (!\inst|Selector20~3_combout ) # 
// ((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout )) ) ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Add1~29_sumout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[55]~40_combout ),
	.datad(!\inst|Selector20~3_combout ),
	.datae(!\inst|Selector27~3_combout ),
	.dataf(!\inst|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~4 .extended_lut = "off";
defparam \inst|Selector20~4 .lut_mask = 64'hFF22FF2FFFFFFFFF;
defparam \inst|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N44
dffeas \inst|AC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector20~4_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[15] .is_wysiwyg = "true";
defparam \inst4|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N3
cyclonev_lcell_comb \inst4|IO_COUNT[15] (
// Equation(s):
// \inst4|IO_COUNT [15] = ( \inst4|COUNT [15] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [15]) ) ) # ( !\inst4|COUNT [15] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [15]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|IO_COUNT [15]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [15]),
=======
	.q(\inst|AC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[7] .is_wysiwyg = "true";
defparam \inst|AC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[36]~9 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[36]~9_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout )) # (\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[18]~8_combout ) # 
// (\inst|IR [4])))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout )) # (\inst|IR [1] & (((!\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[18]~8_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[15] .extended_lut = "off";
defparam \inst4|IO_COUNT[15] .lut_mask = 64'h00550055AAFFAAFF;
defparam \inst4|IO_COUNT[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N6
cyclonev_lcell_comb \inst4|IO_BUS|dout[15]~13 (
// Equation(s):
// \inst4|IO_BUS|dout[15]~13_combout  = ( !\inst|IO_WRITE_int~q  & ( !\inst4|IO_COUNT [15] & ( (\inst3|TIMER_EN~0_combout  & (\inst11~1_combout  & (\inst|IR [1] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst3|TIMER_EN~0_combout ),
	.datab(!\inst11~1_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst4|IO_COUNT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[15]~13_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .lut_mask = 64'h4474447447774777;
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~12 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~12_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( \inst|IR [2] & ( \inst|IR [4] ) ) ) # ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( !\inst|IR [2] & ( ((\inst|IR [4] & (\inst|IR [1] 
// & \inst|shifter|auto_generated|sbit_w[18]~8_combout ))) # (\inst|shifter|auto_generated|sbit_w[32]~11_combout ) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( !\inst|IR [2] & ( ((\inst|IR [4] & (\inst|IR [1] & 
// \inst|shifter|auto_generated|sbit_w[18]~8_combout ))) # (\inst|shifter|auto_generated|sbit_w[32]~11_combout ) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[15]~13 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[15]~13 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N27
cyclonev_lcell_comb \inst13|BUS_Switcher|din[15]~15 (
// Equation(s):
// \inst13|BUS_Switcher|din[15]~15_combout  = ( \inst4|IO_BUS|dout[15]~13_combout  & ( (!\inst|IO_WRITE_int~q ) # ((\inst|io_bus|dout[0]~0_combout  & !\inst11~combout )) ) ) # ( !\inst4|IO_BUS|dout[15]~13_combout  & ( (!\inst|IO_WRITE_int~q ) # 
// ((!\inst11~combout  & ((!\inst7|IO_BUS|dout[15]~10_combout ) # (\inst|io_bus|dout[0]~0_combout )))) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst11~combout ),
	.datac(!\inst7|IO_BUS|dout[15]~10_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst4|IO_BUS|dout[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[15]~15_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .lut_mask = 64'h01FF01FF00005555;
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N57
cyclonev_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = ( \inst|IR [3] & ( (\inst|state.ex_shift~q  & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[48]~12_combout ))) # (\inst|IR [4] & (\inst|AC [15])))) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~0 .extended_lut = "off";
defparam \inst|Selector19~0 .lut_mask = 64'h0000000001510151;
defparam \inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N54
cyclonev_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = ( \inst|state.ex_or~q  & ( ((\inst|IR [8] & \inst|state.ex_loadi~q )) # (\inst|AC [8]) ) ) # ( !\inst|state.ex_or~q  & ( (\inst|IR [8] & \inst|state.ex_loadi~q ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [8]),
	.datac(!\inst|IR [8]),
	.datad(!\inst|state.ex_loadi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~1 .extended_lut = "off";
defparam \inst|Selector19~1 .lut_mask = 64'h000F000F333F333F;
defparam \inst|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N0
cyclonev_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = ( \inst|WideOr3~1_combout  & ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|Selector19~1_combout  & ((!\inst|AC [8] & ((!\inst|state.ex_xor~q ))) # (\inst|AC [8] & (!\inst|state.ex_and~q )))) ) ) ) # ( 
// \inst|WideOr3~1_combout  & ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|Selector19~1_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [8]))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|altsyncram_component|auto_generated|q_a [8] & 
// ( (!\inst|Selector19~1_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [8]))) ) ) )

	.dataa(!\inst|Selector19~1_combout ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|AC [8]),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~2 .extended_lut = "off";
defparam \inst|Selector19~2 .lut_mask = 64'hAAA0AAA00000A088;
defparam \inst|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N54
cyclonev_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = ( \inst|Selector19~2_combout  & ( (!\inst|Selector27~3_combout ) # (!\inst|shifter|auto_generated|sbit_w[56]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector27~3_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[56]~10_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[15]~15 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[15]~15 .lut_mask = 64'hFFC4FFC4FF44FF44;
defparam \inst13|BUS_Switcher|din[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N40
dffeas \inst13|ram_write_buffer[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[15]~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[15] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N29
dffeas \inst7|B_DI[5] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[5] .is_wysiwyg = "true";
defparam \inst7|B_DI[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N13
dffeas \inst4|COUNT[5]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
=======
defparam \inst|Selector19~3 .extended_lut = "off";
defparam \inst|Selector19~3 .lut_mask = 64'h00000000FFF0FFF0;
defparam \inst|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y22_N58
dffeas \inst7|B_DI[8] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[8] .is_wysiwyg = "true";
defparam \inst7|B_DI[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N12
cyclonev_lcell_comb \inst4|IO_COUNT[8] (
// Equation(s):
// \inst4|IO_COUNT [8] = ( \inst4|COUNT [8] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [8]) ) ) # ( !\inst4|COUNT [8] & ( (\inst4|IO_COUNT [8] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [8]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[8] .extended_lut = "off";
defparam \inst4|IO_COUNT[8] .lut_mask = 64'h03030303F3F3F3F3;
defparam \inst4|IO_COUNT[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N3
cyclonev_lcell_comb \IO_DATA[8]~8 (
// Equation(s):
// \IO_DATA[8]~8_combout  = ( \inst4|IO_COUNT [8] & ( (!\inst|IO_WRITE_int~q  & (((\inst7|B_DI [8])) # (\inst3|TIMER_EN~combout ))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [8])))) ) ) # ( !\inst4|IO_COUNT [8] & ( (!\inst|IO_WRITE_int~q  & 
// (!\inst3|TIMER_EN~combout  & ((\inst7|B_DI [8])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [8])))) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst|AC [8]),
	.datac(!\inst7|B_DI [8]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~8 .extended_lut = "off";
defparam \IO_DATA[8]~8 .lut_mask = 64'h0A330A335F335F33;
defparam \IO_DATA[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N24
cyclonev_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = ( \inst|Selector19~3_combout  & ( \IO_DATA[8]~8_combout  & ( (((\inst|Add1~33_sumout  & !\inst|WideOr3~0_combout )) # (\inst|Selector19~0_combout )) # (\inst|state.ex_in2~q ) ) ) ) # ( !\inst|Selector19~3_combout  & ( 
// \IO_DATA[8]~8_combout  ) ) # ( \inst|Selector19~3_combout  & ( !\IO_DATA[8]~8_combout  & ( ((\inst|Add1~33_sumout  & !\inst|WideOr3~0_combout )) # (\inst|Selector19~0_combout ) ) ) ) # ( !\inst|Selector19~3_combout  & ( !\IO_DATA[8]~8_combout  ) )

	.dataa(!\inst|Add1~33_sumout ),
	.datab(!\inst|state.ex_in2~q ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Selector19~0_combout ),
	.datae(!\inst|Selector19~3_combout ),
	.dataf(!\IO_DATA[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~4 .extended_lut = "off";
defparam \inst|Selector19~4 .lut_mask = 64'hFFFF50FFFFFF73FF;
defparam \inst|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N26
dffeas \inst|AC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector19~4_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst4|COUNT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N3
cyclonev_lcell_comb \inst4|IO_COUNT[5] (
// Equation(s):
// \inst4|IO_COUNT [5] = ( \inst4|COUNT[5]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [5]) ) ) # ( !\inst4|COUNT[5]~DUPLICATE_q  & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [5]),
	.datae(gnd),
	.dataf(!\inst4|COUNT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [5]),
=======
	.q(\inst|AC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[8] .is_wysiwyg = "true";
defparam \inst|AC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[23]~15 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[23]~15_combout  = ( \inst|AC [7] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & (\inst|AC [6])) # (\inst|IR [4] & ((\inst|AC [8])))) ) ) # ( !\inst|AC [7] & ( (\inst|IR [0] & ((!\inst|IR [4] & (\inst|AC [6])) # (\inst|IR [4] & 
// ((\inst|AC [8]))))) ) )

	.dataa(!\inst|AC [6]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[5] .extended_lut = "off";
defparam \inst4|IO_COUNT[5] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N24
cyclonev_lcell_comb \inst4|IO_BUS|dout[5]~5 (
// Equation(s):
// \inst4|IO_BUS|dout[5]~5_combout  = ( !\inst|IO_WRITE_int~q  & ( \inst|IR [1] & ( (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & (\inst11~0_combout  & !\inst4|IO_COUNT [5]))) ) ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst4|IO_COUNT [5]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[5]~5_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .lut_mask = 64'h10131013DCDFDCDF;
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[39]~30 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[39]~30_combout  = ( \inst|IR [1] & ( \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[21]~19_combout ) ) ) ) # ( !\inst|IR [1] & ( 
// \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( \inst|shifter|auto_generated|sbit_w[23]~15_combout  ) ) ) # ( \inst|IR [1] & ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (\inst|shifter|auto_generated|sbit_w[21]~19_combout  & 
// !\inst|IR [4]) ) ) ) # ( !\inst|IR [1] & ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( \inst|shifter|auto_generated|sbit_w[23]~15_combout  ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datab(!\inst|IR [4]),
	.datac(gnd),
	.datad(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[39]~30_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[5]~5 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[5]~5 .lut_mask = 64'h0000000001000000;
defparam \inst4|IO_BUS|dout[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N20
dffeas \inst7|B_DI[6] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[6] .is_wysiwyg = "true";
defparam \inst7|B_DI[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N33
cyclonev_lcell_comb \inst13|ram_write_buffer[20]~feeder (
// Equation(s):
// \inst13|ram_write_buffer[20]~feeder_combout  = ( \inst13|BUS_Switcher|din[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|BUS_Switcher|din[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[20]~feeder_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[39]~30 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[39]~30 .lut_mask = 64'h00FF444400FF7777;
defparam \inst|shifter|auto_generated|sbit_w[39]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~33 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~33_combout  = ( \inst|AC [15] & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[43]~32_combout )))) # (\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[39]~30_combout )) # (\inst|IR [4]))) ) ) # ( 
// !\inst|AC [15] & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[43]~32_combout )))) # (\inst|IR [2] & (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[39]~30_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[39]~30_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .lut_mask = 64'h02F202F207F707F7;
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N51
cyclonev_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = ( \inst|AC [15] & ( ((!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[35]~31_combout )) # (\inst|IR [4]) ) ) # ( !\inst|AC [15] & ( (!\inst|IR [4] & (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[35]~31_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[35]~31_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_write_buffer[20]~feeder .extended_lut = "off";
defparam \inst13|ram_write_buffer[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|ram_write_buffer[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N34
dffeas \inst13|ram_write_buffer[20] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[20] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N42
cyclonev_lcell_comb \inst7|B_DI[8]~feeder (
// Equation(s):
// \inst7|B_DI[8]~feeder_combout  = ( \SW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|B_DI[8]~feeder_combout ),
=======
defparam \inst|Selector16~0 .extended_lut = "off";
defparam \inst|Selector16~0 .lut_mask = 64'h00C000C033F333F3;
defparam \inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N39
cyclonev_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = ( \inst|Selector16~0_combout  & ( (\inst|state.ex_shift~q  & ((\inst|shifter|auto_generated|sbit_w[59]~33_combout ) # (\inst|IR [3]))) ) ) # ( !\inst|Selector16~0_combout  & ( (!\inst|IR [3] & (\inst|state.ex_shift~q  & 
// \inst|shifter|auto_generated|sbit_w[59]~33_combout )) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|B_DI[8]~feeder .extended_lut = "off";
defparam \inst7|B_DI[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst7|B_DI[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N44
dffeas \inst7|B_DI[8] (
	.clk(\inst11~combout ),
	.d(\inst7|B_DI[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[8] .is_wysiwyg = "true";
defparam \inst7|B_DI[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N22
dffeas \inst4|COUNT[8]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \inst4|IO_COUNT[8] (
// Equation(s):
// \inst4|IO_COUNT [8] = ( \inst4|IO_COUNT [8] & ( \inst4|COUNT[8]~DUPLICATE_q  ) ) # ( !\inst4|IO_COUNT [8] & ( \inst4|COUNT[8]~DUPLICATE_q  & ( !\inst3|TIMER_EN~combout  ) ) ) # ( \inst4|IO_COUNT [8] & ( !\inst4|COUNT[8]~DUPLICATE_q  & ( 
// \inst3|TIMER_EN~combout  ) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst4|IO_COUNT [8]),
	.dataf(!\inst4|COUNT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [8]),
=======
defparam \inst|Selector16~1 .extended_lut = "off";
defparam \inst|Selector16~1 .lut_mask = 64'h0202020213131313;
defparam \inst|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N57
cyclonev_lcell_comb \inst|Add1~79 (
// Equation(s):
// \inst|Add1~79_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|state.ex_add~q ))) # (\inst|state.ex_addi~q  & (\inst|IR [10])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [11] & ( ((\inst|IR [10] & \inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|state.ex_addi~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~79_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[8] .extended_lut = "off";
defparam \inst4|IO_COUNT[8] .lut_mask = 64'h00003333CCCCFFFF;
defparam \inst4|IO_COUNT[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N42
cyclonev_lcell_comb \inst4|IO_BUS|dout[8]~8 (
// Equation(s):
// \inst4|IO_BUS|dout[8]~8_combout  = ( !\inst|IO_WRITE_int~q  & ( \inst11~0_combout  & ( (!\inst4|IO_COUNT [8] & (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & \inst|IR [1]))) ) ) )

	.dataa(!\inst4|IO_COUNT [8]),
	.datab(!\inst11~1_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst11~0_combout ),
=======
defparam \inst|Add1~79 .extended_lut = "off";
defparam \inst|Add1~79 .lut_mask = 64'h33770C4433770C44;
defparam \inst|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N36
cyclonev_lcell_comb \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_sumout  = SUM(( \inst|Add1~79_combout  ) + ( (\inst|AC [11] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~42  ))
// \inst|Add1~46  = CARRY(( \inst|Add1~79_combout  ) + ( (\inst|AC [11] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~42  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~79_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~42 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst4|IO_BUS|dout[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_BUS|dout[8]~8 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[8]~8 .lut_mask = 64'h0000000000020000;
defparam \inst4|IO_BUS|dout[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \inst13|BUS_Switcher|din[8]~8 (
// Equation(s):
// \inst13|BUS_Switcher|din[8]~8_combout  = ( \inst11~combout  & ( \inst4|IO_BUS|dout[8]~8_combout  & ( !\inst|IO_WRITE_int~q  ) ) ) # ( !\inst11~combout  & ( \inst4|IO_BUS|dout[8]~8_combout  & ( (!\inst|IO_WRITE_int~q ) # (\inst|io_bus|dout[0]~0_combout ) ) 
// ) ) # ( \inst11~combout  & ( !\inst4|IO_BUS|dout[8]~8_combout  & ( (!\inst|IO_WRITE_int~q ) # ((\inst7|B_DI [8] & !\inst|io_bus|dout[8]~17_combout )) ) ) ) # ( !\inst11~combout  & ( !\inst4|IO_BUS|dout[8]~8_combout  & ( (!\inst|IO_WRITE_int~q ) # 
// ((!\inst|io_bus|dout[8]~17_combout ) # (\inst|io_bus|dout[0]~0_combout )) ) ) )

	.dataa(!\inst7|B_DI [8]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|io_bus|dout[8]~17_combout ),
	.datad(!\inst|io_bus|dout[0]~0_combout ),
	.datae(!\inst11~combout ),
	.dataf(!\inst4|IO_BUS|dout[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[8]~8_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~45_sumout ),
	.cout(\inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~45 .extended_lut = "off";
defparam \inst|Add1~45 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N3
cyclonev_lcell_comb \inst|Selector16~2 (
// Equation(s):
// \inst|Selector16~2_combout  = ( \inst|AC [11] & ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( !\inst|AC [11] & ( 
// \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( \inst|AC [11] & ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [11] & ( !\inst|altsyncram_component|auto_generated|q_a [11] ) )

	.dataa(!\inst|state.ex_and~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[8]~8 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[8]~8 .lut_mask = 64'hFCFFDCDCCCFFCCCC;
defparam \inst13|BUS_Switcher|din[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N4
dffeas \inst13|ram_write_buffer[21] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[8]~8_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[21] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N3
cyclonev_lcell_comb \inst7|IO_BUS|dout[10]~0 (
// Equation(s):
// \inst7|IO_BUS|dout[10]~0_combout  = ( \inst13|pixelRAM|auto_generated|q_b [23] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [10]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [23] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [10])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst|AC [10]),
	.datad(!\inst13|datatrans_en~q ),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[10]~0_combout ),
=======
defparam \inst|Selector16~2 .extended_lut = "off";
defparam \inst|Selector16~2 .lut_mask = 64'hFFFFCC00C0008080;
defparam \inst|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N9
cyclonev_lcell_comb \inst4|IO_COUNT[11] (
// Equation(s):
// \inst4|IO_COUNT [11] = ( \inst4|COUNT [11] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [11]) ) ) # ( !\inst4|COUNT [11] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [11]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [11]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[10]~0 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[10]~0 .lut_mask = 64'h50FF50FF50505050;
defparam \inst7|IO_BUS|dout[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N28
dffeas \inst4|COUNT[10]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[10]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \inst4|IO_COUNT[10] (
// Equation(s):
// \inst4|IO_COUNT [10] = ( \inst4|COUNT[10]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [10]) ) ) # ( !\inst4|COUNT[10]~DUPLICATE_q  & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [10]),
	.datae(gnd),
	.dataf(!\inst4|COUNT[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [10]),
=======
defparam \inst4|IO_COUNT[11] .extended_lut = "off";
defparam \inst4|IO_COUNT[11] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N24
cyclonev_lcell_comb \IO_DATA[11]~11 (
// Equation(s):
// \IO_DATA[11]~11_combout  = ( \inst4|IO_COUNT [11] & ( (!\inst|IO_WRITE_int~q  & ((\inst3|TIMER_EN~combout ))) # (\inst|IO_WRITE_int~q  & (\inst|AC [11])) ) ) # ( !\inst4|IO_COUNT [11] & ( (\inst|AC [11] & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [11]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~11_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[10] .extended_lut = "off";
defparam \inst4|IO_COUNT[10] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N18
cyclonev_lcell_comb \inst4|IO_BUS|dout[10]~10 (
// Equation(s):
// \inst4|IO_BUS|dout[10]~10_combout  = ( !\inst|IO_WRITE_int~q  & ( !\inst4|IO_COUNT [10] & ( (\inst|IR [1] & (\inst11~1_combout  & (\inst11~0_combout  & \inst3|TIMER_EN~0_combout ))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst11~1_combout ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst4|IO_COUNT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[10]~10_combout ),
=======
defparam \IO_DATA[11]~11 .extended_lut = "off";
defparam \IO_DATA[11]~11 .lut_mask = 64'h003300330F330F33;
defparam \IO_DATA[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N18
cyclonev_lcell_comb \inst|Selector16~3 (
// Equation(s):
// \inst|Selector16~3_combout  = ( \inst|Selector16~2_combout  & ( \IO_DATA[11]~11_combout  & ( (!\inst|state.ex_in2~q  & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10]))) ) ) ) # ( \inst|Selector16~2_combout  & ( !\IO_DATA[11]~11_combout  & ( 
// (!\inst|state.ex_loadi~q ) # (!\inst|IR [10]) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|IR [10]),
	.datae(!\inst|Selector16~2_combout ),
	.dataf(!\IO_DATA[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[10]~10 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[10]~10 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N51
cyclonev_lcell_comb \inst13|BUS_Switcher|din[10]~10 (
// Equation(s):
// \inst13|BUS_Switcher|din[10]~10_combout  = ( \inst4|IO_BUS|dout[10]~10_combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst11~combout  & \inst|io_bus|dout[0]~0_combout )) ) ) # ( !\inst4|IO_BUS|dout[10]~10_combout  & ( (!\inst|IO_WRITE_int~q ) # 
// ((!\inst11~combout  & ((!\inst7|IO_BUS|dout[10]~0_combout ) # (\inst|io_bus|dout[0]~0_combout )))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst11~combout ),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst7|IO_BUS|dout[10]~0_combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_BUS|dout[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[10]~10_combout ),
=======
defparam \inst|Selector16~3 .extended_lut = "off";
defparam \inst|Selector16~3 .lut_mask = 64'h0000FFCC0000F0C0;
defparam \inst|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N54
cyclonev_lcell_comb \inst|Selector16~4 (
// Equation(s):
// \inst|Selector16~4_combout  = ( \inst|Selector16~3_combout  & ( ((!\inst|WideOr3~0_combout  & \inst|Add1~45_sumout )) # (\inst|Selector16~1_combout ) ) ) # ( !\inst|Selector16~3_combout  )

	.dataa(gnd),
	.datab(!\inst|Selector16~1_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Add1~45_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[10]~10 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[10]~10 .lut_mask = 64'hEEAEEEAEAEAEAEAE;
defparam \inst13|BUS_Switcher|din[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N52
dffeas \inst13|ram_write_buffer[23] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|BUS_Switcher|din[10]~10_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[23] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \inst13|pixelRAM|auto_generated|ram_block1a3 (
	.portawe(\inst13|ram_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst13|ram_write_buffer [23],\inst13|ram_write_buffer [22],\inst13|ram_write_buffer [21],\inst13|ram_write_buffer [20],\inst13|ram_write_buffer [19],\inst13|ram_write_buffer [18],\~GND~combout ,\~GND~combout ,\inst13|ram_write_buffer [15],\inst13|ram_write_buffer [14],\inst13|ram_write_buffer [13],
\inst13|ram_write_buffer [12],\inst13|ram_write_buffer [11],\~GND~combout ,\~GND~combout ,\inst13|ram_write_buffer [7],\inst13|ram_write_buffer [6],\inst13|ram_write_buffer [5],\inst13|ram_write_buffer [4],\inst13|ram_write_buffer [3]}),
	.portaaddr({\inst13|ram_write_addr [7],\inst13|ram_write_addr [6],\inst13|ram_write_addr [5],\inst13|ram_write_addr [4],\inst13|ram_write_addr [3],\inst13|ram_write_addr [2],\inst13|ram_write_addr [1],\inst13|ram_write_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\inst13|ram_read_addr [7],\inst13|ram_read_addr [6],\inst13|ram_read_addr [5],\inst13|ram_read_addr [4],\inst13|ram_read_addr [3],\inst13|ram_read_addr [2],\inst13|ram_read_addr [1],\inst13|ram_read_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|pixelRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst13|pixelRAM|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .init_file = "pixeldata.mif";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .logical_ram_name = "NeoPixelController:inst13|altsyncram:pixelRAM|altsyncram_2c24:auto_generated|ALTSYNCRAM";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_data_width = 20;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_data_width = 20;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|pixelRAM|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \inst|io_bus|dout[9]~19 (
// Equation(s):
// \inst|io_bus|dout[9]~19_combout  = ( \inst13|pixelRAM|auto_generated|q_b [22] & ( (!\inst|AC [9] & \inst|IO_WRITE_int~q ) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [22] & ( ((!\inst|AC [9] & \inst|IO_WRITE_int~q )) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|AC [9]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst13|datatrans_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[9]~19_combout ),
=======
defparam \inst|Selector16~4 .extended_lut = "off";
defparam \inst|Selector16~4 .lut_mask = 64'hFFFFFFFF33F333F3;
defparam \inst|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N56
dffeas \inst|AC[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[11] .is_wysiwyg = "true";
defparam \inst|AC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[28]~4 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[28]~4_combout  = ( \inst|AC [11] & ( (!\inst|IR [0] & (((\inst|AC [12])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [13])))) ) ) # ( !\inst|AC [11] & ( (!\inst|IR [0] & (((\inst|AC [12])))) # (\inst|IR [0] & 
// (\inst|IR [4] & ((\inst|AC [13])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [12]),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[9]~19 .extended_lut = "off";
defparam \inst|io_bus|dout[9]~19 .lut_mask = 64'h2F2F2F2F22222222;
defparam \inst|io_bus|dout[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N51
cyclonev_lcell_comb \inst4|IO_COUNT[9] (
// Equation(s):
// \inst4|IO_COUNT [9] = ( \inst4|COUNT [9] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [9]) ) ) # ( !\inst4|COUNT [9] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [9]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [9]),
=======
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[42]~25 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[42]~25_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) # (\inst|IR [1] & (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[9] .extended_lut = "off";
defparam \inst4|IO_COUNT[9] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N6
cyclonev_lcell_comb \inst4|IO_BUS|dout[9]~9 (
// Equation(s):
// \inst4|IO_BUS|dout[9]~9_combout  = ( \inst3|TIMER_EN~0_combout  & ( !\inst4|IO_COUNT [9] & ( (\inst|IR [1] & (\inst11~1_combout  & (!\inst|IO_WRITE_int~q  & \inst11~0_combout ))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst11~1_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst11~0_combout ),
	.datae(!\inst3|TIMER_EN~0_combout ),
	.dataf(!\inst4|IO_COUNT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[9]~9_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[42]~25 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[42]~25 .lut_mask = 64'h3305330533AF33AF;
defparam \inst|shifter|auto_generated|sbit_w[42]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[62]~39 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[62]~39_combout  = ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout )) # (\inst|IR [4] & ((\inst|AC [15])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout )) # (\inst|IR [4] & ((\inst|AC [15]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[62]~39_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[9]~9 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[9]~9 .lut_mask = 64'h0000001000000000;
defparam \inst4|IO_BUS|dout[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N11
dffeas \inst7|B_DI[9] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[9] .is_wysiwyg = "true";
defparam \inst7|B_DI[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N30
cyclonev_lcell_comb \inst13|BUS_Switcher|din[9]~9 (
// Equation(s):
// \inst13|BUS_Switcher|din[9]~9_combout  = ( \inst4|IO_BUS|dout[9]~9_combout  & ( \inst7|B_DI [9] & ( (!\inst|IO_WRITE_int~q ) # ((!\inst11~combout  & \inst|io_bus|dout[0]~0_combout )) ) ) ) # ( !\inst4|IO_BUS|dout[9]~9_combout  & ( \inst7|B_DI [9] & ( 
// (!\inst|io_bus|dout[9]~19_combout ) # ((!\inst|IO_WRITE_int~q ) # ((!\inst11~combout  & \inst|io_bus|dout[0]~0_combout ))) ) ) ) # ( \inst4|IO_BUS|dout[9]~9_combout  & ( !\inst7|B_DI [9] & ( (!\inst|IO_WRITE_int~q ) # ((!\inst11~combout  & 
// \inst|io_bus|dout[0]~0_combout )) ) ) ) # ( !\inst4|IO_BUS|dout[9]~9_combout  & ( !\inst7|B_DI [9] & ( (!\inst|IO_WRITE_int~q ) # ((!\inst11~combout  & ((!\inst|io_bus|dout[9]~19_combout ) # (\inst|io_bus|dout[0]~0_combout )))) ) ) )

	.dataa(!\inst|io_bus|dout[9]~19_combout ),
	.datab(!\inst11~combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|io_bus|dout[0]~0_combout ),
	.datae(!\inst4|IO_BUS|dout[9]~9_combout ),
	.dataf(!\inst7|B_DI [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[9]~9_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[62]~39 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[62]~39 .lut_mask = 64'h0207F2F70207F2F7;
defparam \inst|shifter|auto_generated|sbit_w[62]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N51
cyclonev_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = ( \inst|shifter|auto_generated|sbit_w[62]~39_combout  & ( (!\inst|Selector27~1_combout  & \inst|Selector21~2_combout ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[62]~39_combout  & ( \inst|Selector21~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector27~1_combout ),
	.datad(!\inst|Selector21~2_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[62]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[9]~9 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[9]~9 .lut_mask = 64'hF8FCF0FCFAFEF0FC;
defparam \inst13|BUS_Switcher|din[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N31
dffeas \inst13|ram_write_buffer[22] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|BUS_Switcher|din[9]~9_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[22] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N57
cyclonev_lcell_comb \inst|io_bus|dout[6]~13 (
// Equation(s):
// \inst|io_bus|dout[6]~13_combout  = ( \inst13|pixelRAM|auto_generated|q_b [19] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [6]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [19] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [6])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst|AC [6]),
	.datad(!\inst13|datatrans_en~q ),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[6]~13_combout ),
=======
defparam \inst|Selector21~3 .extended_lut = "off";
defparam \inst|Selector21~3 .lut_mask = 64'h00FF00FF00F000F0;
defparam \inst|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[54]~38 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[54]~38_combout  = ( \inst|shifter|auto_generated|sbit_w[38]~27_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[34]~29_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[42]~25_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[38]~27_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[34]~29_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[42]~25_combout ))))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[34]~29_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[54]~38_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[6]~13 .extended_lut = "off";
defparam \inst|io_bus|dout[6]~13 .lut_mask = 64'h50FF50FF50505050;
defparam \inst|io_bus|dout[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \inst4|IO_COUNT[6] (
// Equation(s):
// \inst4|IO_COUNT [6] = ( \inst4|COUNT [6] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [6]) ) ) # ( !\inst4|COUNT [6] & ( (\inst4|IO_COUNT [6] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [6]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [6]),
=======
defparam \inst|shifter|auto_generated|sbit_w[54]~38 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[54]~38 .lut_mask = 64'h05030503F5F3F5F3;
defparam \inst|shifter|auto_generated|sbit_w[54]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N57
cyclonev_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = ( \inst|shifter|auto_generated|sbit_w[54]~38_combout  & ( \inst|Selector27~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector27~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[54]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~0 .extended_lut = "off";
defparam \inst|Selector21~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N18
cyclonev_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = ( \inst|state.ex_in2~q  & ( \inst|Add1~25_sumout  & ( (!\inst|WideOr3~0_combout ) # (((!\inst|Selector21~3_combout ) # (\inst|Selector21~0_combout )) # (\IO_DATA[6]~6_combout )) ) ) ) # ( !\inst|state.ex_in2~q  & ( 
// \inst|Add1~25_sumout  & ( (!\inst|WideOr3~0_combout ) # ((!\inst|Selector21~3_combout ) # (\inst|Selector21~0_combout )) ) ) ) # ( \inst|state.ex_in2~q  & ( !\inst|Add1~25_sumout  & ( ((!\inst|Selector21~3_combout ) # (\inst|Selector21~0_combout )) # 
// (\IO_DATA[6]~6_combout ) ) ) ) # ( !\inst|state.ex_in2~q  & ( !\inst|Add1~25_sumout  & ( (!\inst|Selector21~3_combout ) # (\inst|Selector21~0_combout ) ) ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\IO_DATA[6]~6_combout ),
	.datac(!\inst|Selector21~3_combout ),
	.datad(!\inst|Selector21~0_combout ),
	.datae(!\inst|state.ex_in2~q ),
	.dataf(!\inst|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[6] .extended_lut = "off";
defparam \inst4|IO_COUNT[6] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N45
cyclonev_lcell_comb \inst4|IO_BUS|dout[6]~6 (
// Equation(s):
// \inst4|IO_BUS|dout[6]~6_combout  = ( !\inst4|IO_COUNT [6] & ( !\inst|IO_WRITE_int~q  & ( (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & (\inst|IR [1] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst4|IO_COUNT [6]),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[6]~6_combout ),
=======
defparam \inst|Selector21~4 .extended_lut = "off";
defparam \inst|Selector21~4 .lut_mask = 64'hF0FFF3FFFAFFFBFF;
defparam \inst|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N20
dffeas \inst|AC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[6] .is_wysiwyg = "true";
defparam \inst|AC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[21]~19 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[21]~19_combout  = ( \inst|AC [4] & ( (!\inst|IR [0] & (((\inst|AC [5])))) # (\inst|IR [0] & (((!\inst|IR [4])) # (\inst|AC [6]))) ) ) # ( !\inst|AC [4] & ( (!\inst|IR [0] & (((\inst|AC [5])))) # (\inst|IR [0] & 
// (\inst|AC [6] & ((\inst|IR [4])))) ) )

	.dataa(!\inst|AC [6]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [5]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[6]~6 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[6]~6 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N18
cyclonev_lcell_comb \inst13|BUS_Switcher|din[6]~6 (
// Equation(s):
// \inst13|BUS_Switcher|din[6]~6_combout  = ( \inst4|IO_BUS|dout[6]~6_combout  & ( \inst11~combout  & ( !\inst|IO_WRITE_int~q  ) ) ) # ( !\inst4|IO_BUS|dout[6]~6_combout  & ( \inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # ((\inst7|B_DI [6] & 
// !\inst|io_bus|dout[6]~13_combout )) ) ) ) # ( \inst4|IO_BUS|dout[6]~6_combout  & ( !\inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # (\inst|io_bus|dout[0]~0_combout ) ) ) ) # ( !\inst4|IO_BUS|dout[6]~6_combout  & ( !\inst11~combout  & ( 
// ((!\inst|io_bus|dout[6]~13_combout ) # (!\inst|IO_WRITE_int~q )) # (\inst|io_bus|dout[0]~0_combout ) ) ) )

	.dataa(!\inst7|B_DI [6]),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst|io_bus|dout[6]~13_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst4|IO_BUS|dout[6]~6_combout ),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[6]~6_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[21]~19 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[21]~19 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \inst|shifter|auto_generated|sbit_w[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~21 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~21_combout  = ( \inst|shifter|auto_generated|sbit_w[23]~15_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[21]~19_combout )))) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[19]~20_combout )) # (\inst|IR [4]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[23]~15_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[21]~19_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[19]~20_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[6]~6 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[6]~6 .lut_mask = 64'hFFF3FF33FF50FF00;
defparam \inst13|BUS_Switcher|din[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N52
dffeas \inst13|ram_write_buffer[19] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[6]~6_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[19] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N9
cyclonev_lcell_comb \inst|io_bus|dout[5]~11 (
// Equation(s):
// \inst|io_bus|dout[5]~11_combout  = ( \inst|AC [5] & ( (\inst13|datatrans_en~q  & !\inst13|pixelRAM|auto_generated|q_b [18]) ) ) # ( !\inst|AC [5] & ( ((\inst13|datatrans_en~q  & !\inst13|pixelRAM|auto_generated|q_b [18])) # (\inst|IO_WRITE_int~q ) ) )

	.dataa(!\inst13|datatrans_en~q ),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst13|pixelRAM|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[5]~11_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .lut_mask = 64'h330A330A335F335F;
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[49]~24 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[49]~24_combout  = ( \inst|shifter|auto_generated|sbit_w[19]~20_combout  & ( \inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[37]~21_combout  & \inst|IR [4]) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[19]~20_combout  & ( \inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[37]~21_combout  & \inst|IR [4]) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[19]~20_combout  & ( !\inst|IR [2] & ( (!\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[17]~23_combout )) # (\inst|IR [1] & ((\inst|IR [4]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[19]~20_combout  & ( !\inst|IR [2] & ( (!\inst|IR [1] & \inst|shifter|auto_generated|sbit_w[17]~23_combout ) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[49]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[49]~24 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[49]~24 .lut_mask = 64'h0A0A0A5F00330033;
defparam \inst|shifter|auto_generated|sbit_w[49]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N36
cyclonev_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = ( \inst|AC [15] & ( (\inst|IR [3] & (\inst|state.ex_shift~q  & ((\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[49]~24_combout )))) ) ) # ( !\inst|AC [15] & ( (\inst|IR [3] & (\inst|state.ex_shift~q  & 
// (\inst|shifter|auto_generated|sbit_w[49]~24_combout  & !\inst|IR [4]))) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|shifter|auto_generated|sbit_w[49]~24_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[5]~11 .extended_lut = "off";
defparam \inst|io_bus|dout[5]~11 .lut_mask = 64'h5F0F5F0F55005500;
defparam \inst|io_bus|dout[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N48
cyclonev_lcell_comb \inst13|BUS_Switcher|din[5]~5 (
// Equation(s):
// \inst13|BUS_Switcher|din[5]~5_combout  = ( \inst|io_bus|dout[0]~0_combout  & ( \inst|IO_WRITE_int~q  & ( (!\inst11~combout ) # ((\inst7|B_DI [5] & (!\inst4|IO_BUS|dout[5]~5_combout  & !\inst|io_bus|dout[5]~11_combout ))) ) ) ) # ( 
// !\inst|io_bus|dout[0]~0_combout  & ( \inst|IO_WRITE_int~q  & ( (!\inst4|IO_BUS|dout[5]~5_combout  & (!\inst|io_bus|dout[5]~11_combout  & ((!\inst11~combout ) # (\inst7|B_DI [5])))) ) ) ) # ( \inst|io_bus|dout[0]~0_combout  & ( !\inst|IO_WRITE_int~q  ) ) # 
// ( !\inst|io_bus|dout[0]~0_combout  & ( !\inst|IO_WRITE_int~q  ) )

	.dataa(!\inst11~combout ),
	.datab(!\inst7|B_DI [5]),
	.datac(!\inst4|IO_BUS|dout[5]~5_combout ),
	.datad(!\inst|io_bus|dout[5]~11_combout ),
	.datae(!\inst|io_bus|dout[0]~0_combout ),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[5]~5_combout ),
=======
defparam \inst|Selector18~0 .extended_lut = "off";
defparam \inst|Selector18~0 .lut_mask = 64'h0100010001110111;
defparam \inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[45]~18 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[45]~18_combout  = ( \inst|shifter|auto_generated|sbit_w[29]~17_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[27]~14_combout ))) # (\inst|IR [4] & (\inst|AC [15]))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[29]~17_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[27]~14_combout ))) # (\inst|IR [4] & (\inst|AC [15])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[5]~5 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[5]~5 .lut_mask = 64'hFFFFFFFFB000BAAA;
defparam \inst13|BUS_Switcher|din[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N19
dffeas \inst13|ram_write_buffer[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[5]~5_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[18] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N39
cyclonev_lcell_comb \inst7|IO_BUS|dout[15]~10 (
// Equation(s):
// \inst7|IO_BUS|dout[15]~10_combout  = ( \inst13|pixelRAM|auto_generated|q_b [15] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [15]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [15] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [15])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|AC [15]),
	.datac(!\inst13|datatrans_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[15]~10_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[45]~18 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[45]~18 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \inst|shifter|auto_generated|sbit_w[45]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[57]~22 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[57]~22_combout  = ( \inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( (\inst|IR [2]) # (\inst|shifter|auto_generated|sbit_w[41]~16_combout ) ) ) ) # ( !\inst|IR [4] & ( 
// \inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[41]~16_combout )) # (\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[37]~21_combout ))) ) ) ) # ( \inst|IR [4] & ( 
// !\inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( (\inst|shifter|auto_generated|sbit_w[41]~16_combout  & !\inst|IR [2]) ) ) ) # ( !\inst|IR [4] & ( !\inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( (!\inst|IR [2] & 
// (\inst|shifter|auto_generated|sbit_w[41]~16_combout )) # (\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[37]~21_combout ))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[57]~22_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[15]~10 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[15]~10 .lut_mask = 64'h4F4F4F4F44444444;
defparam \inst7|IO_BUS|dout[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \inst|Selector12~7 (
// Equation(s):
// \inst|Selector12~7_combout  = ( \inst|state.ex_in2~q  & ( \inst4|IO_BUS|dout[15]~13_combout  & ( (\inst|Selector12~6_combout  & ((!\inst|io_bus|dout[0]~0_combout ) # (\inst11~combout ))) ) ) ) # ( !\inst|state.ex_in2~q  & ( 
// \inst4|IO_BUS|dout[15]~13_combout  & ( \inst|Selector12~6_combout  ) ) ) # ( \inst|state.ex_in2~q  & ( !\inst4|IO_BUS|dout[15]~13_combout  & ( (\inst|Selector12~6_combout  & (((!\inst|io_bus|dout[0]~0_combout  & \inst7|IO_BUS|dout[15]~10_combout )) # 
// (\inst11~combout ))) ) ) ) # ( !\inst|state.ex_in2~q  & ( !\inst4|IO_BUS|dout[15]~13_combout  & ( \inst|Selector12~6_combout  ) ) )

	.dataa(!\inst11~combout ),
	.datab(!\inst|Selector12~6_combout ),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst7|IO_BUS|dout[15]~10_combout ),
	.datae(!\inst|state.ex_in2~q ),
	.dataf(!\inst4|IO_BUS|dout[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~7_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[57]~22 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[57]~22 .lut_mask = 64'h4747444447477777;
defparam \inst|shifter|auto_generated|sbit_w[57]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N30
cyclonev_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = ( \inst|state.ex_or~q  & ( ((\inst|state.ex_loadi~q  & \inst|IR [9])) # (\inst|AC [9]) ) ) # ( !\inst|state.ex_or~q  & ( (\inst|state.ex_loadi~q  & \inst|IR [9]) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|AC [9]),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~7 .extended_lut = "off";
defparam \inst|Selector12~7 .lut_mask = 64'h3333113133333131;
defparam \inst|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \inst|Add1~83 (
// Equation(s):
// \inst|Add1~83_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & ((\inst|state.ex_add~q ))) # (\inst|state.ex_addi~q  & (\inst|IR [10])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [15] & ( ((\inst|IR [10] & \inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~DUPLICATE_q ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~83_combout ),
=======
defparam \inst|Selector18~1 .extended_lut = "off";
defparam \inst|Selector18~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \inst|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N18
cyclonev_lcell_comb \inst|Selector18~2 (
// Equation(s):
// \inst|Selector18~2_combout  = ( \inst|WideOr3~1_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|Selector18~1_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [9] & ((!\inst|AC [9]))) # (\inst|altsyncram_component|auto_generated|q_a [9] & 
// (!\inst|state.ex_and~q  & \inst|AC [9])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [9] & (!\inst|AC [9] & !\inst|Selector18~1_combout )) ) ) ) # ( \inst|WideOr3~1_combout  & ( 
// !\inst|state.ex_xor~q  & ( (!\inst|Selector18~1_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [9]) # ((!\inst|state.ex_and~q ) # (!\inst|AC [9])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|state.ex_xor~q  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [9] & !\inst|Selector18~1_combout ) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|AC [9]),
	.datad(!\inst|Selector18~1_combout ),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~83 .extended_lut = "off";
defparam \inst|Add1~83 .lut_mask = 64'h1F1F1F1F10D010D0;
defparam \inst|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \inst|Add1~61 (
// Equation(s):
// \inst|Add1~61_sumout  = SUM(( \inst|Add1~83_combout  ) + ( (\inst|AC [15] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~DUPLICATE_q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~58  ))

	.dataa(!\inst|AC [15]),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~DUPLICATE_q ),
	.datad(!\inst|Add1~83_combout ),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
=======
defparam \inst|Selector18~2 .extended_lut = "off";
defparam \inst|Selector18~2 .lut_mask = 64'hAA00FE00A000A400;
defparam \inst|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N21
cyclonev_lcell_comb \inst|Selector18~3 (
// Equation(s):
// \inst|Selector18~3_combout  = ( \inst|Selector18~2_combout  & ( (!\inst|Selector27~3_combout ) # (!\inst|shifter|auto_generated|sbit_w[57]~22_combout ) ) )

	.dataa(!\inst|Selector27~3_combout ),
	.datab(gnd),
	.datac(!\inst|shifter|auto_generated|sbit_w[57]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector18~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~58 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~61 .extended_lut = "off";
defparam \inst|Add1~61 .lut_mask = 64'h0000EAAA000000FF;
defparam \inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = ( \inst|IR [4] & ( ((\inst|state.ex_and~DUPLICATE_q  & \inst|altsyncram_component|auto_generated|q_a [15])) # (\inst|state.ex_shift~q ) ) ) # ( !\inst|IR [4] & ( (\inst|state.ex_and~DUPLICATE_q  & 
// \inst|altsyncram_component|auto_generated|q_a [15]) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(gnd),
	.datac(!\inst|state.ex_and~DUPLICATE_q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~0_combout ),
=======
	.combout(\inst|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~3 .extended_lut = "off";
defparam \inst|Selector18~3 .lut_mask = 64'h00000000FAFAFAFA;
defparam \inst|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N26
dffeas \inst4|COUNT[9]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N18
cyclonev_lcell_comb \inst4|IO_COUNT[9] (
// Equation(s):
// \inst4|IO_COUNT [9] = ( \inst4|COUNT[9]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [9]) ) ) # ( !\inst4|COUNT[9]~DUPLICATE_q  & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [9]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [9]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~0 .extended_lut = "off";
defparam \inst|Selector12~0 .lut_mask = 64'h000F000F555F555F;
defparam \inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = ( \inst|WideOr3~3_combout  & ( (\inst|AC [15] & (((\inst|state.ex_or~q ) # (\inst|Selector12~0_combout )) # (\inst|WideOr3~2_combout ))) ) ) # ( !\inst|WideOr3~3_combout  & ( (\inst|AC [15] & ((\inst|state.ex_or~q ) # 
// (\inst|Selector12~0_combout ))) ) )

	.dataa(!\inst|WideOr3~2_combout ),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|WideOr3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~1_combout ),
=======
defparam \inst4|IO_COUNT[9] .extended_lut = "off";
defparam \inst4|IO_COUNT[9] .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst4|IO_COUNT[9] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y22_N37
dffeas \inst7|B_DI[9] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[9] .is_wysiwyg = "true";
defparam \inst7|B_DI[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N45
cyclonev_lcell_comb \IO_DATA[9]~9 (
// Equation(s):
// \IO_DATA[9]~9_combout  = ( \inst7|B_DI [9] & ( (!\inst|IO_WRITE_int~q  & (((!\inst3|TIMER_EN~combout )) # (\inst4|IO_COUNT [9]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [9])))) ) ) # ( !\inst7|B_DI [9] & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [9] & 
// (\inst3|TIMER_EN~combout ))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [9])))) ) )

	.dataa(!\inst4|IO_COUNT [9]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|AC [9]),
	.datae(gnd),
	.dataf(!\inst7|B_DI [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~9_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~1 .extended_lut = "off";
defparam \inst|Selector12~1 .lut_mask = 64'h030F030F070F070F;
defparam \inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[29]~16 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[29]~16_combout  = ( \inst|AC [14] & ( (!\inst|IR [0] & (((\inst|AC [13])))) # (\inst|IR [0] & (((\inst|AC [12])) # (\inst|IR [4]))) ) ) # ( !\inst|AC [14] & ( (!\inst|IR [0] & (((\inst|AC [13])))) # (\inst|IR [0] & 
// (!\inst|IR [4] & (\inst|AC [12]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [12]),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
=======
defparam \IO_DATA[9]~9 .extended_lut = "off";
defparam \IO_DATA[9]~9 .lut_mask = 64'h04370437C4F7C4F7;
defparam \IO_DATA[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N0
cyclonev_lcell_comb \inst|Selector18~4 (
// Equation(s):
// \inst|Selector18~4_combout  = ( \inst|WideOr3~0_combout  & ( \IO_DATA[9]~9_combout  & ( ((!\inst|Selector18~3_combout ) # (\inst|state.ex_in2~q )) # (\inst|Selector18~0_combout ) ) ) ) # ( !\inst|WideOr3~0_combout  & ( \IO_DATA[9]~9_combout  & ( 
// (((!\inst|Selector18~3_combout ) # (\inst|state.ex_in2~q )) # (\inst|Add1~37_sumout )) # (\inst|Selector18~0_combout ) ) ) ) # ( \inst|WideOr3~0_combout  & ( !\IO_DATA[9]~9_combout  & ( (!\inst|Selector18~3_combout ) # (\inst|Selector18~0_combout ) ) ) ) 
// # ( !\inst|WideOr3~0_combout  & ( !\IO_DATA[9]~9_combout  & ( ((!\inst|Selector18~3_combout ) # (\inst|Add1~37_sumout )) # (\inst|Selector18~0_combout ) ) ) )

	.dataa(!\inst|Selector18~0_combout ),
	.datab(!\inst|Add1~37_sumout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|Selector18~3_combout ),
	.datae(!\inst|WideOr3~0_combout ),
	.dataf(!\IO_DATA[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[29]~16 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[29]~16 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \inst|shifter|auto_generated|sbit_w[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( \inst|IR [0] & ( (!\inst|IR [2] & ((\inst|IR [1]) # (\inst|AC [14]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( \inst|IR [0] & ( (\inst|AC 
// [14] & (!\inst|IR [2] & !\inst|IR [1])) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( !\inst|IR [0] & ( (!\inst|IR [2] & ((\inst|AC [15]) # (\inst|IR [1]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( !\inst|IR 
// [0] & ( (!\inst|IR [2] & (!\inst|IR [1] & \inst|AC [15])) ) ) )

	.dataa(!\inst|AC [14]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~3 .extended_lut = "off";
defparam \inst|Selector12~3 .lut_mask = 64'h00C00CCC40404C4C;
defparam \inst|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[21]~31 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[21]~31_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6])) ) ) # ( !\inst|IR [0] & ( \inst|AC [5] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [4]),
	.datad(!\inst|AC [5]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
=======
defparam \inst|Selector18~4 .extended_lut = "off";
defparam \inst|Selector18~4 .lut_mask = 64'hFF77FF55FF7FFF5F;
defparam \inst|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N2
dffeas \inst|AC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[9] .is_wysiwyg = "true";
defparam \inst|AC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[26]~1 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[26]~1_combout  = ( \inst|AC [10] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & (\inst|AC [9])) # (\inst|IR [4] & ((\inst|AC [11])))) ) ) # ( !\inst|AC [10] & ( (\inst|IR [0] & ((!\inst|IR [4] & (\inst|AC [9])) # (\inst|IR [4] 
// & ((\inst|AC [11]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [9]),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[21]~31 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[21]~31 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \inst|shifter|auto_generated|sbit_w[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~46 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~46_combout  = ( !\inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[23]~14_combout )))) # (\inst|IR [1] & (((\inst|IR [4])) # 
// (\inst|shifter|auto_generated|sbit_w[21]~31_combout ))) ) ) ) # ( !\inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[23]~14_combout )))) # (\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[21]~31_combout  & ((!\inst|IR [4])))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[23]~14_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [1]),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~46_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .lut_mask = 64'h02130213CEDFCEDF;
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[40]~3 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[40]~3_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[24]~0_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[24]~0_combout )))) # (\inst|IR [1] & (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[26]~1_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[55]~46 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~46 .lut_mask = 64'h33500000335F0000;
defparam \inst|shifter|auto_generated|sbit_w[55]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[27]~13 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[27]~13_combout  = ( \inst|AC [10] & ( \inst|AC [12] & ( (\inst|AC [11]) # (\inst|IR [0]) ) ) ) # ( !\inst|AC [10] & ( \inst|AC [12] & ( (!\inst|IR [0] & ((\inst|AC [11]))) # (\inst|IR [0] & (\inst|IR [4])) ) ) ) # ( 
// \inst|AC [10] & ( !\inst|AC [12] & ( (!\inst|IR [0] & ((\inst|AC [11]))) # (\inst|IR [0] & (!\inst|IR [4])) ) ) ) # ( !\inst|AC [10] & ( !\inst|AC [12] & ( (!\inst|IR [0] & \inst|AC [11]) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [11]),
	.datad(gnd),
	.datae(!\inst|AC [10]),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[52]~34 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[52]~34_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[32]~11_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[32]~11_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[40]~3_combout ))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[52]~34_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[27]~13 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[27]~13 .lut_mask = 64'h0C0C2E2E1D1D3F3F;
defparam \inst|shifter|auto_generated|sbit_w[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N21
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~47 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~47_combout  = ( \inst|IR [1] & ( (\inst|shifter|auto_generated|sbit_w[29]~16_combout  & (\inst|IR [4] & \inst|IR [2])) ) ) # ( !\inst|IR [1] & ( (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout  & 
// \inst|IR [2])) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[55]~47 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~47 .lut_mask = 64'h0003000300110011;
defparam \inst|shifter|auto_generated|sbit_w[55]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N54
cyclonev_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( \inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (\inst|IR [2] & ((\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[27]~13_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( \inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (\inst|IR [2] & ((!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout )) # (\inst|IR [1] & ((!\inst|IR [4]))))) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( !\inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (\inst|IR [2] & ((!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout )) # (\inst|IR [1] & ((\inst|IR [4]))))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( !\inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout  & !\inst|IR [1])) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~2_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[52]~34 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[52]~34 .lut_mask = 64'h02070207F2F7F2F7;
defparam \inst|shifter|auto_generated|sbit_w[52]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N3
cyclonev_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[52]~34_combout ))) # (\inst|IR [4] & (\inst|AC [15]))

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(!\inst|AC [15]),
	.datad(!\inst|shifter|auto_generated|sbit_w[52]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~2 .extended_lut = "off";
defparam \inst|Selector12~2 .lut_mask = 64'h1010101515101515;
defparam \inst|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = ( \inst|Selector12~2_combout  & ( \inst|IR [3] & ( (!\inst|shifter|auto_generated|sbit_w[55]~46_combout  & (!\inst|shifter|auto_generated|sbit_w[55]~47_combout  & !\inst|shifter|auto_generated|sbit_w[55]~48_combout )) ) ) ) # 
// ( !\inst|Selector12~2_combout  & ( \inst|IR [3] & ( (!\inst|shifter|auto_generated|sbit_w[55]~46_combout  & (!\inst|shifter|auto_generated|sbit_w[55]~47_combout  & !\inst|shifter|auto_generated|sbit_w[55]~48_combout )) ) ) ) # ( 
// !\inst|Selector12~2_combout  & ( !\inst|IR [3] & ( !\inst|Selector12~3_combout  ) ) )

	.dataa(!\inst|Selector12~3_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[55]~46_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[55]~47_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[55]~48_combout ),
	.datae(!\inst|Selector12~2_combout ),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~4_combout ),
=======
defparam \inst|Selector15~0 .extended_lut = "off";
defparam \inst|Selector15~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N54
cyclonev_lcell_comb \inst|Add1~80 (
// Equation(s):
// \inst|Add1~80_combout  = ( \inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & (\inst|IR [10])) # (\inst|state.ex_sub~q  & ((!\inst|altsyncram_component|auto_generated|q_a [12]))) ) ) # ( !\inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [12] & \inst|state.ex_add~q )) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~80_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~4 .extended_lut = "off";
defparam \inst|Selector12~4 .lut_mask = 64'hAAAA0000C000C000;
defparam \inst|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \inst|Selector12~8 (
// Equation(s):
// \inst|Selector12~8_combout  = ( \inst|Selector12~1_combout  & ( \inst|Selector12~4_combout  ) ) # ( !\inst|Selector12~1_combout  & ( \inst|Selector12~4_combout  & ( (!\inst|Selector12~7_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~61_sumout )) ) ) 
// ) # ( \inst|Selector12~1_combout  & ( !\inst|Selector12~4_combout  ) ) # ( !\inst|Selector12~1_combout  & ( !\inst|Selector12~4_combout  & ( ((!\inst|Selector12~7_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~61_sumout ))) # 
// (\inst|Selector12~5_combout ) ) ) )

	.dataa(!\inst|Selector12~5_combout ),
	.datab(!\inst|Selector12~7_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Add1~61_sumout ),
	.datae(!\inst|Selector12~1_combout ),
	.dataf(!\inst|Selector12~4_combout ),
=======
defparam \inst|Add1~80 .extended_lut = "off";
defparam \inst|Add1~80 .lut_mask = 64'h303C303C74747474;
defparam \inst|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N39
cyclonev_lcell_comb \inst|Add1~49 (
// Equation(s):
// \inst|Add1~49_sumout  = SUM(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~46  ))
// \inst|Add1~50  = CARRY(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~46  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~80_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~49_sumout ),
	.cout(\inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~49 .extended_lut = "off";
defparam \inst|Add1~49 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N12
cyclonev_lcell_comb \inst|Selector15~3 (
// Equation(s):
// \inst|Selector15~3_combout  = ( !\inst|IR [3] & ( ((!\inst|state.ex_shift~q  & (((\inst|Add1~49_sumout  & !\inst|WideOr3~0_combout )))) # (\inst|state.ex_shift~q  & (((\inst|Add1~49_sumout  & !\inst|WideOr3~0_combout )) # 
// (\inst|shifter|auto_generated|sbit_w[60]~35_combout )))) # (\inst|Selector15~2_combout ) ) ) # ( \inst|IR [3] & ( ((!\inst|state.ex_shift~q  & (((\inst|Add1~49_sumout  & !\inst|WideOr3~0_combout )))) # (\inst|state.ex_shift~q  & (((\inst|Add1~49_sumout  & 
// !\inst|WideOr3~0_combout )) # (\inst|Selector15~0_combout )))) # (\inst|Selector15~2_combout ) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|Selector15~2_combout ),
	.datac(!\inst|Selector15~0_combout ),
	.datad(!\inst|Add1~49_sumout ),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(!\inst|shifter|auto_generated|sbit_w[60]~35_combout ),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector12~8_combout ),
=======
	.combout(\inst|Selector15~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector12~8 .extended_lut = "off";
defparam \inst|Selector12~8 .lut_mask = 64'hDDFDFFFFCCFCFFFF;
defparam \inst|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N56
dffeas \inst|AC[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector12~8_combout ),
=======
defparam \inst|Selector15~3 .extended_lut = "on";
defparam \inst|Selector15~3 .lut_mask = 64'h37FF37FF37373737;
defparam \inst|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N14
dffeas \inst|AC[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector15~3_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|AC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[15] .is_wysiwyg = "true";
defparam \inst|AC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[30]~5 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[30]~5_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [13]))) # (\inst|IR [4] & (\inst|AC [15])) ) ) # ( !\inst|IR [0] & ( \inst|AC [14] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
=======
	.q(\inst|AC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[12] .is_wysiwyg = "true";
defparam \inst|AC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[27]~14 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[27]~14_combout  = ( \inst|AC [11] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [10]))) # (\inst|IR [4] & (\inst|AC [12]))) ) ) # ( !\inst|AC [11] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [10]))) # 
// (\inst|IR [4] & (\inst|AC [12])))) ) )

	.dataa(!\inst|AC [12]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [10]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .lut_mask = 64'h03110311CFDDCFDD;
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[41]~16 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[41]~16_combout  = ( \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[27]~14_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[27]~14_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .lut_mask = 64'h01450145ABEFABEF;
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[53]~36 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[53]~36_combout  = ( \inst|IR [1] & ( \inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[41]~16_combout  & \inst|IR [4]) ) ) ) # ( !\inst|IR [1] & ( \inst|IR [2] & ( (!\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[17]~23_combout ))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[41]~16_combout )) ) ) ) # ( \inst|IR [1] & ( !\inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  ) ) ) # ( !\inst|IR [1] & ( 
// !\inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[53]~36_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[62]~45 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[62]~45_combout  = ( \inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [4] & (((!\inst|IR [2])))) # (\inst|IR [4] & (((!\inst|IR [1] & !\inst|IR 
// [2])) # (\inst|AC [15]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [1] & ((!\inst|IR [2]) # ((\inst|AC [15] & \inst|IR [4])))) # (\inst|IR [1] & (((\inst|AC [15] & 
// \inst|IR [4])))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [2] & (\inst|IR [1] & ((!\inst|IR [4]) # (\inst|AC [15])))) # (\inst|IR [2] & (((\inst|AC [15] & \inst|IR 
// [4])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (\inst|AC [15] & (\inst|IR [4] & ((\inst|IR [2]) # (\inst|IR [1])))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[62]~45_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[53]~36 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[53]~36 .lut_mask = 64'h00FF00FF1D1D1111;
defparam \inst|shifter|auto_generated|sbit_w[53]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N33
cyclonev_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = ( \inst|IR [3] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[53]~36_combout )) # (\inst|IR [4] & ((\inst|AC [15]))) ) ) # ( !\inst|IR [3] & ( \inst|shifter|auto_generated|sbit_w[61]~37_combout  ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[61]~37_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[53]~36_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[62]~45 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[62]~45 .lut_mask = 64'h00074407888FCC8F;
defparam \inst|shifter|auto_generated|sbit_w[62]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[42]~42 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[42]~42_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) # (\inst|IR [1] & (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[28]~4_combout ))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[42]~42_combout ),
=======
defparam \inst|Selector14~0 .extended_lut = "off";
defparam \inst|Selector14~0 .lut_mask = 64'h55555555330F330F;
defparam \inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N36
cyclonev_lcell_comb \inst4|Add0~49 (
// Equation(s):
// \inst4|Add0~49_sumout  = SUM(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))
// \inst4|Add0~50  = CARRY(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))

	.dataa(!\inst4|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~49_sumout ),
	.cout(\inst4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~49 .extended_lut = "off";
defparam \inst4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N38
dffeas \inst4|COUNT[13] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[13] .is_wysiwyg = "true";
defparam \inst4|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N36
cyclonev_lcell_comb \inst4|IO_COUNT[13] (
// Equation(s):
// \inst4|IO_COUNT [13] = ( \inst4|COUNT [13] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [13]) ) ) # ( !\inst4|COUNT [13] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [13]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [13]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[42]~42 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[42]~42 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \inst|shifter|auto_generated|sbit_w[42]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[34]~30 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[34]~30_combout  = ( \inst|AC [0] & ( !\inst|IR [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
=======
defparam \inst4|IO_COUNT[13] .extended_lut = "off";
defparam \inst4|IO_COUNT[13] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N27
cyclonev_lcell_comb \IO_DATA[13]~13 (
// Equation(s):
// \IO_DATA[13]~13_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [13])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [13]))) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q  & \inst|AC [13]) ) )

	.dataa(!\inst4|IO_COUNT [13]),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~13_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[34]~30 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[34]~30 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|shifter|auto_generated|sbit_w[34]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[34]~43 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[34]~43_combout  = ( \inst|shifter|auto_generated|sbit_w[20]~7_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[18]~8_combout )))) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[34]~30_combout )) # (\inst|IR [4]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[20]~7_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[18]~8_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[34]~30_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[34]~43_combout ),
=======
defparam \IO_DATA[13]~13 .extended_lut = "off";
defparam \IO_DATA[13]~13 .lut_mask = 64'h000F000F505F505F;
defparam \IO_DATA[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N33
cyclonev_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = ( \inst|AC [13] & ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|AC [13] & ( 
// \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_xor~q  & !\inst|state.ex_load~q )) ) ) ) # ( \inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|AC [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[34]~43 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[34]~43 .lut_mask = 64'h0F220F220F770F77;
defparam \inst|shifter|auto_generated|sbit_w[34]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[54]~50 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[54]~50_combout  = ( \inst|shifter|auto_generated|sbit_w[34]~43_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[38]~29_combout )))) # (\inst|IR [2] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[42]~42_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[34]~43_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[38]~29_combout )))) # (\inst|IR [2] & (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[42]~42_combout ))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[42]~42_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[34]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[54]~50_combout ),
=======
defparam \inst|Selector14~1 .extended_lut = "off";
defparam \inst|Selector14~1 .lut_mask = 64'hFFFF88888080A000;
defparam \inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N24
cyclonev_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = ( \IO_DATA[13]~13_combout  & ( \inst|Selector14~1_combout  & ( (!\inst|state.ex_in2~q  & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10]))) ) ) ) # ( !\IO_DATA[13]~13_combout  & ( \inst|Selector14~1_combout  & ( 
// (!\inst|state.ex_loadi~q ) # (!\inst|IR [10]) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|IR [10]),
	.datae(!\IO_DATA[13]~13_combout ),
	.dataf(!\inst|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[54]~50 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[54]~50 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \inst|shifter|auto_generated|sbit_w[54]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \inst|Selector13~4 (
// Equation(s):
// \inst|Selector13~4_combout  = ( !\inst|IR [3] & ( ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[42]~42_combout  & ((\inst|IR [2]))))) # (\inst|shifter|auto_generated|sbit_w[62]~45_combout ) ) ) # ( \inst|IR [3] & ( (!\inst|IR [4] & 
// ((((\inst|shifter|auto_generated|sbit_w[54]~50_combout ))))) # (\inst|IR [4] & (((\inst|AC [15])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[62]~45_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|shifter|auto_generated|sbit_w[54]~50_combout ),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|IR [2]),
	.datag(!\inst|shifter|auto_generated|sbit_w[42]~42_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~4 .extended_lut = "on";
defparam \inst|Selector13~4 .lut_mask = 64'h333305AF3B3B05AF;
defparam \inst|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N39
cyclonev_lcell_comb \inst4|IO_OUT (
// Equation(s):
// \inst4|IO_OUT~combout  = ( \inst|IR [1] & ( (\inst11~1_combout  & (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~0_combout  & \inst11~0_combout ))) ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst11~0_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_OUT~combout ),
=======
defparam \inst|Selector14~2 .extended_lut = "off";
defparam \inst|Selector14~2 .lut_mask = 64'h00000000FFCCF0C0;
defparam \inst|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N42
cyclonev_lcell_comb \inst|Add1~53 (
// Equation(s):
// \inst|Add1~53_sumout  = SUM(( \inst|Add1~81_combout  ) + ( (\inst|AC [13] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~50  ))
// \inst|Add1~54  = CARRY(( \inst|Add1~81_combout  ) + ( (\inst|AC [13] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~50  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~81_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(\inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~53_sumout ),
	.cout(\inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~53 .extended_lut = "off";
defparam \inst|Add1~53 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N24
cyclonev_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = ( \inst|Add1~53_sumout  & ( \inst|WideOr3~0_combout  & ( (!\inst|Selector14~2_combout ) # ((\inst|Selector14~0_combout  & \inst|state.ex_shift~q )) ) ) ) # ( !\inst|Add1~53_sumout  & ( \inst|WideOr3~0_combout  & ( 
// (!\inst|Selector14~2_combout ) # ((\inst|Selector14~0_combout  & \inst|state.ex_shift~q )) ) ) ) # ( \inst|Add1~53_sumout  & ( !\inst|WideOr3~0_combout  ) ) # ( !\inst|Add1~53_sumout  & ( !\inst|WideOr3~0_combout  & ( (!\inst|Selector14~2_combout ) # 
// ((\inst|Selector14~0_combout  & \inst|state.ex_shift~q )) ) ) )

	.dataa(!\inst|Selector14~0_combout ),
	.datab(gnd),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|Selector14~2_combout ),
	.datae(!\inst|Add1~53_sumout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_OUT .extended_lut = "off";
defparam \inst4|IO_OUT .lut_mask = 64'h0000000000040004;
defparam \inst4|IO_OUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \inst4|IO_COUNT[14] (
// Equation(s):
// \inst4|IO_COUNT [14] = (!\inst3|TIMER_EN~combout  & (\inst4|COUNT [14])) # (\inst3|TIMER_EN~combout  & ((\inst4|IO_COUNT [14])))

	.dataa(gnd),
	.datab(!\inst4|COUNT [14]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [14]),
	.datae(gnd),
	.dataf(gnd),
=======
defparam \inst|Selector14~3 .extended_lut = "off";
defparam \inst|Selector14~3 .lut_mask = 64'hFF05FFFFFF05FF05;
defparam \inst|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N26
dffeas \inst|AC[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[13] .is_wysiwyg = "true";
defparam \inst|AC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N45
cyclonev_lcell_comb \inst|Add1~57 (
// Equation(s):
// \inst|Add1~57_sumout  = SUM(( (\inst|AC [14] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~82_combout  ) + ( \inst|Add1~54  ))
// \inst|Add1~58  = CARRY(( (\inst|AC [14] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~82_combout  ) + ( \inst|Add1~54  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst|Add1~82_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~54 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst4|IO_COUNT [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[14] .extended_lut = "off";
defparam \inst4|IO_COUNT[14] .lut_mask = 64'h303F303F303F303F;
defparam \inst4|IO_COUNT[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N54
cyclonev_lcell_comb \inst7|IO_BUS|dout[14]~13 (
// Equation(s):
// \inst7|IO_BUS|dout[14]~13_combout  = ( !\inst11~combout  & ( (!\inst4|IO_OUT~combout ) # (\inst4|IO_COUNT [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_OUT~combout ),
	.datad(!\inst4|IO_COUNT [14]),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[14]~13_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~57_sumout ),
	.cout(\inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~57 .extended_lut = "off";
defparam \inst|Add1~57 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N54
cyclonev_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = ( \inst|IR [3] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[54]~38_combout )) # (\inst|IR [4] & ((\inst|AC [15]))) ) ) # ( !\inst|IR [3] & ( \inst|shifter|auto_generated|sbit_w[62]~39_combout  ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[54]~38_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|shifter|auto_generated|sbit_w[62]~39_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[14]~13 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[14]~13 .lut_mask = 64'hF0FFF0FF00000000;
defparam \inst7|IO_BUS|dout[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = ( \inst|AC [14] & ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (((\inst|WideOr3~3_combout  & \inst|WideOr3~2_combout )) # (\inst|state.ex_or~q )) # (\inst|state.ex_and~DUPLICATE_q ) ) ) ) # ( \inst|AC [14] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [14] & ( ((\inst|WideOr3~3_combout  & \inst|WideOr3~2_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|WideOr3~3_combout ),
	.datab(!\inst|WideOr3~2_combout ),
	.datac(!\inst|state.ex_and~DUPLICATE_q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~0 .extended_lut = "off";
defparam \inst|Selector13~0 .lut_mask = 64'h000011FF00001FFF;
defparam \inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = ( \inst|AC [14] & ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|WideOr3~1_combout  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ))) ) ) ) # ( !\inst|AC [14] & ( 
// \inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|WideOr3~1_combout  & (!\inst|state.ex_xor~q  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q )))) ) ) ) # ( \inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( 
// (!\inst|state.ex_xor~q  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ))) ) ) ) # ( !\inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
=======
defparam \inst|Selector13~0 .extended_lut = "off";
defparam \inst|Selector13~0 .lut_mask = 64'h0F0F0F0F55335533;
defparam \inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N40
dffeas \inst4|COUNT[14]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N39
cyclonev_lcell_comb \inst4|Add0~53 (
// Equation(s):
// \inst4|Add0~53_sumout  = SUM(( \inst4|COUNT[14]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~50  ))
// \inst4|Add0~54  = CARRY(( \inst4|COUNT[14]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~50  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~50 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~1 .extended_lut = "off";
defparam \inst|Selector13~1 .lut_mask = 64'hFFF0CCC044405550;
defparam \inst|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N9
cyclonev_lcell_comb \inst|io_bus|dout[0]~22 (
// Equation(s):
// \inst|io_bus|dout[0]~22_combout  = ( !\inst11~combout  & ( \inst|io_bus|dout[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[0]~22_combout ),
=======
	.combout(),
	.sumout(\inst4|Add0~53_sumout ),
	.cout(\inst4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~53 .extended_lut = "off";
defparam \inst4|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N41
dffeas \inst4|COUNT[14] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14] .is_wysiwyg = "true";
defparam \inst4|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N15
cyclonev_lcell_comb \inst4|IO_COUNT[14] (
// Equation(s):
// \inst4|IO_COUNT [14] = ( \inst4|COUNT [14] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [14]) ) ) # ( !\inst4|COUNT [14] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [14]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [14]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[0]~22 .extended_lut = "off";
defparam \inst|io_bus|dout[0]~22 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|io_bus|dout[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \inst|Selector13~2 (
// Equation(s):
// \inst|Selector13~2_combout  = ( \inst7|IO_BUS|dout[14]~8_combout  & ( \inst|io_bus|dout[0]~22_combout  & ( (!\inst|state.ex_in2~q  & (!\inst|Selector13~0_combout  & \inst|Selector13~1_combout )) ) ) ) # ( !\inst7|IO_BUS|dout[14]~8_combout  & ( 
// \inst|io_bus|dout[0]~22_combout  & ( (!\inst|state.ex_in2~q  & (!\inst|Selector13~0_combout  & \inst|Selector13~1_combout )) ) ) ) # ( \inst7|IO_BUS|dout[14]~8_combout  & ( !\inst|io_bus|dout[0]~22_combout  & ( (!\inst|Selector13~0_combout  & 
// \inst|Selector13~1_combout ) ) ) ) # ( !\inst7|IO_BUS|dout[14]~8_combout  & ( !\inst|io_bus|dout[0]~22_combout  & ( (!\inst|Selector13~0_combout  & (\inst|Selector13~1_combout  & ((!\inst|state.ex_in2~q ) # (!\inst7|IO_BUS|dout[14]~13_combout )))) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst7|IO_BUS|dout[14]~13_combout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|Selector13~1_combout ),
	.datae(!\inst7|IO_BUS|dout[14]~8_combout ),
	.dataf(!\inst|io_bus|dout[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~2_combout ),
=======
defparam \inst4|IO_COUNT[14] .extended_lut = "off";
defparam \inst4|IO_COUNT[14] .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst4|IO_COUNT[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N36
cyclonev_lcell_comb \IO_DATA[14]~14 (
// Equation(s):
// \IO_DATA[14]~14_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & ((\inst4|IO_COUNT [14]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [14])) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|AC [14] & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [14]),
	.datac(!\inst4|IO_COUNT [14]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~14_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector13~2 .extended_lut = "off";
defparam \inst|Selector13~2 .lut_mask = 64'h00E000F000A000A0;
defparam \inst|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N45
cyclonev_lcell_comb \inst|Selector13~3 (
// Equation(s):
// \inst|Selector13~3_combout  = ( \inst|Selector13~4_combout  & ( \inst|Selector13~2_combout  & ( ((!\inst|WideOr3~0_combout  & \inst|Add1~57_sumout )) # (\inst|state.ex_shift~q ) ) ) ) # ( !\inst|Selector13~4_combout  & ( \inst|Selector13~2_combout  & ( 
// (!\inst|WideOr3~0_combout  & \inst|Add1~57_sumout ) ) ) ) # ( \inst|Selector13~4_combout  & ( !\inst|Selector13~2_combout  ) ) # ( !\inst|Selector13~4_combout  & ( !\inst|Selector13~2_combout  ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Add1~57_sumout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(gnd),
	.datae(!\inst|Selector13~4_combout ),
	.dataf(!\inst|Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~3_combout ),
=======
defparam \IO_DATA[14]~14 .extended_lut = "off";
defparam \IO_DATA[14]~14 .lut_mask = 64'h003300330F330F33;
defparam \IO_DATA[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N30
cyclonev_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = ( \inst|AC [14] & ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_and~q  & !\inst|state.ex_or~q )) ) ) ) # ( !\inst|AC [14] & ( 
// \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( \inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_xor~q  & 
// !\inst|state.ex_or~q ) ) ) ) # ( !\inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector13~3 .extended_lut = "off";
defparam \inst|Selector13~3 .lut_mask = 64'hFFFFFFFF22222F2F;
defparam \inst|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N47
dffeas \inst|AC[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[14] .is_wysiwyg = "true";
defparam \inst|AC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N30
cyclonev_lcell_comb \inst7|IO_BUS|dout[14]~8 (
// Equation(s):
// \inst7|IO_BUS|dout[14]~8_combout  = ( !\inst|AC [14] & ( \inst13|pixelRAM|auto_generated|q_b [14] & ( \inst|IO_WRITE_int~q  ) ) ) # ( \inst|AC [14] & ( !\inst13|pixelRAM|auto_generated|q_b [14] & ( \inst13|datatrans_en~q  ) ) ) # ( !\inst|AC [14] & ( 
// !\inst13|pixelRAM|auto_generated|q_b [14] & ( (\inst|IO_WRITE_int~q ) # (\inst13|datatrans_en~q ) ) ) )

	.dataa(!\inst13|datatrans_en~q ),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(gnd),
	.datae(!\inst|AC [14]),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[14]~8_combout ),
=======
defparam \inst|Selector13~1 .extended_lut = "off";
defparam \inst|Selector13~1 .lut_mask = 64'hFFFFAA008800C000;
defparam \inst|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N6
cyclonev_lcell_comb \inst|Selector13~2 (
// Equation(s):
// \inst|Selector13~2_combout  = ( \inst|Selector13~1_combout  & ( (!\inst|state.ex_in2~q  & ((!\inst|state.ex_loadi~q ) # ((!\inst|IR [10])))) # (\inst|state.ex_in2~q  & (!\IO_DATA[14]~14_combout  & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10])))) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\IO_DATA[14]~14_combout ),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[14]~8 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[14]~8 .lut_mask = 64'h5F5F55550F0F0000;
defparam \inst7|IO_BUS|dout[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N18
cyclonev_lcell_comb \inst13|BUS_Switcher|din[14]~14 (
// Equation(s):
// \inst13|BUS_Switcher|din[14]~14_combout  = ( \inst11~combout  & ( !\inst|IO_WRITE_int~q  ) ) # ( !\inst11~combout  & ( (!\inst7|IO_BUS|dout[14]~8_combout ) # (!\inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|IO_BUS|dout[14]~8_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|BUS_Switcher|din[14]~14 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[14]~14 .lut_mask = 64'hFFF0FFF0FF00FF00;
defparam \inst13|BUS_Switcher|din[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N19
dffeas \inst13|ram_write_buffer[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|BUS_Switcher|din[14]~14_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[14] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N3
cyclonev_lcell_comb \inst|io_bus|dout[8]~17 (
// Equation(s):
// \inst|io_bus|dout[8]~17_combout  = ( \inst13|datatrans_en~q  & ( \inst13|pixelRAM|auto_generated|q_b [21] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [8]) ) ) ) # ( !\inst13|datatrans_en~q  & ( \inst13|pixelRAM|auto_generated|q_b [21] & ( (\inst|IO_WRITE_int~q 
//  & !\inst|AC [8]) ) ) ) # ( \inst13|datatrans_en~q  & ( !\inst13|pixelRAM|auto_generated|q_b [21] ) ) # ( !\inst13|datatrans_en~q  & ( !\inst13|pixelRAM|auto_generated|q_b [21] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [8]) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst|AC [8]),
	.datad(gnd),
	.datae(!\inst13|datatrans_en~q ),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[8]~17_combout ),
=======
defparam \inst|Selector13~2 .extended_lut = "off";
defparam \inst|Selector13~2 .lut_mask = 64'h00000000FAC8FAC8;
defparam \inst|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N21
cyclonev_lcell_comb \inst|Selector13~3 (
// Equation(s):
// \inst|Selector13~3_combout  = ( \inst|state.ex_shift~q  & ( \inst|Selector13~2_combout  & ( ((!\inst|WideOr3~0_combout  & \inst|Add1~57_sumout )) # (\inst|Selector13~0_combout ) ) ) ) # ( !\inst|state.ex_shift~q  & ( \inst|Selector13~2_combout  & ( 
// (!\inst|WideOr3~0_combout  & \inst|Add1~57_sumout ) ) ) ) # ( \inst|state.ex_shift~q  & ( !\inst|Selector13~2_combout  ) ) # ( !\inst|state.ex_shift~q  & ( !\inst|Selector13~2_combout  ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Add1~57_sumout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(gnd),
	.datae(!\inst|state.ex_shift~q ),
	.dataf(!\inst|Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[8]~17 .extended_lut = "off";
defparam \inst|io_bus|dout[8]~17 .lut_mask = 64'h5050FFFF50505050;
defparam \inst|io_bus|dout[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N48
cyclonev_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = ( \inst4|IO_BUS|dout[8]~8_combout  & ( \inst7|B_DI [8] & ( (\inst|io_bus|dout[0]~0_combout  & (\inst|state.ex_in2~q  & !\inst11~combout )) ) ) ) # ( !\inst4|IO_BUS|dout[8]~8_combout  & ( \inst7|B_DI [8] & ( 
// (\inst|state.ex_in2~q  & ((!\inst|io_bus|dout[8]~17_combout ) # ((\inst|io_bus|dout[0]~0_combout  & !\inst11~combout )))) ) ) ) # ( \inst4|IO_BUS|dout[8]~8_combout  & ( !\inst7|B_DI [8] & ( (\inst|io_bus|dout[0]~0_combout  & (\inst|state.ex_in2~q  & 
// !\inst11~combout )) ) ) ) # ( !\inst4|IO_BUS|dout[8]~8_combout  & ( !\inst7|B_DI [8] & ( (\inst|state.ex_in2~q  & (!\inst11~combout  & ((!\inst|io_bus|dout[8]~17_combout ) # (\inst|io_bus|dout[0]~0_combout )))) ) ) )

	.dataa(!\inst|io_bus|dout[8]~17_combout ),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst11~combout ),
	.datae(!\inst4|IO_BUS|dout[8]~8_combout ),
	.dataf(!\inst7|B_DI [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~0 .extended_lut = "off";
defparam \inst|Selector19~0 .lut_mask = 64'h0B0003000B0A0300;
defparam \inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|state.ex_xor~q  & (\inst|state.ex_loadi~DUPLICATE_q  & (\inst|IR [8]))) # (\inst|state.ex_xor~q  & ((!\inst|AC [8]) # ((\inst|state.ex_loadi~DUPLICATE_q  & 
// \inst|IR [8])))) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|state.ex_xor~q  & (\inst|state.ex_loadi~DUPLICATE_q  & (\inst|IR [8]))) # (\inst|state.ex_xor~q  & (((\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [8])) # (\inst|AC 
// [8]))) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(!\inst|IR [8]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~4 .extended_lut = "off";
defparam \inst|Selector19~4 .lut_mask = 64'h0357035757035703;
defparam \inst|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \inst|Selector19~5 (
// Equation(s):
// \inst|Selector19~5_combout  = ( \inst|Selector27~4_combout  & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector19~4_combout  & ((!\inst|state.ex_and~DUPLICATE_q ) # ((!\inst|altsyncram_component|auto_generated|q_a [8]) # (!\inst|AC [8])))) ) ) ) # ( 
// !\inst|Selector27~4_combout  & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector19~4_combout  & !\inst|AC [8]) ) ) ) # ( \inst|Selector27~4_combout  & ( !\inst|WideOr3~1_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [8] & 
// !\inst|Selector19~4_combout ) ) ) ) # ( !\inst|Selector27~4_combout  & ( !\inst|WideOr3~1_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [8] & (!\inst|Selector19~4_combout  & !\inst|AC [8])) ) ) )

	.dataa(!\inst|state.ex_and~DUPLICATE_q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst|Selector19~4_combout ),
	.datad(!\inst|AC [8]),
	.datae(!\inst|Selector27~4_combout ),
	.dataf(!\inst|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~5 .extended_lut = "off";
defparam \inst|Selector19~5 .lut_mask = 64'hC000C0C0F000F0E0;
defparam \inst|Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = ( \inst|IR [3] & ( \inst|state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
=======
defparam \inst|Selector13~3 .extended_lut = "off";
defparam \inst|Selector13~3 .lut_mask = 64'hFFFFFFFF22222F2F;
defparam \inst|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N23
dffeas \inst|AC[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[14] .is_wysiwyg = "true";
defparam \inst|AC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N48
cyclonev_lcell_comb \inst|Add1~61 (
// Equation(s):
// \inst|Add1~61_sumout  = SUM(( \inst|Add1~83_combout  ) + ( (\inst|AC [15] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~58  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~83_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add1~58 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~2 .extended_lut = "off";
defparam \inst|Selector19~2 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~11 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~11_combout  = ( !\inst|shifter|auto_generated|sbit_w[32]~10_combout  & ( (!\inst|IR [4]) # ((!\inst|shifter|auto_generated|sbit_w[18]~8_combout ) # (!\inst|IR [1])) ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[32]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~11_combout ),
=======
	.combout(),
	.sumout(\inst|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~61 .extended_lut = "off";
defparam \inst|Add1~61 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N12
cyclonev_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = ( \inst|IR [0] & ( \inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[43]~32_combout  ) ) ) # ( !\inst|IR [0] & ( \inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[43]~32_combout  ) ) ) # ( \inst|IR [0] & ( !\inst|IR [2] 
// & ( (!\inst|IR [1] & (\inst|AC [14])) # (\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[29]~17_combout ))) ) ) ) # ( !\inst|IR [0] & ( !\inst|IR [2] & ( (\inst|IR [1] & \inst|shifter|auto_generated|sbit_w[29]~17_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.datab(!\inst|AC [14]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[48]~11 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~11 .lut_mask = 64'hFFFCFFFC00000000;
defparam \inst|shifter|auto_generated|sbit_w[48]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = ( \inst|AC [15] & ( (\inst|Selector19~2_combout  & (((!\inst|IR [2] & !\inst|shifter|auto_generated|sbit_w[48]~11_combout )) # (\inst|IR [4]))) ) ) # ( !\inst|AC [15] & ( (!\inst|IR [4] & (!\inst|IR [2] & 
// (\inst|Selector19~2_combout  & !\inst|shifter|auto_generated|sbit_w[48]~11_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|Selector19~2_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[48]~11_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~3_combout ),
=======
defparam \inst|Selector12~0 .extended_lut = "off";
defparam \inst|Selector12~0 .lut_mask = 64'h000F303F55555555;
defparam \inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N48
cyclonev_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = ( !\inst|IR [3] & ( (!\inst|IR [2] & (!\inst|IR [1] & !\inst|IR [0])) ) )

	.dataa(!\inst|IR [2]),
	.datab(gnd),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector19~3 .extended_lut = "off";
defparam \inst|Selector19~3 .lut_mask = 64'h080008000D050D05;
defparam \inst|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[44]~6 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[44]~6_combout  = ( \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( \inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (\inst|shifter|auto_generated|sbit_w[28]~4_combout ) # (\inst|IR [1]) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( \inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[28]~4_combout ))) # (\inst|IR [1] & (!\inst|IR [4])) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( !\inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[28]~4_combout ))) # (\inst|IR [1] & (\inst|IR [4])) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( !\inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (!\inst|IR [1] & \inst|shifter|auto_generated|sbit_w[28]~4_combout ) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datad(gnd),
	.datae(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
=======
defparam \inst|Selector12~1 .extended_lut = "off";
defparam \inst|Selector12~1 .lut_mask = 64'hA000A00000000000;
defparam \inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N9
cyclonev_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = ( !\inst|AC [15] & ( \inst|IR [4] ) ) # ( \inst|AC [15] & ( !\inst|IR [4] & ( (!\inst|Selector12~1_combout  & ((!\inst|IR [3] & ((!\inst|Selector12~0_combout ))) # (\inst|IR [3] & 
// (!\inst|shifter|auto_generated|sbit_w[55]~40_combout )))) ) ) ) # ( !\inst|AC [15] & ( !\inst|IR [4] & ( (!\inst|IR [3] & ((!\inst|Selector12~0_combout ))) # (\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[55]~40_combout )) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[55]~40_combout ),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|Selector12~1_combout ),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .lut_mask = 64'h0A0A1B1B4E4E5F5F;
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = ( \inst|Selector20~0_combout  & ( \inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[36]~9_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) ) # ( \inst|Selector20~0_combout  & ( !\inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[36]~9_combout )) # (\inst|IR 
// [4] & ((\inst|shifter|auto_generated|sbit_w[44]~6_combout ))))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|Selector20~0_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~1_combout ),
=======
defparam \inst|Selector12~2 .extended_lut = "off";
defparam \inst|Selector12~2 .lut_mask = 64'hCACACA00FFFF0000;
defparam \inst|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N0
cyclonev_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = ( \inst|AC [15] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( !\inst|AC [15] & ( 
// \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_xor~q  & !\inst|state.ex_load~q )) ) ) ) # ( \inst|AC [15] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [15] & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) )

	.dataa(!\inst|state.ex_and~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_load~q ),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector19~1 .extended_lut = "off";
defparam \inst|Selector19~1 .lut_mask = 64'h000005030000F5F3;
defparam \inst|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \inst|Selector19~6 (
// Equation(s):
// \inst|Selector19~6_combout  = ( \inst|Add1~33_sumout  & ( \inst|WideOr3~0_combout  & ( ((!\inst|Selector19~5_combout ) # ((\inst|Selector19~1_combout ) # (\inst|Selector19~3_combout ))) # (\inst|Selector19~0_combout ) ) ) ) # ( !\inst|Add1~33_sumout  & ( 
// \inst|WideOr3~0_combout  & ( ((!\inst|Selector19~5_combout ) # ((\inst|Selector19~1_combout ) # (\inst|Selector19~3_combout ))) # (\inst|Selector19~0_combout ) ) ) ) # ( \inst|Add1~33_sumout  & ( !\inst|WideOr3~0_combout  ) ) # ( !\inst|Add1~33_sumout  & 
// ( !\inst|WideOr3~0_combout  & ( ((!\inst|Selector19~5_combout ) # ((\inst|Selector19~1_combout ) # (\inst|Selector19~3_combout ))) # (\inst|Selector19~0_combout ) ) ) )

	.dataa(!\inst|Selector19~0_combout ),
	.datab(!\inst|Selector19~5_combout ),
	.datac(!\inst|Selector19~3_combout ),
	.datad(!\inst|Selector19~1_combout ),
	.datae(!\inst|Add1~33_sumout ),
	.dataf(!\inst|WideOr3~0_combout ),
=======
defparam \inst|Selector12~3 .extended_lut = "off";
defparam \inst|Selector12~3 .lut_mask = 64'hFFFFC0C0C0008800;
defparam \inst|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N42
cyclonev_lcell_comb \inst4|Add0~57 (
// Equation(s):
// \inst4|Add0~57_sumout  = SUM(( \inst4|COUNT [15] ) + ( GND ) + ( \inst4|Add0~54  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst4|Add0~54 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~6 .extended_lut = "off";
defparam \inst|Selector19~6 .lut_mask = 64'hDFFFFFFFDFFFDFFF;
defparam \inst|Selector19~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N44
dffeas \inst|AC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector19~6_combout ),
=======
	.combout(),
	.sumout(\inst4|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~57 .extended_lut = "off";
defparam \inst4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N44
dffeas \inst4|COUNT[15] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~57_sumout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|AC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[8] .is_wysiwyg = "true";
defparam \inst|AC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[23]~14 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[23]~14_combout  = ( \inst|AC [7] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & (\inst|AC [6])) # (\inst|IR [4] & ((\inst|AC [8])))) ) ) # ( !\inst|AC [7] & ( (\inst|IR [0] & ((!\inst|IR [4] & (\inst|AC [6])) # (\inst|IR [4] & 
// ((\inst|AC [8]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[23]~14_combout ),
=======
	.q(\inst4|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[15] .is_wysiwyg = "true";
defparam \inst4|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N51
cyclonev_lcell_comb \inst4|IO_COUNT[15] (
// Equation(s):
// \inst4|IO_COUNT [15] = ( \inst4|COUNT [15] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [15]) ) ) # ( !\inst4|COUNT [15] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [15]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [15]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[23]~14 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[23]~14 .lut_mask = 64'h00270027FF27FF27;
defparam \inst|shifter|auto_generated|sbit_w[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[41]~15 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[41]~15_combout  = ( \inst|shifter|auto_generated|sbit_w[27]~13_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[25]~12_combout )) # (\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[23]~14_combout 
// ) # (\inst|IR [4])))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[27]~13_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[25]~12_combout )) # (\inst|IR [1] & (((!\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[23]~14_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[25]~12_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|auto_generated|sbit_w[23]~14_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[41]~15_combout ),
=======
defparam \inst4|IO_COUNT[15] .extended_lut = "off";
defparam \inst4|IO_COUNT[15] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N9
cyclonev_lcell_comb \IO_DATA[15]~15 (
// Equation(s):
// \IO_DATA[15]~15_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & ((\inst4|IO_COUNT [15]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [15])) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|AC [15] & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [15]),
	.datac(!\inst4|IO_COUNT [15]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~15_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[41]~15 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[41]~15 .lut_mask = 64'h505C505C535F535F;
defparam \inst|shifter|auto_generated|sbit_w[41]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[61]~41 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[61]~41_combout  = ( \inst|shifter|auto_generated|sbit_w[27]~13_combout  & ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( (!\inst|IR [4] & (((!\inst|IR [2])))) # (\inst|IR [4] & (((!\inst|IR [1] & !\inst|IR 
// [2])) # (\inst|AC [15]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[27]~13_combout  & ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( (!\inst|IR [1] & ((!\inst|IR [2]) # ((\inst|IR [4] & \inst|AC [15])))) # (\inst|IR [1] & (((\inst|IR [4] & 
// \inst|AC [15])))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[27]~13_combout  & ( !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( (!\inst|IR [2] & (\inst|IR [1] & ((!\inst|IR [4]) # (\inst|AC [15])))) # (\inst|IR [2] & (((\inst|IR [4] & 
// \inst|AC [15])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[27]~13_combout  & ( !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( (\inst|IR [4] & (\inst|AC [15] & ((\inst|IR [2]) # (\inst|IR [1])))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[61]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[61]~41 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[61]~41 .lut_mask = 64'h00074047888FC8CF;
defparam \inst|shifter|auto_generated|sbit_w[61]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~49 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~49_combout  = ( \inst|IR [4] & ( \inst|AC [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~49_combout ),
=======
defparam \IO_DATA[15]~15 .extended_lut = "off";
defparam \IO_DATA[15]~15 .lut_mask = 64'h003300330F330F33;
defparam \IO_DATA[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N9
cyclonev_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = ( \IO_DATA[15]~15_combout  & ( (!\inst|state.ex_in2~q  & (\inst|Selector12~3_combout  & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10])))) ) ) # ( !\IO_DATA[15]~15_combout  & ( (\inst|Selector12~3_combout  & 
// ((!\inst|state.ex_loadi~q ) # (!\inst|IR [10]))) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|state.ex_loadi~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|Selector12~3_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[59]~49 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~49 .lut_mask = 64'h000000000000FFFF;
defparam \inst|shifter|auto_generated|sbit_w[59]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[56]~44 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[56]~44_combout  = ( \inst|IR [2] & ( !\inst|IR [4] ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[56]~44_combout ),
=======
defparam \inst|Selector12~4 .extended_lut = "off";
defparam \inst|Selector12~4 .lut_mask = 64'h00FC00FC00A800A8;
defparam \inst|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N48
cyclonev_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = ( \inst|state.ex_shift~q  & ( \inst|Selector12~4_combout  & ( (!\inst|Selector12~2_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~61_sumout )) ) ) ) # ( !\inst|state.ex_shift~q  & ( \inst|Selector12~4_combout  & ( 
// (!\inst|WideOr3~0_combout  & \inst|Add1~61_sumout ) ) ) ) # ( \inst|state.ex_shift~q  & ( !\inst|Selector12~4_combout  ) ) # ( !\inst|state.ex_shift~q  & ( !\inst|Selector12~4_combout  ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Add1~61_sumout ),
	.datac(!\inst|Selector12~2_combout ),
	.datad(gnd),
	.datae(!\inst|state.ex_shift~q ),
	.dataf(!\inst|Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~5_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[56]~44 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[56]~44 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst|shifter|auto_generated|sbit_w[56]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = ( \inst|shifter|auto_generated|sbit_w[56]~44_combout  & ( (!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[41]~15_combout  & (!\inst|shifter|auto_generated|sbit_w[61]~41_combout ))) # (\inst|IR [3] & 
// (((!\inst|shifter|auto_generated|sbit_w[59]~49_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[56]~44_combout  & ( (!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[61]~41_combout )) # (\inst|IR [3] & 
// ((!\inst|shifter|auto_generated|sbit_w[59]~49_combout ))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[41]~15_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[61]~41_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[59]~49_combout ),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[56]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~1_combout ),
=======
defparam \inst|Selector12~5 .extended_lut = "off";
defparam \inst|Selector12~5 .lut_mask = 64'hFFFFFFFF2222F2F2;
defparam \inst|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N50
dffeas \inst|AC[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[15] .is_wysiwyg = "true";
defparam \inst|AC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[61]~37 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[61]~37_combout  = ( \inst|shifter|auto_generated|sbit_w[41]~16_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[45]~18_combout )))) # (\inst|IR [2] & ((!\inst|IR [4]) # ((\inst|AC [15])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[41]~16_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[45]~18_combout )))) # (\inst|IR [2] & (\inst|IR [4] & (\inst|AC [15]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[61]~37_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector14~1 .extended_lut = "off";
defparam \inst|Selector14~1 .lut_mask = 64'hCCF0CCF088F088F0;
defparam \inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N33
cyclonev_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = ( \inst|AC [13] & ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|WideOr3~1_combout  & ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10]))) ) ) ) # ( !\inst|AC [13] & ( 
// \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|WideOr3~1_combout  & (!\inst|state.ex_xor~q  & ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10])))) ) ) ) # ( \inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( 
// (!\inst|state.ex_xor~q  & ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10]))) ) ) ) # ( !\inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10]) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datad(!\inst|IR [10]),
	.datae(!\inst|AC [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~3 .extended_lut = "off";
defparam \inst|Selector14~3 .lut_mask = 64'hFFF0CCC044405550;
defparam \inst|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N39
cyclonev_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = ( \inst|AC [13] & ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (((\inst|WideOr3~3_combout  & \inst|WideOr3~2_combout )) # (\inst|state.ex_and~DUPLICATE_q )) # (\inst|state.ex_or~q ) ) ) ) # ( \inst|AC [13] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [13] & ( ((\inst|WideOr3~3_combout  & \inst|WideOr3~2_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|WideOr3~3_combout ),
	.datab(!\inst|WideOr3~2_combout ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_and~DUPLICATE_q ),
	.datae(!\inst|AC [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~2_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[61]~37 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[61]~37 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \inst|shifter|auto_generated|sbit_w[61]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N30
cyclonev_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = ( \inst|IR [3] & ( (\inst|shifter|auto_generated|sbit_w[61]~37_combout  & (\inst|state.ex_shift~q  & \inst|IR [4])) ) ) # ( !\inst|IR [3] & ( (\inst|shifter|auto_generated|sbit_w[53]~36_combout  & \inst|state.ex_shift~q ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[61]~37_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[53]~36_combout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector14~2 .extended_lut = "off";
defparam \inst|Selector14~2 .lut_mask = 64'h00001F1F00001FFF;
defparam \inst|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \inst4|IO_COUNT[13] (
// Equation(s):
// \inst4|IO_COUNT [13] = ( \inst4|COUNT [13] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [13]) ) ) # ( !\inst4|COUNT [13] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [13]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [13]),
=======
defparam \inst|Selector22~0 .extended_lut = "off";
defparam \inst|Selector22~0 .lut_mask = 64'h0303030300050005;
defparam \inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N9
cyclonev_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [5] ) ) # ( !\inst|state.ex_loadi~q  & ( \inst|IR [5] & ( (\inst|AC [5] & \inst|state.ex_or~q ) ) ) ) # ( \inst|state.ex_loadi~q  & ( !\inst|IR [5] & ( (\inst|AC [5] & 
// \inst|state.ex_or~q ) ) ) ) # ( !\inst|state.ex_loadi~q  & ( !\inst|IR [5] & ( (\inst|AC [5] & \inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|state.ex_or~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|state.ex_loadi~q ),
	.dataf(!\inst|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[13] .extended_lut = "off";
defparam \inst4|IO_COUNT[13] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \inst7|IO_BUS|dout[13]~12 (
// Equation(s):
// \inst7|IO_BUS|dout[13]~12_combout  = ( \inst4|IO_COUNT [13] & ( !\inst11~combout  ) ) # ( !\inst4|IO_COUNT [13] & ( (!\inst4|IO_OUT~combout  & !\inst11~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_OUT~combout ),
	.datad(!\inst11~combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[13]~12_combout ),
=======
defparam \inst|Selector22~1 .extended_lut = "off";
defparam \inst|Selector22~1 .lut_mask = 64'h111111111111FFFF;
defparam \inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N24
cyclonev_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = ( \inst|WideOr3~1_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|Selector22~1_combout  & ((!\inst|AC [5] & ((!\inst|altsyncram_component|auto_generated|q_a [5]))) # (\inst|AC [5] & (!\inst|state.ex_and~q  & 
// \inst|altsyncram_component|auto_generated|q_a [5])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|AC [5] & (!\inst|altsyncram_component|auto_generated|q_a [5] & !\inst|Selector22~1_combout )) ) ) ) # ( \inst|WideOr3~1_combout 
//  & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector22~1_combout  & ((!\inst|AC [5]) # ((!\inst|state.ex_and~q ) # (!\inst|altsyncram_component|auto_generated|q_a [5])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|state.ex_xor~q  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [5] & !\inst|Selector22~1_combout ) ) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst|Selector22~1_combout ),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[13]~12 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[13]~12 .lut_mask = 64'hF000F000FF00FF00;
defparam \inst7|IO_BUS|dout[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \inst|Selector14~4 (
// Equation(s):
// \inst|Selector14~4_combout  = ( \inst7|IO_BUS|dout[13]~12_combout  & ( \inst|io_bus|dout[0]~22_combout  & ( (\inst|Selector14~3_combout  & (!\inst|state.ex_in2~q  & !\inst|Selector14~2_combout )) ) ) ) # ( !\inst7|IO_BUS|dout[13]~12_combout  & ( 
// \inst|io_bus|dout[0]~22_combout  & ( (\inst|Selector14~3_combout  & (!\inst|state.ex_in2~q  & !\inst|Selector14~2_combout )) ) ) ) # ( \inst7|IO_BUS|dout[13]~12_combout  & ( !\inst|io_bus|dout[0]~22_combout  & ( (\inst|Selector14~3_combout  & 
// (!\inst|Selector14~2_combout  & ((!\inst|state.ex_in2~q ) # (\inst7|IO_BUS|dout[13]~6_combout )))) ) ) ) # ( !\inst7|IO_BUS|dout[13]~12_combout  & ( !\inst|io_bus|dout[0]~22_combout  & ( (\inst|Selector14~3_combout  & !\inst|Selector14~2_combout ) ) ) )

	.dataa(!\inst|Selector14~3_combout ),
	.datab(!\inst7|IO_BUS|dout[13]~6_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|Selector14~2_combout ),
	.datae(!\inst7|IO_BUS|dout[13]~12_combout ),
	.dataf(!\inst|io_bus|dout[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~4_combout ),
=======
defparam \inst|Selector22~2 .extended_lut = "off";
defparam \inst|Selector22~2 .lut_mask = 64'hF000FE00A000A400;
defparam \inst|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N36
cyclonev_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = ( \inst|Add1~21_sumout  & ( \inst|Selector22~2_combout  & ( (!\inst|WideOr3~0_combout ) # (((\IO_DATA[5]~5_combout  & \inst|state.ex_in2~q )) # (\inst|Selector22~0_combout )) ) ) ) # ( !\inst|Add1~21_sumout  & ( 
// \inst|Selector22~2_combout  & ( ((\IO_DATA[5]~5_combout  & \inst|state.ex_in2~q )) # (\inst|Selector22~0_combout ) ) ) ) # ( \inst|Add1~21_sumout  & ( !\inst|Selector22~2_combout  ) ) # ( !\inst|Add1~21_sumout  & ( !\inst|Selector22~2_combout  ) )

	.dataa(!\IO_DATA[5]~5_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|Selector22~0_combout ),
	.datae(!\inst|Add1~21_sumout ),
	.dataf(!\inst|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector14~4 .extended_lut = "off";
defparam \inst|Selector14~4 .lut_mask = 64'h5500510050005000;
defparam \inst|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[53]~39 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[53]~39_combout  = ( \inst|AC [0] & ( \inst|IR [4] & ( (!\inst|IR [1] & ((!\inst|IR [0] & ((\inst|AC [1]))) # (\inst|IR [0] & (\inst|AC [2])))) ) ) ) # ( !\inst|AC [0] & ( \inst|IR [4] & ( (!\inst|IR [1] & ((!\inst|IR 
// [0] & ((\inst|AC [1]))) # (\inst|IR [0] & (\inst|AC [2])))) ) ) ) # ( \inst|AC [0] & ( !\inst|IR [4] & ( (!\inst|IR [1] & ((\inst|AC [1]) # (\inst|IR [0]))) ) ) ) # ( !\inst|AC [0] & ( !\inst|IR [4] & ( (!\inst|IR [0] & (!\inst|IR [1] & \inst|AC [1])) ) ) 
// )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|AC [2]),
	.datad(!\inst|AC [1]),
	.datae(!\inst|AC [0]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[53]~39_combout ),
=======
defparam \inst|Selector22~3 .extended_lut = "off";
defparam \inst|Selector22~3 .lut_mask = 64'hFFFFFFFF05FFCDFF;
defparam \inst|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N38
dffeas \inst|AC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector22~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[5] .is_wysiwyg = "true";
defparam \inst|AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N36
cyclonev_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = ( !\inst|AC [4] & ( !\inst|AC [9] & ( (!\inst|AC [5] & (!\inst|AC [6] & (!\inst|AC [7] & !\inst|AC [8]))) ) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|AC [8]),
	.datae(!\inst|AC [4]),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[53]~39 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[53]~39 .lut_mask = 64'h008844CC048C048C;
defparam \inst|shifter|auto_generated|sbit_w[53]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~18 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~18_combout  = ( \inst|AC [5] & ( !\inst|IR [1] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6]))) ) ) ) # ( !\inst|AC [5] & ( !\inst|IR [1] & ( (\inst|IR [0] & ((!\inst|IR 
// [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6])))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [4]),
	.datad(!\inst|IR [0]),
	.datae(!\inst|AC [5]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~18_combout ),
=======
defparam \inst|Equal0~2 .extended_lut = "off";
defparam \inst|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N57
cyclonev_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ( !\inst|AC [3] & ( (!\inst|AC [1] & (!\inst|AC [0] & !\inst|AC [2])) ) )

	.dataa(!\inst|AC [1]),
	.datab(gnd),
	.datac(!\inst|AC [0]),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[37]~18 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~18 .lut_mask = 64'h001BFF1B00000000;
defparam \inst|shifter|auto_generated|sbit_w[37]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~20 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~20_combout  = ( \inst|AC [3] & ( (\inst|IR [1] & (!\inst|IR [4] & ((!\inst|IR [0]) # (\inst|AC [2])))) ) ) # ( !\inst|AC [3] & ( (\inst|AC [2] & (\inst|IR [1] & (!\inst|IR [4] & \inst|IR [0]))) ) )

	.dataa(!\inst|AC [2]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
=======
defparam \inst|Equal0~0 .extended_lut = "off";
defparam \inst|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N42
cyclonev_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = ( !\inst|AC [11] & ( !\inst|AC [14] & ( (!\inst|AC [12] & (!\inst|AC [10] & (!\inst|AC [15] & !\inst|AC [13]))) ) ) )

	.dataa(!\inst|AC [12]),
	.datab(!\inst|AC [10]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|AC [13]),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[37]~20 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~20 .lut_mask = 64'h0010001030103010;
defparam \inst|shifter|auto_generated|sbit_w[37]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[53]~40 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[53]~40_combout  = ( \inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[37]~20_combout  & ( \inst|IR [2] ) ) ) # ( !\inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[37]~20_combout  & ( (\inst|IR [2] & 
// !\inst|shifter|auto_generated|sbit_w[53]~39_combout ) ) ) ) # ( \inst|IR [4] & ( !\inst|shifter|auto_generated|sbit_w[37]~20_combout  & ( ((!\inst|shifter|auto_generated|sbit_w[37]~19_combout  & !\inst|shifter|auto_generated|sbit_w[37]~18_combout )) # 
// (\inst|IR [2]) ) ) ) # ( !\inst|IR [4] & ( !\inst|shifter|auto_generated|sbit_w[37]~20_combout  & ( (!\inst|IR [2] & (((!\inst|shifter|auto_generated|sbit_w[37]~19_combout  & !\inst|shifter|auto_generated|sbit_w[37]~18_combout )))) # (\inst|IR [2] & 
// (!\inst|shifter|auto_generated|sbit_w[53]~39_combout )) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[53]~39_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[37]~18_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[53]~40_combout ),
=======
defparam \inst|Equal0~1 .extended_lut = "off";
defparam \inst|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N3
cyclonev_lcell_comb \inst|PC[6]~1 (
// Equation(s):
// \inst|PC[6]~1_combout  = ( \inst|state.ex_jpos~q  & ( ((\inst|Equal0~2_combout  & (\inst|Equal0~0_combout  & \inst|Equal0~1_combout ))) # (\inst|AC [15]) ) )

	.dataa(!\inst|Equal0~2_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|Equal0~0_combout ),
	.datad(!\inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\inst|state.ex_jpos~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[6]~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[53]~40 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[53]~40 .lut_mask = 64'hE444F55544445555;
defparam \inst|shifter|auto_generated|sbit_w[53]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = ( !\inst|shifter|auto_generated|sbit_w[53]~40_combout  & ( (\inst|IR [3] & !\inst|IR [4]) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|IR [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[53]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~0_combout ),
=======
defparam \inst|PC[6]~1 .extended_lut = "off";
defparam \inst|PC[6]~1 .lut_mask = 64'h0000000033373337;
defparam \inst|PC[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N18
cyclonev_lcell_comb \inst|PC[6]~0 (
// Equation(s):
// \inst|PC[6]~0_combout  = ( !\inst|AC [15] & ( \inst|state.ex_jpos~q  & ( (!\inst|Equal0~2_combout ) # ((!\inst|Equal0~1_combout ) # (!\inst|Equal0~0_combout )) ) ) ) # ( \inst|AC [15] & ( !\inst|state.ex_jpos~q  & ( (!\inst|state.ex_jzero~q ) # 
// ((\inst|Equal0~2_combout  & (\inst|Equal0~1_combout  & \inst|Equal0~0_combout ))) ) ) ) # ( !\inst|AC [15] & ( !\inst|state.ex_jpos~q  & ( (\inst|Equal0~2_combout  & (\inst|state.ex_jzero~q  & (\inst|Equal0~1_combout  & \inst|Equal0~0_combout ))) ) ) )

	.dataa(!\inst|Equal0~2_combout ),
	.datab(!\inst|state.ex_jzero~q ),
	.datac(!\inst|Equal0~1_combout ),
	.datad(!\inst|Equal0~0_combout ),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|state.ex_jpos~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[6]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector14~0 .extended_lut = "off";
defparam \inst|Selector14~0 .lut_mask = 64'h4444444400000000;
defparam \inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \inst|Selector14~5 (
// Equation(s):
// \inst|Selector14~5_combout  = ( \inst|Add1~53_sumout  & ( \inst|Selector14~0_combout  & ( (!\inst|Selector14~4_combout ) # ((!\inst|WideOr3~0_combout ) # (\inst|state.ex_shift~q )) ) ) ) # ( !\inst|Add1~53_sumout  & ( \inst|Selector14~0_combout  & ( 
// (!\inst|Selector14~4_combout ) # (\inst|state.ex_shift~q ) ) ) ) # ( \inst|Add1~53_sumout  & ( !\inst|Selector14~0_combout  & ( (!\inst|Selector14~4_combout ) # ((!\inst|WideOr3~0_combout ) # ((!\inst|Selector14~1_combout  & \inst|state.ex_shift~q ))) ) ) 
// ) # ( !\inst|Add1~53_sumout  & ( !\inst|Selector14~0_combout  & ( (!\inst|Selector14~4_combout ) # ((!\inst|Selector14~1_combout  & \inst|state.ex_shift~q )) ) ) )

	.dataa(!\inst|Selector14~1_combout ),
	.datab(!\inst|Selector14~4_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|state.ex_shift~q ),
	.datae(!\inst|Add1~53_sumout ),
	.dataf(!\inst|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~5_combout ),
=======
defparam \inst|PC[6]~0 .extended_lut = "off";
defparam \inst|PC[6]~0 .lut_mask = 64'h0001CCCDFFFA0000;
defparam \inst|PC[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N54
cyclonev_lcell_comb \inst|PC[0]~2 (
// Equation(s):
// \inst|PC[0]~2_combout  = ( !\inst|PC[6]~1_combout  & ( \inst|PC[6]~0_combout  & ( (!\inst|WideOr2~1_combout  & \inst1|pll_main_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\inst|PC[6]~1_combout  & ( !\inst|PC[6]~0_combout  & ( (!\inst|state.ex_jneg~q  & 
// (!\inst|state.ex_jzero~q  & (!\inst|WideOr2~1_combout  & \inst1|pll_main_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\inst|state.ex_jneg~q ),
	.datab(!\inst|state.ex_jzero~q ),
	.datac(!\inst|WideOr2~1_combout ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datae(!\inst|PC[6]~1_combout ),
	.dataf(!\inst|PC[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector14~5 .extended_lut = "off";
defparam \inst|Selector14~5 .lut_mask = 64'hCCEEFCFECCFFFCFF;
defparam \inst|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N26
dffeas \inst|AC[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector14~5_combout ),
=======
defparam \inst|PC[0]~2 .extended_lut = "off";
defparam \inst|PC[0]~2 .lut_mask = 64'h0080000000F00000;
defparam \inst|PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N32
dffeas \inst|PC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector9~1_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[13] .is_wysiwyg = "true";
defparam \inst|AC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N45
cyclonev_lcell_comb \inst7|IO_BUS|dout[13]~6 (
// Equation(s):
// \inst7|IO_BUS|dout[13]~6_combout  = (!\inst13|datatrans_en~q  & (\inst|IO_WRITE_int~q  & (!\inst|AC [13]))) # (\inst13|datatrans_en~q  & ((!\inst13|pixelRAM|auto_generated|q_b [13]) # ((\inst|IO_WRITE_int~q  & !\inst|AC [13]))))

	.dataa(!\inst13|datatrans_en~q ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|AC [13]),
	.datad(!\inst13|pixelRAM|auto_generated|q_b [13]),
=======
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2] .is_wysiwyg = "true";
defparam \inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N41
dffeas \inst|PC_stack[0][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N17
dffeas \inst|PC_stack[1][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][2]~feeder_combout ),
	.asdata(\inst|PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N39
cyclonev_lcell_comb \inst|PC_stack[0][2]~feeder (
// Equation(s):
// \inst|PC_stack[0][2]~feeder_combout  = \inst|PC_stack[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][2]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst7|IO_BUS|dout[13]~6_combout ),
=======
	.combout(\inst|PC_stack[0][2]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[13]~6 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[13]~6 .lut_mask = 64'h7530753075307530;
defparam \inst7|IO_BUS|dout[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \inst13|BUS_Switcher|din[13]~13 (
// Equation(s):
// \inst13|BUS_Switcher|din[13]~13_combout  = ( \inst11~combout  & ( !\inst|IO_WRITE_int~q  ) ) # ( !\inst11~combout  & ( (!\inst7|IO_BUS|dout[13]~6_combout ) # (!\inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|IO_BUS|dout[13]~6_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[13]~13_combout ),
=======
defparam \inst|PC_stack[0][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N40
dffeas \inst|PC_stack[0][2]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N29
dffeas \inst|PC_stack[9][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N9
cyclonev_lcell_comb \inst|PC_stack[8][1]~feeder (
// Equation(s):
// \inst|PC_stack[8][1]~feeder_combout  = \inst|PC_stack[9][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[13]~13 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[13]~13 .lut_mask = 64'hFFF0FFF0FF00FF00;
defparam \inst13|BUS_Switcher|din[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N16
dffeas \inst13|ram_write_buffer[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|BUS_Switcher|din[13]~13_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[13] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N48
cyclonev_lcell_comb \inst|io_bus|dout[4]~9 (
// Equation(s):
// \inst|io_bus|dout[4]~9_combout  = ( \inst13|pixelRAM|auto_generated|q_b [7] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [4]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [7] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [4])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst13|datatrans_en~q ),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[4]~9_combout ),
=======
defparam \inst|PC_stack[8][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N10
dffeas \inst|PC_stack[8][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][1]~feeder_combout ),
	.asdata(\inst|PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N6
cyclonev_lcell_comb \inst|PC_stack[7][1]~feeder (
// Equation(s):
// \inst|PC_stack[7][1]~feeder_combout  = \inst|PC_stack[8][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[4]~9 .extended_lut = "off";
defparam \inst|io_bus|dout[4]~9 .lut_mask = 64'h5F0F5F0F55005500;
defparam \inst|io_bus|dout[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N47
dffeas \inst7|B_DI[4] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[4] .is_wysiwyg = "true";
defparam \inst7|B_DI[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N42
cyclonev_lcell_comb \inst4|IO_COUNT[4] (
// Equation(s):
// \inst4|IO_COUNT [4] = ( \inst4|COUNT [4] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [4]) ) ) # ( !\inst4|COUNT [4] & ( (\inst4|IO_COUNT [4] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [4]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [4]),
=======
defparam \inst|PC_stack[7][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N8
dffeas \inst|PC_stack[7][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][1]~feeder_combout ),
	.asdata(\inst|PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N45
cyclonev_lcell_comb \inst|PC_stack[6][1]~feeder (
// Equation(s):
// \inst|PC_stack[6][1]~feeder_combout  = \inst|PC_stack[7][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[4] .extended_lut = "off";
defparam \inst4|IO_COUNT[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N21
cyclonev_lcell_comb \inst4|IO_BUS|dout[4]~4 (
// Equation(s):
// \inst4|IO_BUS|dout[4]~4_combout  = ( !\inst|IO_WRITE_int~q  & ( !\inst4|IO_COUNT [4] & ( (\inst|IR [1] & (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & \inst11~0_combout ))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst11~1_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst11~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst4|IO_COUNT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[4]~4_combout ),
=======
defparam \inst|PC_stack[6][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N47
dffeas \inst|PC_stack[6][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][1]~feeder_combout ),
	.asdata(\inst|PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N42
cyclonev_lcell_comb \inst|PC_stack[5][1]~feeder (
// Equation(s):
// \inst|PC_stack[5][1]~feeder_combout  = \inst|PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[4]~4 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[4]~4 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N21
cyclonev_lcell_comb \inst13|BUS_Switcher|din[4]~4 (
// Equation(s):
// \inst13|BUS_Switcher|din[4]~4_combout  = ( \inst|IO_WRITE_int~q  & ( \inst11~combout  & ( (!\inst|io_bus|dout[4]~9_combout  & (\inst7|B_DI [4] & !\inst4|IO_BUS|dout[4]~4_combout )) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst11~combout  ) ) # ( 
// \inst|IO_WRITE_int~q  & ( !\inst11~combout  & ( ((!\inst|io_bus|dout[4]~9_combout  & !\inst4|IO_BUS|dout[4]~4_combout )) # (\inst|io_bus|dout[0]~0_combout ) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst11~combout  ) )

	.dataa(!\inst|io_bus|dout[4]~9_combout ),
	.datab(!\inst7|B_DI [4]),
	.datac(!\inst4|IO_BUS|dout[4]~4_combout ),
	.datad(!\inst|io_bus|dout[0]~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|BUS_Switcher|din[4]~4 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[4]~4 .lut_mask = 64'hFFFFA0FFFFFF2020;
defparam \inst13|BUS_Switcher|din[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N28
dffeas \inst13|ram_write_buffer[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[4]~4_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[7] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \inst7|IO_BUS|dout[12]~4 (
// Equation(s):
// \inst7|IO_BUS|dout[12]~4_combout  = ( \inst13|datatrans_en~q  & ( (!\inst13|pixelRAM|auto_generated|q_b [12]) # ((\inst|IO_WRITE_int~q  & !\inst|AC [12])) ) ) # ( !\inst13|datatrans_en~q  & ( (\inst|IO_WRITE_int~q  & !\inst|AC [12]) ) )

	.dataa(gnd),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|AC [12]),
	.datad(!\inst13|pixelRAM|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\inst13|datatrans_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[12]~4_combout ),
=======
defparam \inst|PC_stack[5][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N44
dffeas \inst|PC_stack[5][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][1]~feeder_combout ),
	.asdata(\inst|PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N15
cyclonev_lcell_comb \inst|PC_stack[4][1]~feeder (
// Equation(s):
// \inst|PC_stack[4][1]~feeder_combout  = \inst|PC_stack[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[12]~4 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[12]~4 .lut_mask = 64'h30303030FF30FF30;
defparam \inst7|IO_BUS|dout[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N33
cyclonev_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = ( \inst|altsyncram_component|auto_generated|q_a [12] & ( \inst|AC [12] & ( (\inst|WideOr3~1_combout  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [12] & 
// ( \inst|AC [12] & ( (!\inst|state.ex_xor~q  & ((!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ))) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [12] & ( !\inst|AC [12] & ( (!\inst|state.ex_xor~q  & (\inst|WideOr3~1_combout  & ((!\inst|IR 
// [10]) # (!\inst|state.ex_loadi~DUPLICATE_q )))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( !\inst|AC [12] & ( (!\inst|IR [10]) # (!\inst|state.ex_loadi~DUPLICATE_q ) ) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~1_combout ),
=======
defparam \inst|PC_stack[4][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N17
dffeas \inst|PC_stack[4][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][1]~feeder_combout ),
	.asdata(\inst|PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N57
cyclonev_lcell_comb \inst|PC_stack[3][1]~feeder (
// Equation(s):
// \inst|PC_stack[3][1]~feeder_combout  = \inst|PC_stack[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector15~1 .extended_lut = "off";
defparam \inst|Selector15~1 .lut_mask = 64'hFAFA00C8C8C800FA;
defparam \inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N18
cyclonev_lcell_comb \inst|Selector15~2 (
// Equation(s):
// \inst|Selector15~2_combout  = ( \inst7|IO_BUS|dout[12]~4_combout  & ( \inst|Selector15~1_combout  & ( ((!\inst|io_bus|dout[0]~0_combout ) # (!\inst|state.ex_in2~q )) # (\inst11~combout ) ) ) ) # ( !\inst7|IO_BUS|dout[12]~4_combout  & ( 
// \inst|Selector15~1_combout  & ( ((!\inst|state.ex_in2~q ) # ((\inst4|IO_BUS|dout[12]~12_combout  & !\inst|io_bus|dout[0]~0_combout ))) # (\inst11~combout ) ) ) )

	.dataa(!\inst11~combout ),
	.datab(!\inst4|IO_BUS|dout[12]~12_combout ),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst7|IO_BUS|dout[12]~4_combout ),
	.dataf(!\inst|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~2_combout ),
=======
defparam \inst|PC_stack[3][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N58
dffeas \inst|PC_stack[3][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][1]~feeder_combout ),
	.asdata(\inst|PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N12
cyclonev_lcell_comb \inst|PC_stack[2][1]~feeder (
// Equation(s):
// \inst|PC_stack[2][1]~feeder_combout  = ( \inst|PC_stack[3][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector15~2 .extended_lut = "off";
defparam \inst|Selector15~2 .lut_mask = 64'h00000000FF75FFF5;
defparam \inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N54
cyclonev_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (!\inst|IR [4] & ((!\inst|IR [2]) # ((\inst|shifter|auto_generated|sbit_w[32]~10_combout )))) # (\inst|IR [4] & (((\inst|AC [15])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (!\inst|IR [4] & (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[32]~10_combout ))) # (\inst|IR [4] & (((\inst|AC [15])))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[32]~10_combout ),
	.datad(!\inst|AC [15]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~0_combout ),
=======
defparam \inst|PC_stack[2][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \inst|PC_stack[2][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][1]~feeder_combout ),
	.asdata(\inst|PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N54
cyclonev_lcell_comb \inst|PC_stack[1][1]~feeder (
// Equation(s):
// \inst|PC_stack[1][1]~feeder_combout  = ( \inst|PC_stack[2][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector15~0 .extended_lut = "off";
defparam \inst|Selector15~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \inst|Selector15~3 (
// Equation(s):
// \inst|Selector15~3_combout  = ( \inst|WideOr3~2_combout  & ( (!\inst|state.ex_or~q  & (!\inst|WideOr3~3_combout  & ((!\inst|state.ex_and~DUPLICATE_q ) # (!\inst|altsyncram_component|auto_generated|q_a [12])))) ) ) # ( !\inst|WideOr3~2_combout  & ( 
// (!\inst|state.ex_or~q  & ((!\inst|state.ex_and~DUPLICATE_q ) # (!\inst|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|WideOr3~3_combout ),
	.datac(!\inst|state.ex_and~DUPLICATE_q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~3_combout ),
=======
defparam \inst|PC_stack[1][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N55
dffeas \inst|PC_stack[1][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][1]~feeder_combout ),
	.asdata(\inst|PC_stack[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N21
cyclonev_lcell_comb \inst|PC_stack[0][1]~feeder (
// Equation(s):
// \inst|PC_stack[0][1]~feeder_combout  = \inst|PC_stack[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][1]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector15~3 .extended_lut = "off";
defparam \inst|Selector15~3 .lut_mask = 64'hAAA0AAA088808880;
defparam \inst|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~36 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~36_combout  = ( \inst|AC [15] & ( \inst|IR [2] & ( \inst|IR [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(gnd),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~36 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~36 .lut_mask = 64'h0000000000000F0F;
defparam \inst|shifter|auto_generated|sbit_w[59]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[60]~38 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[60]~38_combout  = ( \inst|IR [1] & ( (\inst|IR [2] & (!\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[22]~2_combout )) ) ) # ( !\inst|IR [1] & ( (\inst|IR [2] & (!\inst|IR [4] & 
// \inst|shifter|auto_generated|sbit_w[24]~0_combout )) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[60]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[60]~38 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[60]~38 .lut_mask = 64'h0044004404040404;
defparam \inst|shifter|auto_generated|sbit_w[60]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N0
cyclonev_lcell_comb \inst|Selector15~4 (
// Equation(s):
// \inst|Selector15~4_combout  = ( \inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( \inst|shifter|auto_generated|sbit_w[60]~37_combout  & ( (!\inst|Selector20~0_combout  & ((!\inst|AC [12]) # (\inst|Selector15~3_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( \inst|shifter|auto_generated|sbit_w[60]~37_combout  & ( (!\inst|Selector20~0_combout  & ((!\inst|AC [12]) # (\inst|Selector15~3_combout ))) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( !\inst|shifter|auto_generated|sbit_w[60]~37_combout  & ( (!\inst|Selector20~0_combout  & ((!\inst|AC [12]) # (\inst|Selector15~3_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( !\inst|shifter|auto_generated|sbit_w[60]~37_combout  & ( (!\inst|Selector15~3_combout  & (!\inst|AC [12] & ((!\inst|Selector20~0_combout ) # (!\inst|shifter|auto_generated|sbit_w[59]~36_combout )))) 
// # (\inst|Selector15~3_combout  & ((!\inst|Selector20~0_combout ) # ((!\inst|shifter|auto_generated|sbit_w[59]~36_combout )))) ) ) )

	.dataa(!\inst|Selector15~3_combout ),
	.datab(!\inst|Selector20~0_combout ),
	.datac(!\inst|AC [12]),
	.datad(!\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[60]~38_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[60]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~4_combout ),
=======
defparam \inst|PC_stack[0][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N40
dffeas \inst|PC[1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N22
dffeas \inst|PC_stack[0][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][1]~feeder_combout ),
	.asdata(\inst|PC[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N0
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|PC[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \inst|Add0~2  = CARRY(( \inst|PC[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N52
dffeas \inst|PC_stack[8][0]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N34
dffeas \inst|PC_stack[9][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N51
cyclonev_lcell_comb \inst|PC_stack[8][0]~feeder (
// Equation(s):
// \inst|PC_stack[8][0]~feeder_combout  = \inst|PC_stack[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector15~4 .extended_lut = "off";
defparam \inst|Selector15~4 .lut_mask = 64'hF5C4C4C4C4C4C4C4;
defparam \inst|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N48
cyclonev_lcell_comb \inst|Selector15~5 (
// Equation(s):
// \inst|Selector15~5_combout  = ( \inst|Selector15~4_combout  & ( \inst|Selector19~2_combout  & ( (!\inst|Selector15~2_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~49_sumout )) # (\inst|Selector15~0_combout )) ) ) ) # ( !\inst|Selector15~4_combout  
// & ( \inst|Selector19~2_combout  ) ) # ( \inst|Selector15~4_combout  & ( !\inst|Selector19~2_combout  & ( (!\inst|Selector15~2_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~49_sumout )) ) ) ) # ( !\inst|Selector15~4_combout  & ( 
// !\inst|Selector19~2_combout  ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Selector15~2_combout ),
	.datac(!\inst|Selector15~0_combout ),
	.datad(!\inst|Add1~49_sumout ),
	.datae(!\inst|Selector15~4_combout ),
	.dataf(!\inst|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~5 .extended_lut = "off";
defparam \inst|Selector15~5 .lut_mask = 64'hFFFFCCEEFFFFCFEF;
defparam \inst|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N50
dffeas \inst|AC[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[12] .is_wysiwyg = "true";
defparam \inst|AC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[28]~4 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[28]~4_combout  = ( \inst|AC [13] & ( (!\inst|IR [0] & (((\inst|AC [12])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [11]))) ) ) # ( !\inst|AC [13] & ( (!\inst|IR [0] & (((\inst|AC [12])))) # (\inst|IR [0] & 
// (\inst|AC [11] & (!\inst|IR [4]))) ) )

	.dataa(!\inst|AC [11]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [12]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
=======
defparam \inst|PC_stack[8][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N53
dffeas \inst|PC_stack[8][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N36
cyclonev_lcell_comb \inst|PC_stack[7][0]~feeder (
// Equation(s):
// \inst|PC_stack[7][0]~feeder_combout  = \inst|PC_stack[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .lut_mask = 64'h0F440F440F770F77;
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[60]~37 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[60]~37_combout  = ( \inst|IR [4] & ( \inst|IR [1] & ( (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[30]~5_combout ) ) ) ) # ( !\inst|IR [4] & ( \inst|IR [1] & ( (!\inst|IR [2] & 
// \inst|shifter|auto_generated|sbit_w[26]~1_combout ) ) ) ) # ( \inst|IR [4] & ( !\inst|IR [1] & ( (\inst|shifter|auto_generated|sbit_w[28]~4_combout  & !\inst|IR [2]) ) ) ) # ( !\inst|IR [4] & ( !\inst|IR [1] & ( 
// (\inst|shifter|auto_generated|sbit_w[28]~4_combout  & !\inst|IR [2]) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[60]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[60]~37 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[60]~37 .lut_mask = 64'h444444440C0C00CC;
defparam \inst|shifter|auto_generated|sbit_w[60]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = ( \inst|AC [4] & ( \inst|IR [4] & ( (!\inst|state.ex_loadi~DUPLICATE_q  & ((!\inst|altsyncram_component|auto_generated|q_a [4] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [4] & 
// ((\inst|WideOr3~1_combout ))))) ) ) ) # ( !\inst|AC [4] & ( \inst|IR [4] & ( (!\inst|state.ex_loadi~DUPLICATE_q  & ((!\inst|altsyncram_component|auto_generated|q_a [4]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )))) ) ) ) # ( \inst|AC [4] & ( 
// !\inst|IR [4] & ( (!\inst|altsyncram_component|auto_generated|q_a [4] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [4] & ((\inst|WideOr3~1_combout ))) ) ) ) # ( !\inst|AC [4] & ( !\inst|IR [4] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [4]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|AC [4]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~2_combout ),
=======
defparam \inst|PC_stack[7][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N38
dffeas \inst|PC_stack[7][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][0]~feeder_combout ),
	.asdata(\inst|PC_stack[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N48
cyclonev_lcell_comb \inst|PC_stack[6][0]~feeder (
// Equation(s):
// \inst|PC_stack[6][0]~feeder_combout  = \inst|PC_stack[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector23~2 .extended_lut = "off";
defparam \inst|Selector23~2 .lut_mask = 64'hAAEE88DDA0E080D0;
defparam \inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N36
cyclonev_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = ( \inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( \inst|shifter|auto_generated|sbit_w[59]~36_combout  & ( (!\inst|Selector27~1_combout  & (!\inst|Selector23~1_combout  & \inst|Selector23~2_combout )) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( \inst|shifter|auto_generated|sbit_w[59]~36_combout  & ( (!\inst|Selector27~1_combout  & (!\inst|Selector23~1_combout  & \inst|Selector23~2_combout )) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( !\inst|shifter|auto_generated|sbit_w[59]~36_combout  & ( (!\inst|Selector27~1_combout  & (!\inst|Selector23~1_combout  & \inst|Selector23~2_combout )) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[60]~38_combout  & ( !\inst|shifter|auto_generated|sbit_w[59]~36_combout  & ( (!\inst|Selector23~1_combout  & (\inst|Selector23~2_combout  & ((!\inst|Selector27~1_combout ) # 
// (!\inst|shifter|auto_generated|sbit_w[60]~37_combout )))) ) ) )

	.dataa(!\inst|Selector27~1_combout ),
	.datab(!\inst|Selector23~1_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[60]~37_combout ),
	.datad(!\inst|Selector23~2_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[60]~38_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~3_combout ),
=======
defparam \inst|PC_stack[6][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N50
dffeas \inst|PC_stack[6][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][0]~feeder_combout ),
	.asdata(\inst|PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N39
cyclonev_lcell_comb \inst|PC_stack[5][0]~feeder (
// Equation(s):
// \inst|PC_stack[5][0]~feeder_combout  = \inst|PC_stack[6][0]~q 

	.dataa(!\inst|PC_stack[6][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector23~3 .extended_lut = "off";
defparam \inst|Selector23~3 .lut_mask = 64'h00C8008800880088;
defparam \inst|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N12
cyclonev_lcell_comb \inst|io_bus|dout[4]~10 (
// Equation(s):
// \inst|io_bus|dout[4]~10_combout  = ( \inst4|IO_BUS|dout[4]~4_combout  & ( (\inst|io_bus|dout[0]~0_combout  & !\inst11~combout ) ) ) # ( !\inst4|IO_BUS|dout[4]~4_combout  & ( (!\inst11~combout  & (((!\inst|io_bus|dout[4]~9_combout )) # 
// (\inst|io_bus|dout[0]~0_combout ))) # (\inst11~combout  & (((\inst7|B_DI [4] & !\inst|io_bus|dout[4]~9_combout )))) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst7|B_DI [4]),
	.datac(!\inst11~combout ),
	.datad(!\inst|io_bus|dout[4]~9_combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_BUS|dout[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[4]~10 .extended_lut = "off";
defparam \inst|io_bus|dout[4]~10 .lut_mask = 64'hF350F35050505050;
defparam \inst|io_bus|dout[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N12
cyclonev_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = ( \inst|Selector23~3_combout  & ( \inst|io_bus|dout[4]~10_combout  & ( (((!\inst|WideOr3~0_combout  & \inst|Add1~17_sumout )) # (\inst|Selector23~0_combout )) # (\inst|state.ex_in2~q ) ) ) ) # ( !\inst|Selector23~3_combout  & 
// ( \inst|io_bus|dout[4]~10_combout  ) ) # ( \inst|Selector23~3_combout  & ( !\inst|io_bus|dout[4]~10_combout  & ( ((!\inst|WideOr3~0_combout  & \inst|Add1~17_sumout )) # (\inst|Selector23~0_combout ) ) ) ) # ( !\inst|Selector23~3_combout  & ( 
// !\inst|io_bus|dout[4]~10_combout  ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|Selector23~0_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Add1~17_sumout ),
	.datae(!\inst|Selector23~3_combout ),
	.dataf(!\inst|io_bus|dout[4]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~4_combout ),
=======
defparam \inst|PC_stack[5][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N41
dffeas \inst|PC_stack[5][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][0]~feeder_combout ),
	.asdata(\inst|PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N30
cyclonev_lcell_comb \inst|PC_stack[4][0]~feeder (
// Equation(s):
// \inst|PC_stack[4][0]~feeder_combout  = \inst|PC_stack[5][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector23~4 .extended_lut = "off";
defparam \inst|Selector23~4 .lut_mask = 64'hFFFF33F3FFFF77F7;
defparam \inst|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N14
dffeas \inst|AC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[4] .is_wysiwyg = "true";
defparam \inst|AC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[20]~7 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[20]~7_combout  = ( \inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [4])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [5])))) ) ) # ( !\inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [4])))) # (\inst|IR [0] & (\inst|IR 
// [4] & (\inst|AC [5]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [5]),
	.datac(!\inst|AC [4]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
=======
defparam \inst|PC_stack[4][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N32
dffeas \inst|PC_stack[4][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][0]~feeder_combout ),
	.asdata(\inst|PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N33
cyclonev_lcell_comb \inst|PC_stack[3][0]~feeder (
// Equation(s):
// \inst|PC_stack[3][0]~feeder_combout  = \inst|PC_stack[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[58]~28 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[58]~28_combout  = ( \inst|IR [1] & ( (\inst|shifter|auto_generated|sbit_w[20]~7_combout  & (\inst|IR [2] & !\inst|IR [4])) ) ) # ( !\inst|IR [1] & ( (\inst|shifter|auto_generated|sbit_w[22]~2_combout  & (\inst|IR [2] & 
// !\inst|IR [4])) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[58]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[58]~28 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[58]~28 .lut_mask = 64'h0500050003000300;
defparam \inst|shifter|auto_generated|sbit_w[58]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[58]~27 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[58]~27_combout  = ( \inst|IR [1] & ( (\inst|IR [4] & (\inst|AC [15] & \inst|IR [2])) ) ) # ( !\inst|IR [1] & ( (\inst|IR [4] & (\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[30]~5_combout )) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[58]~27_combout ),
=======
defparam \inst|PC_stack[3][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N35
dffeas \inst|PC_stack[3][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][0]~feeder_combout ),
	.asdata(\inst|PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N24
cyclonev_lcell_comb \inst|PC_stack[2][0]~feeder (
// Equation(s):
// \inst|PC_stack[2][0]~feeder_combout  = \inst|PC_stack[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[58]~27 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[58]~27 .lut_mask = 64'h0005000501010101;
defparam \inst|shifter|auto_generated|sbit_w[58]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = ( !\inst|IR [2] & ( (!\inst|IR [4] & ((!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[18]~8_combout ))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[34]~30_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~1 .extended_lut = "off";
defparam \inst|Selector17~1 .lut_mask = 64'h02A202A200000000;
defparam \inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[58]~26 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[58]~26_combout  = ( \inst|IR [4] & ( \inst|IR [1] & ( (\inst|shifter|auto_generated|sbit_w[28]~4_combout  & !\inst|IR [2]) ) ) ) # ( !\inst|IR [4] & ( \inst|IR [1] & ( (!\inst|IR [2] & 
// \inst|shifter|auto_generated|sbit_w[24]~0_combout ) ) ) ) # ( \inst|IR [4] & ( !\inst|IR [1] & ( (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[26]~1_combout ) ) ) ) # ( !\inst|IR [4] & ( !\inst|IR [1] & ( (!\inst|IR [2] & 
// \inst|shifter|auto_generated|sbit_w[26]~1_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[58]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[58]~26 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[58]~26 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \inst|shifter|auto_generated|sbit_w[58]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \inst|Selector17~2 (
// Equation(s):
// \inst|Selector17~2_combout  = ( \inst|IR [3] & ( \inst|shifter|auto_generated|sbit_w[58]~26_combout  & ( (!\inst|shifter|auto_generated|sbit_w[59]~49_combout  & !\inst|Selector17~1_combout ) ) ) ) # ( \inst|IR [3] & ( 
// !\inst|shifter|auto_generated|sbit_w[58]~26_combout  & ( (!\inst|shifter|auto_generated|sbit_w[59]~49_combout  & !\inst|Selector17~1_combout ) ) ) ) # ( !\inst|IR [3] & ( !\inst|shifter|auto_generated|sbit_w[58]~26_combout  & ( 
// (!\inst|shifter|auto_generated|sbit_w[58]~28_combout  & !\inst|shifter|auto_generated|sbit_w[58]~27_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[58]~28_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[59]~49_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[58]~27_combout ),
	.datad(!\inst|Selector17~1_combout ),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[58]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~2_combout ),
=======
defparam \inst|PC_stack[2][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N26
dffeas \inst|PC_stack[2][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][0]~feeder_combout ),
	.asdata(\inst|PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N27
cyclonev_lcell_comb \inst|PC_stack[1][0]~feeder (
// Equation(s):
// \inst|PC_stack[1][0]~feeder_combout  = \inst|PC_stack[2][0]~q 

	.dataa(!\inst|PC_stack[2][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector17~2 .extended_lut = "off";
defparam \inst|Selector17~2 .lut_mask = 64'hA0A0CC000000CC00;
defparam \inst|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N12
cyclonev_lcell_comb \inst|Selector17~3 (
// Equation(s):
// \inst|Selector17~3_combout  = ( \inst|WideOr3~1_combout  & ( \inst|AC [10] & ( (!\inst|state.ex_loadi~DUPLICATE_q  & (((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [10])))) # (\inst|state.ex_loadi~DUPLICATE_q  & (!\inst|IR 
// [10] & ((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [10])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|AC [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|state.ex_xor~q  & 
// ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10])))) ) ) ) # ( \inst|WideOr3~1_combout  & ( !\inst|AC [10] & ( (!\inst|state.ex_loadi~DUPLICATE_q  & (((!\inst|altsyncram_component|auto_generated|q_a [10]) # (!\inst|state.ex_xor~q )))) # 
// (\inst|state.ex_loadi~DUPLICATE_q  & (!\inst|IR [10] & ((!\inst|altsyncram_component|auto_generated|q_a [10]) # (!\inst|state.ex_xor~q )))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|AC [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [10] & 
// ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10]))) ) ) )

	.dataa(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datab(!\inst|IR [10]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~3 .extended_lut = "off";
defparam \inst|Selector17~3 .lut_mask = 64'hE0E0EEE0E000EE0E;
defparam \inst|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \inst|Selector17~4 (
// Equation(s):
// \inst|Selector17~4_combout  = ( \inst7|IO_BUS|dout[10]~0_combout  & ( \inst4|IO_BUS|dout[10]~10_combout  & ( (\inst|Selector17~3_combout  & ((!\inst|io_bus|dout[0]~0_combout ) # ((!\inst|state.ex_in2~q ) # (\inst11~combout )))) ) ) ) # ( 
// !\inst7|IO_BUS|dout[10]~0_combout  & ( \inst4|IO_BUS|dout[10]~10_combout  & ( (\inst|Selector17~3_combout  & ((!\inst|io_bus|dout[0]~0_combout ) # ((!\inst|state.ex_in2~q ) # (\inst11~combout )))) ) ) ) # ( \inst7|IO_BUS|dout[10]~0_combout  & ( 
// !\inst4|IO_BUS|dout[10]~10_combout  & ( (\inst|Selector17~3_combout  & ((!\inst|io_bus|dout[0]~0_combout ) # ((!\inst|state.ex_in2~q ) # (\inst11~combout )))) ) ) ) # ( !\inst7|IO_BUS|dout[10]~0_combout  & ( !\inst4|IO_BUS|dout[10]~10_combout  & ( 
// (\inst|Selector17~3_combout  & ((!\inst|state.ex_in2~q ) # (\inst11~combout ))) ) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst|Selector17~3_combout ),
	.datac(!\inst11~combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst7|IO_BUS|dout[10]~0_combout ),
	.dataf(!\inst4|IO_BUS|dout[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~4 .extended_lut = "off";
defparam \inst|Selector17~4 .lut_mask = 64'h3303332333233323;
defparam \inst|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N42
cyclonev_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = ( \inst|state.ex_or~q  & ( \inst|state.ex_and~DUPLICATE_q  & ( \inst|AC [10] ) ) ) # ( !\inst|state.ex_or~q  & ( \inst|state.ex_and~DUPLICATE_q  & ( (\inst|AC [10] & (((\inst|WideOr3~3_combout  & \inst|WideOr3~2_combout )) # 
// (\inst|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( \inst|state.ex_or~q  & ( !\inst|state.ex_and~DUPLICATE_q  & ( \inst|AC [10] ) ) ) # ( !\inst|state.ex_or~q  & ( !\inst|state.ex_and~DUPLICATE_q  & ( (\inst|WideOr3~3_combout  & (\inst|AC 
// [10] & \inst|WideOr3~2_combout )) ) ) )

	.dataa(!\inst|WideOr3~3_combout ),
	.datab(!\inst|AC [10]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst|WideOr3~2_combout ),
	.datae(!\inst|state.ex_or~q ),
	.dataf(!\inst|state.ex_and~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~0_combout ),
=======
defparam \inst|PC_stack[1][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N5
dffeas \inst|PC_stack[0][0]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][0]~feeder_combout ),
	.asdata(\inst|PC[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N29
dffeas \inst|PC_stack[1][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][0]~feeder_combout ),
	.asdata(\inst|PC_stack[0][0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N3
cyclonev_lcell_comb \inst|PC_stack[0][0]~feeder (
// Equation(s):
// \inst|PC_stack[0][0]~feeder_combout  = \inst|PC_stack[1][0]~q 

	.dataa(!\inst|PC_stack[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector17~0 .extended_lut = "off";
defparam \inst|Selector17~0 .lut_mask = 64'h0011333303133333;
defparam \inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \inst|Selector17~5 (
// Equation(s):
// \inst|Selector17~5_combout  = ( \inst|WideOr3~0_combout  & ( \inst|Add1~41_sumout  & ( (!\inst|Selector17~4_combout ) # (((!\inst|Selector17~2_combout  & \inst|state.ex_shift~q )) # (\inst|Selector17~0_combout )) ) ) ) # ( !\inst|WideOr3~0_combout  & ( 
// \inst|Add1~41_sumout  ) ) # ( \inst|WideOr3~0_combout  & ( !\inst|Add1~41_sumout  & ( (!\inst|Selector17~4_combout ) # (((!\inst|Selector17~2_combout  & \inst|state.ex_shift~q )) # (\inst|Selector17~0_combout )) ) ) ) # ( !\inst|WideOr3~0_combout  & ( 
// !\inst|Add1~41_sumout  & ( (!\inst|Selector17~4_combout ) # (((!\inst|Selector17~2_combout  & \inst|state.ex_shift~q )) # (\inst|Selector17~0_combout )) ) ) )

	.dataa(!\inst|Selector17~2_combout ),
	.datab(!\inst|Selector17~4_combout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|Selector17~0_combout ),
	.datae(!\inst|WideOr3~0_combout ),
	.dataf(!\inst|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~5 .extended_lut = "off";
defparam \inst|Selector17~5 .lut_mask = 64'hCEFFCEFFFFFFCEFF;
defparam \inst|Selector17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N26
dffeas \inst|AC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector17~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[10] .is_wysiwyg = "true";
defparam \inst|AC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[25]~12 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[25]~12_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [8]))) # (\inst|IR [4] & (\inst|AC [10])) ) ) # ( !\inst|IR [0] & ( \inst|AC [9] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [9]),
	.datac(!\inst|AC [10]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[25]~12_combout ),
=======
defparam \inst|PC_stack[0][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N4
dffeas \inst|PC_stack[0][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][0]~feeder_combout ),
	.asdata(\inst|PC[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N12
cyclonev_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|IR [0])) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [0] & ( (!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & (\inst|IR [0] & !\inst|state.ex_istore2~DUPLICATE_q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [0]),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[25]~12 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[25]~12 .lut_mask = 64'h3333333305AF05AF;
defparam \inst|shifter|auto_generated|sbit_w[25]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[39]~32 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[39]~32_combout  = ( \inst|IR [1] & ( (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[21]~31_combout ))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[25]~12_combout )) ) ) # ( !\inst|IR [1] & ( 
// \inst|shifter|auto_generated|sbit_w[23]~14_combout  ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[25]~12_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[23]~14_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[39]~32_combout ),
=======
defparam \inst|Selector11~0 .extended_lut = "off";
defparam \inst|Selector11~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N36
cyclonev_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = ( \inst|Selector11~0_combout  & ( (!\inst|state.ex_return~q  & (((!\inst|state.fetch~q )) # (\inst|Add0~1_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) ) # ( !\inst|Selector11~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|Add0~1_sumout  & ((\inst|state.fetch~q )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) )

	.dataa(!\inst|Add0~1_sumout ),
	.datab(!\inst|PC_stack[0][0]~q ),
	.datac(!\inst|state.fetch~q ),
	.datad(!\inst|state.ex_return~q ),
	.datae(gnd),
	.dataf(!\inst|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[39]~32 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[39]~32 .lut_mask = 64'h0F0F0F0F11DD11DD;
defparam \inst|shifter|auto_generated|sbit_w[39]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[35]~33 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[35]~33_combout  = ( \inst|shifter|auto_generated|sbit_w[17]~24_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[19]~23_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[21]~31_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[17]~24_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[19]~23_combout )))) # (\inst|IR [1] & (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[21]~31_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[19]~23_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[17]~24_combout ),
=======
defparam \inst|Selector11~1 .extended_lut = "off";
defparam \inst|Selector11~1 .lut_mask = 64'h05330533F533F533;
defparam \inst|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N37
dffeas \inst|PC[0]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N3
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~6  = CARRY(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(!\inst|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|shifter|auto_generated|sbit_w[35]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[35]~33 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[35]~33 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \inst|shifter|auto_generated|sbit_w[35]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N33
cyclonev_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ( \inst|IR [4] & ( (\inst|Selector20~0_combout  & ((!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[35]~33_combout ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[39]~32_combout )))) ) ) # ( !\inst|IR [4] & ( 
// (!\inst|IR [2] & (\inst|Selector20~0_combout  & \inst|shifter|auto_generated|sbit_w[35]~33_combout )) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[39]~32_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|Selector20~0_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[35]~33_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~0_combout ),
=======
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N0
cyclonev_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( ((\inst|state.decode~q ) # (\inst|state.ex_iload~q 
// )) # (\inst|IR [1]) ) ) ) # ( !\inst|state.ex_istore2~q  & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( (\inst|IR [1] & (!\inst|state.ex_iload~q  & !\inst|state.decode~q )) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|state.ex_iload~q ),
	.datac(!\inst|state.decode~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_istore2~q ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector24~0 .extended_lut = "off";
defparam \inst|Selector24~0 .lut_mask = 64'h000C000C010D010D;
defparam \inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~34 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~34_combout  = ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( \inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (!\inst|IR [2] & ((\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[27]~13_combout 
// ))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( \inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (!\inst|IR [2] & ((!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout )) # (\inst|IR [1] & ((!\inst|IR [4]))))) 
// ) ) ) # ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( !\inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (!\inst|IR [2] & ((!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout )) # (\inst|IR [1] & ((\inst|IR [4]))))) ) ) 
// ) # ( !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( !\inst|shifter|auto_generated|sbit_w[25]~12_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout  & !\inst|IR [1])) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~34_combout ),
=======
defparam \inst|Selector10~0 .extended_lut = "off";
defparam \inst|Selector10~0 .lut_mask = 64'h404000007F7FFFFF;
defparam \inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N39
cyclonev_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = ( \inst|state.ex_return~q  & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC_stack[0][1]~q  ) ) ) # ( !\inst|state.ex_return~q  & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|Add0~5_sumout  ) ) ) # ( \inst|state.ex_return~q  & ( 
// !\inst|state.fetch~DUPLICATE_q  & ( \inst|PC_stack[0][1]~q  ) ) ) # ( !\inst|state.ex_return~q  & ( !\inst|state.fetch~DUPLICATE_q  & ( \inst|Selector10~0_combout  ) ) )

	.dataa(!\inst|PC_stack[0][1]~q ),
	.datab(!\inst|Add0~5_sumout ),
	.datac(!\inst|Selector10~0_combout ),
	.datad(gnd),
	.datae(!\inst|state.ex_return~q ),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[59]~34 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~34 .lut_mask = 64'h2020202A2A202A2A;
defparam \inst|shifter|auto_generated|sbit_w[59]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = ( \inst|AC [3] & ( \inst|altsyncram_component|auto_generated|q_a [3] & ( (((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q )) # (\inst|state.ex_and~DUPLICATE_q ) ) ) ) # ( \inst|AC [3] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [3] & ( ((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|state.ex_and~DUPLICATE_q ),
	.datab(!\inst|WideOr3~2_combout ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|WideOr3~3_combout ),
	.datae(!\inst|AC [3]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [3]),
=======
defparam \inst|Selector10~1 .extended_lut = "off";
defparam \inst|Selector10~1 .lut_mask = 64'h0F0F555533335555;
defparam \inst|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N41
dffeas \inst|PC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1] .is_wysiwyg = "true";
defparam \inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N6
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|PC[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|PC[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~1 .extended_lut = "off";
defparam \inst|Selector24~1 .lut_mask = 64'h00000F3F00005F7F;
defparam \inst|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~35 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~35_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & ((!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[23]~14_combout )) # (\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[21]~31_combout ))))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[23]~14_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~35_combout ),
=======
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N27
cyclonev_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = ( \inst|state.ex_istore2~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [2] ) ) # ( !\inst|state.ex_istore2~DUPLICATE_q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & (\inst|IR [2])) # 
// (\inst|state.decode~q  & ((\inst|altsyncram_component|auto_generated|q_a [2]))))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[59]~35 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~35 .lut_mask = 64'h00000000084C084C;
defparam \inst|shifter|auto_generated|sbit_w[59]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = ( \inst|AC [3] & ( \inst|state.ex_loadi~DUPLICATE_q  & ( (!\inst|IR [3] & ((!\inst|altsyncram_component|auto_generated|q_a [3] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|WideOr3~1_combout ))))) ) ) ) # ( !\inst|AC [3] & ( \inst|state.ex_loadi~DUPLICATE_q  & ( (!\inst|IR [3] & ((!\inst|altsyncram_component|auto_generated|q_a [3]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )))) ) ) ) # ( \inst|AC [3] & ( 
// !\inst|state.ex_loadi~DUPLICATE_q  & ( (!\inst|altsyncram_component|auto_generated|q_a [3] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst|WideOr3~1_combout ))) ) ) ) # ( !\inst|AC [3] & ( 
// !\inst|state.ex_loadi~DUPLICATE_q  & ( (!\inst|altsyncram_component|auto_generated|q_a [3]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )) ) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|AC [3]),
	.dataf(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~2_combout ),
=======
defparam \inst|Selector9~0 .extended_lut = "off";
defparam \inst|Selector9~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N30
cyclonev_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = ( \inst|Selector9~0_combout  & ( \inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Add0~9_sumout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][2]~DUPLICATE_q )) ) ) ) # ( !\inst|Selector9~0_combout 
//  & ( \inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Add0~9_sumout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][2]~DUPLICATE_q )) ) ) ) # ( \inst|Selector9~0_combout  & ( !\inst|state.fetch~DUPLICATE_q  & ( 
// (!\inst|state.ex_return~q ) # (\inst|PC_stack[0][2]~DUPLICATE_q ) ) ) ) # ( !\inst|Selector9~0_combout  & ( !\inst|state.fetch~DUPLICATE_q  & ( (\inst|PC_stack[0][2]~DUPLICATE_q  & \inst|state.ex_return~q ) ) ) )

	.dataa(!\inst|PC_stack[0][2]~DUPLICATE_q ),
	.datab(!\inst|Add0~9_sumout ),
	.datac(!\inst|state.ex_return~q ),
	.datad(gnd),
	.datae(!\inst|Selector9~0_combout ),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector24~2 .extended_lut = "off";
defparam \inst|Selector24~2 .lut_mask = 64'hF0FCC0CFA0A8808A;
defparam \inst|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N48
cyclonev_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = ( \inst|shifter|auto_generated|sbit_w[59]~35_combout  & ( \inst|Selector24~2_combout  & ( (!\inst|Selector27~1_combout  & !\inst|Selector24~1_combout ) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[59]~35_combout  & ( 
// \inst|Selector24~2_combout  & ( (!\inst|Selector24~1_combout  & ((!\inst|Selector27~1_combout ) # ((!\inst|shifter|auto_generated|sbit_w[59]~36_combout  & !\inst|shifter|auto_generated|sbit_w[59]~34_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.datab(!\inst|Selector27~1_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[59]~34_combout ),
	.datad(!\inst|Selector24~1_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[59]~35_combout ),
	.dataf(!\inst|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~3 .extended_lut = "off";
defparam \inst|Selector24~3 .lut_mask = 64'h00000000EC00CC00;
defparam \inst|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N54
cyclonev_lcell_comb \inst|io_bus|dout[3]~8 (
// Equation(s):
// \inst|io_bus|dout[3]~8_combout  = ( !\inst|io_bus|dout[3]~7_combout  & ( \inst11~combout  & ( (\inst7|B_DI [3] & !\inst4|IO_BUS|dout[3]~3_combout ) ) ) ) # ( \inst|io_bus|dout[3]~7_combout  & ( !\inst11~combout  & ( \inst|io_bus|dout[0]~0_combout  ) ) ) # 
// ( !\inst|io_bus|dout[3]~7_combout  & ( !\inst11~combout  & ( (!\inst4|IO_BUS|dout[3]~3_combout ) # (\inst|io_bus|dout[0]~0_combout ) ) ) )

	.dataa(!\inst7|B_DI [3]),
	.datab(gnd),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst4|IO_BUS|dout[3]~3_combout ),
	.datae(!\inst|io_bus|dout[3]~7_combout ),
	.dataf(!\inst11~combout ),
=======
defparam \inst|Selector9~1 .extended_lut = "off";
defparam \inst|Selector9~1 .lut_mask = 64'h0505F5F535353535;
defparam \inst|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N31
dffeas \inst|PC[2]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N9
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~14  = CARRY(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(!\inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|io_bus|dout[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[3]~8 .extended_lut = "off";
defparam \inst|io_bus|dout[3]~8 .lut_mask = 64'hFF0F0F0F55000000;
defparam \inst|io_bus|dout[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N45
cyclonev_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = ( \inst|Add1~13_sumout  & ( \inst|io_bus|dout[3]~8_combout  & ( ((!\inst|WideOr3~0_combout ) # ((!\inst|Selector24~3_combout ) # (\inst|state.ex_in2~q ))) # (\inst|Selector24~0_combout ) ) ) ) # ( !\inst|Add1~13_sumout  & ( 
// \inst|io_bus|dout[3]~8_combout  & ( ((!\inst|Selector24~3_combout ) # (\inst|state.ex_in2~q )) # (\inst|Selector24~0_combout ) ) ) ) # ( \inst|Add1~13_sumout  & ( !\inst|io_bus|dout[3]~8_combout  & ( ((!\inst|WideOr3~0_combout ) # 
// (!\inst|Selector24~3_combout )) # (\inst|Selector24~0_combout ) ) ) ) # ( !\inst|Add1~13_sumout  & ( !\inst|io_bus|dout[3]~8_combout  & ( (!\inst|Selector24~3_combout ) # (\inst|Selector24~0_combout ) ) ) )

	.dataa(!\inst|Selector24~0_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Selector24~3_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|Add1~13_sumout ),
	.dataf(!\inst|io_bus|dout[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~4_combout ),
=======
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N15
cyclonev_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [3] & ( (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|IR [3])) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [3] & ( (!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & (\inst|IR [3] & !\inst|state.ex_istore2~DUPLICATE_q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector24~4 .extended_lut = "off";
defparam \inst|Selector24~4 .lut_mask = 64'hF5F5FDFDF5FFFDFF;
defparam \inst|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N47
dffeas \inst|AC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[3] .is_wysiwyg = "true";
defparam \inst|AC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N54
cyclonev_lcell_comb \inst|io_bus|dout[3]~7 (
// Equation(s):
// \inst|io_bus|dout[3]~7_combout  = ( \inst13|pixelRAM|auto_generated|q_b [6] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [3]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [6] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [3])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst13|datatrans_en~q ),
	.datad(!\inst|AC [3]),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[3]~7 .extended_lut = "off";
defparam \inst|io_bus|dout[3]~7 .lut_mask = 64'h5F0F5F0F55005500;
defparam \inst|io_bus|dout[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N45
cyclonev_lcell_comb \inst13|BUS_Switcher|din[3]~3 (
// Equation(s):
// \inst13|BUS_Switcher|din[3]~3_combout  = ( \inst|io_bus|dout[3]~7_combout  & ( \inst11~combout  & ( !\inst|IO_WRITE_int~q  ) ) ) # ( !\inst|io_bus|dout[3]~7_combout  & ( \inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst4|IO_BUS|dout[3]~3_combout  & 
// \inst7|B_DI [3])) ) ) ) # ( \inst|io_bus|dout[3]~7_combout  & ( !\inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # (\inst|io_bus|dout[0]~0_combout ) ) ) ) # ( !\inst|io_bus|dout[3]~7_combout  & ( !\inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # 
// ((!\inst4|IO_BUS|dout[3]~3_combout ) # (\inst|io_bus|dout[0]~0_combout )) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst4|IO_BUS|dout[3]~3_combout ),
	.datad(!\inst7|B_DI [3]),
	.datae(!\inst|io_bus|dout[3]~7_combout ),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[3]~3_combout ),
=======
defparam \inst|Selector8~0 .extended_lut = "off";
defparam \inst|Selector8~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N50
dffeas \inst|PC_stack[9][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N3
cyclonev_lcell_comb \inst|PC_stack[8][3]~feeder (
// Equation(s):
// \inst|PC_stack[8][3]~feeder_combout  = \inst|PC_stack[9][3]~q 

	.dataa(!\inst|PC_stack[9][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[3]~3 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[3]~3 .lut_mask = 64'hFBFBBBBBAAFAAAAA;
defparam \inst13|BUS_Switcher|din[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N43
dffeas \inst13|ram_write_buffer[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[3]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[6] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N0
cyclonev_lcell_comb \inst|io_bus|dout[2]~5 (
// Equation(s):
// \inst|io_bus|dout[2]~5_combout  = ( \inst13|pixelRAM|auto_generated|q_b [5] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [2]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [5] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [2])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst13|datatrans_en~q ),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[2]~5 .extended_lut = "off";
defparam \inst|io_bus|dout[2]~5 .lut_mask = 64'h5F0F5F0F55005500;
defparam \inst|io_bus|dout[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N51
cyclonev_lcell_comb \inst4|IO_COUNT[2] (
// Equation(s):
// \inst4|IO_COUNT [2] = ( \inst4|COUNT [2] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [2]) ) ) # ( !\inst4|COUNT [2] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [2]),
=======
defparam \inst|PC_stack[8][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N5
dffeas \inst|PC_stack[8][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][3]~feeder_combout ),
	.asdata(\inst|PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N42
cyclonev_lcell_comb \inst|PC_stack[7][3]~feeder (
// Equation(s):
// \inst|PC_stack[7][3]~feeder_combout  = \inst|PC_stack[8][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][3]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst4|COUNT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst4|IO_COUNT [2]),
=======
	.combout(\inst|PC_stack[7][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[2] .extended_lut = "off";
defparam \inst4|IO_COUNT[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \inst4|IO_BUS|dout[2]~2 (
// Equation(s):
// \inst4|IO_BUS|dout[2]~2_combout  = ( !\inst4|IO_COUNT [2] & ( !\inst|IO_WRITE_int~q  & ( (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & (\inst11~0_combout  & \inst|IR [1]))) ) ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst4|IO_COUNT [2]),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_BUS|dout[2]~2 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[2]~2 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \inst13|BUS_Switcher|din[2]~2 (
// Equation(s):
// \inst13|BUS_Switcher|din[2]~2_combout  = ( \inst4|IO_BUS|dout[2]~2_combout  & ( \inst11~combout  & ( !\inst|IO_WRITE_int~q  ) ) ) # ( !\inst4|IO_BUS|dout[2]~2_combout  & ( \inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # ((\inst7|B_DI [2] & 
// !\inst|io_bus|dout[2]~5_combout )) ) ) ) # ( \inst4|IO_BUS|dout[2]~2_combout  & ( !\inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # (\inst|io_bus|dout[0]~0_combout ) ) ) ) # ( !\inst4|IO_BUS|dout[2]~2_combout  & ( !\inst11~combout  & ( 
// ((!\inst|IO_WRITE_int~q ) # (!\inst|io_bus|dout[2]~5_combout )) # (\inst|io_bus|dout[0]~0_combout ) ) ) )

	.dataa(!\inst7|B_DI [2]),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|io_bus|dout[2]~5_combout ),
	.datae(!\inst4|IO_BUS|dout[2]~2_combout ),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[2]~2_combout ),
=======
defparam \inst|PC_stack[7][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N43
dffeas \inst|PC_stack[7][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][3]~feeder_combout ),
	.asdata(\inst|PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N12
cyclonev_lcell_comb \inst|PC_stack[6][3]~feeder (
// Equation(s):
// \inst|PC_stack[6][3]~feeder_combout  = \inst|PC_stack[7][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[2]~2 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[2]~2 .lut_mask = 64'hFFF3F3F3F5F0F0F0;
defparam \inst13|BUS_Switcher|din[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N16
dffeas \inst13|ram_write_buffer[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|BUS_Switcher|din[2]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
defparam \inst|PC_stack[6][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N14
dffeas \inst|PC_stack[6][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][3]~feeder_combout ),
	.asdata(\inst|PC_stack[5][3]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|ram_write_buffer[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst13|ram_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[5] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N15
cyclonev_lcell_comb \inst|io_bus|dout[7]~15 (
// Equation(s):
// \inst|io_bus|dout[7]~15_combout  = ( \inst|IO_WRITE_int~q  & ( \inst13|pixelRAM|auto_generated|q_b [20] & ( !\inst|AC [7] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst13|pixelRAM|auto_generated|q_b [20] & ( (!\inst|AC [7]) # (\inst13|datatrans_en~q ) ) ) ) # 
// ( !\inst|IO_WRITE_int~q  & ( !\inst13|pixelRAM|auto_generated|q_b [20] & ( \inst13|datatrans_en~q  ) ) )
=======
	.q(\inst|PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N45
cyclonev_lcell_comb \inst|PC_stack[5][3]~feeder (
// Equation(s):
// \inst|PC_stack[5][3]~feeder_combout  = \inst|PC_stack[6][3]~q 
>>>>>>> Stashed changes

	.dataa(!\inst|AC [7]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst13|datatrans_en~q ),
	.datad(gnd),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[7]~15_combout ),
=======
	.datac(!\inst|PC_stack[6][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[7]~15 .extended_lut = "off";
defparam \inst|io_bus|dout[7]~15 .lut_mask = 64'h0F0FAFAF0000AAAA;
defparam \inst|io_bus|dout[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y17_N26
dffeas \inst7|B_DI[7] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
=======
defparam \inst|PC_stack[5][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N47
dffeas \inst|PC_stack[5][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][3]~feeder_combout ),
	.asdata(\inst|PC_stack[4][3]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst7|B_DI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[7] .is_wysiwyg = "true";
defparam \inst7|B_DI[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N6
cyclonev_lcell_comb \inst13|BUS_Switcher|din[7]~7 (
// Equation(s):
// \inst13|BUS_Switcher|din[7]~7_combout  = ( \inst11~combout  & ( \inst7|B_DI [7] & ( (!\inst|IO_WRITE_int~q ) # ((!\inst4|IO_BUS|dout[7]~7_combout  & !\inst|io_bus|dout[7]~15_combout )) ) ) ) # ( !\inst11~combout  & ( \inst7|B_DI [7] & ( 
// (!\inst|IO_WRITE_int~q ) # (((!\inst4|IO_BUS|dout[7]~7_combout  & !\inst|io_bus|dout[7]~15_combout )) # (\inst|io_bus|dout[0]~0_combout )) ) ) ) # ( \inst11~combout  & ( !\inst7|B_DI [7] & ( !\inst|IO_WRITE_int~q  ) ) ) # ( !\inst11~combout  & ( 
// !\inst7|B_DI [7] & ( (!\inst|IO_WRITE_int~q ) # (((!\inst4|IO_BUS|dout[7]~7_combout  & !\inst|io_bus|dout[7]~15_combout )) # (\inst|io_bus|dout[0]~0_combout )) ) ) )

	.dataa(!\inst4|IO_BUS|dout[7]~7_combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst|io_bus|dout[7]~15_combout ),
	.datae(!\inst11~combout ),
	.dataf(!\inst7|B_DI [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[7]~7_combout ),
=======
	.q(\inst|PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N21
cyclonev_lcell_comb \inst|PC_stack[4][3]~feeder (
// Equation(s):
// \inst|PC_stack[4][3]~feeder_combout  = \inst|PC_stack[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[7]~7 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[7]~7 .lut_mask = 64'hEFCFCCCCEFCFEECC;
defparam \inst13|BUS_Switcher|din[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N27
cyclonev_lcell_comb \inst13|process_1~0 (
// Equation(s):
// \inst13|process_1~0_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|IR [0] & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
=======
defparam \inst|PC_stack[4][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N23
dffeas \inst|PC_stack[4][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][3]~feeder_combout ),
	.asdata(\inst|PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N57
cyclonev_lcell_comb \inst|PC_stack[3][3]~feeder (
// Equation(s):
// \inst|PC_stack[3][3]~feeder_combout  = \inst|PC_stack[4][3]~q 

	.dataa(!\inst|PC_stack[4][3]~q ),
>>>>>>> Stashed changes
	.datab(gnd),
	.datac(!\inst|IR [0]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|process_1~0_combout ),
=======
	.combout(\inst|PC_stack[3][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|process_1~0 .extended_lut = "off";
defparam \inst13|process_1~0 .lut_mask = 64'h0000000000F000F0;
defparam \inst13|process_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \inst13|process_1~1 (
// Equation(s):
// \inst13|process_1~1_combout  = ( \inst13|process_1~0_combout  & ( (\inst|IR [4] & (\inst11~0_combout  & (!\inst|IR [1] & \inst3|Equal7~0_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst11~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst3|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\inst13|process_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|process_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|process_1~1 .extended_lut = "off";
defparam \inst13|process_1~1 .lut_mask = 64'h0000000000100010;
defparam \inst13|process_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \inst13|ram_write_addr[7]~1 (
// Equation(s):
// \inst13|ram_write_addr[7]~1_combout  = ( \inst13|ram_write_addr [3] & ( (\inst13|ram_write_addr [7] & (\inst13|ram_write_addr [4] & (\inst13|istate~q  & \inst13|ram_write_addr [0]))) ) )

	.dataa(!\inst13|ram_write_addr [7]),
	.datab(!\inst13|ram_write_addr [4]),
	.datac(!\inst13|istate~q ),
	.datad(!\inst13|ram_write_addr [0]),
	.datae(gnd),
	.dataf(!\inst13|ram_write_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr[7]~1_combout ),
=======
defparam \inst|PC_stack[3][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N58
dffeas \inst|PC_stack[3][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][3]~feeder_combout ),
	.asdata(\inst|PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N18
cyclonev_lcell_comb \inst|PC_stack[2][3]~feeder (
// Equation(s):
// \inst|PC_stack[2][3]~feeder_combout  = ( \inst|PC_stack[3][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_write_addr[7]~1 .extended_lut = "off";
defparam \inst13|ram_write_addr[7]~1 .lut_mask = 64'h0000000000010001;
defparam \inst13|ram_write_addr[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \inst13|istate~0 (
// Equation(s):
// \inst13|istate~0_combout  = ( \inst|IR [4] & ( !\inst|IR [0] & ( (\inst3|Equal7~0_combout  & (\inst|IO_CYCLE~q  & (\inst|IR [1] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst3|Equal7~0_combout ),
	.datab(!\inst|IO_CYCLE~q ),
	.datac(!\inst|IR [1]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|istate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|istate~0 .extended_lut = "off";
defparam \inst13|istate~0 .lut_mask = 64'h0000000100000000;
defparam \inst13|istate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N0
cyclonev_lcell_comb \inst13|ram_write_addr[7]~3 (
// Equation(s):
// \inst13|ram_write_addr[7]~3_combout  = ( \inst13|istate~0_combout  & ( (!\inst13|ram_write_addr[7]~2_combout ) # ((!\inst13|ram_write_addr [5]) # ((!\inst13|ram_write_addr[7]~1_combout ) # (\inst13|process_1~1_combout ))) ) ) # ( !\inst13|istate~0_combout 
//  & ( \inst13|process_1~1_combout  ) )
=======
defparam \inst|PC_stack[2][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N19
dffeas \inst|PC_stack[2][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][3]~feeder_combout ),
	.asdata(\inst|PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N54
cyclonev_lcell_comb \inst|PC_stack[1][3]~feeder (
// Equation(s):
// \inst|PC_stack[1][3]~feeder_combout  = ( \inst|PC_stack[2][3]~q  )
>>>>>>> Stashed changes

	.dataa(!\inst13|ram_write_addr[7]~2_combout ),
	.datab(!\inst13|ram_write_addr [5]),
	.datac(!\inst13|process_1~1_combout ),
	.datad(!\inst13|ram_write_addr[7]~1_combout ),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(!\inst13|istate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr[7]~3_combout ),
=======
	.dataf(!\inst|PC_stack[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_write_addr[7]~3 .extended_lut = "off";
defparam \inst13|ram_write_addr[7]~3 .lut_mask = 64'h0F0F0F0FFFEFFFEF;
defparam \inst13|ram_write_addr[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N53
dffeas \inst13|ram_write_addr[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~29_sumout ),
	.asdata(\inst13|BUS_Switcher|din[7]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
defparam \inst|PC_stack[1][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N55
dffeas \inst|PC_stack[1][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][3]~feeder_combout ),
	.asdata(\inst|PC_stack[0][3]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst13|ram_write_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[7] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N21
cyclonev_lcell_comb \inst|io_bus|dout[1]~3 (
// Equation(s):
// \inst|io_bus|dout[1]~3_combout  = ( \inst13|pixelRAM|auto_generated|q_b [4] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [1]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [4] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [1])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst13|datatrans_en~q ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|AC [1]),
=======
	.q(\inst|PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N24
cyclonev_lcell_comb \inst|PC_stack[0][3]~feeder (
// Equation(s):
// \inst|PC_stack[0][3]~feeder_combout  = \inst|PC_stack[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][3]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|io_bus|dout[1]~3_combout ),
=======
	.combout(\inst|PC_stack[0][3]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[1]~3 .extended_lut = "off";
defparam \inst|io_bus|dout[1]~3 .lut_mask = 64'h7575757530303030;
defparam \inst|io_bus|dout[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N17
dffeas \inst7|B_DI[1] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
=======
defparam \inst|PC_stack[0][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N25
dffeas \inst|PC_stack[0][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][3]~feeder_combout ),
	.asdata(\inst|PC [3]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst7|B_DI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[1] .is_wysiwyg = "true";
defparam \inst7|B_DI[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N2
dffeas \inst4|COUNT[1]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \inst4|IO_COUNT[1] (
// Equation(s):
// \inst4|IO_COUNT [1] = ( \inst4|COUNT[1]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [1]) ) ) # ( !\inst4|COUNT[1]~DUPLICATE_q  & ( (\inst4|IO_COUNT [1] & \inst3|TIMER_EN~combout ) ) )
=======
	.q(\inst|PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N51
cyclonev_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = ( \inst|Selector8~0_combout  & ( \inst|PC_stack[0][3]~q  & ( (!\inst|state.fetch~DUPLICATE_q ) # ((\inst|state.ex_return~q ) # (\inst|Add0~13_sumout )) ) ) ) # ( !\inst|Selector8~0_combout  & ( \inst|PC_stack[0][3]~q  & ( 
// ((\inst|state.fetch~DUPLICATE_q  & \inst|Add0~13_sumout )) # (\inst|state.ex_return~q ) ) ) ) # ( \inst|Selector8~0_combout  & ( !\inst|PC_stack[0][3]~q  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # (\inst|Add0~13_sumout ))) ) ) ) 
// # ( !\inst|Selector8~0_combout  & ( !\inst|PC_stack[0][3]~q  & ( (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~13_sumout  & !\inst|state.ex_return~q )) ) ) )
>>>>>>> Stashed changes

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst4|IO_COUNT [1]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [1]),
=======
	.datac(!\inst|Add0~13_sumout ),
	.datad(!\inst|state.ex_return~q ),
	.datae(!\inst|Selector8~0_combout ),
	.dataf(!\inst|PC_stack[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_COUNT[1] .extended_lut = "off";
defparam \inst4|IO_COUNT[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \inst4|IO_BUS|dout[1]~1 (
// Equation(s):
// \inst4|IO_BUS|dout[1]~1_combout  = ( !\inst4|IO_COUNT [1] & ( !\inst|IO_WRITE_int~q  & ( (\inst11~1_combout  & (\inst3|TIMER_EN~0_combout  & (\inst11~0_combout  & \inst|IR [1]))) ) ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst4|IO_COUNT [1]),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_BUS|dout[1]~1_combout ),
=======
defparam \inst|Selector8~1 .extended_lut = "off";
defparam \inst|Selector8~1 .lut_mask = 64'h0500AF0005FFAFFF;
defparam \inst|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N52
dffeas \inst|PC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[3] .is_wysiwyg = "true";
defparam \inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N12
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))
// \inst|Add0~18  = CARRY(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst|PC [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N15
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))
// \inst|Add0~22  = CARRY(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N45
cyclonev_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = ( \inst|IR [5] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & !\inst|state.ex_istore2~DUPLICATE_q ))) # (\inst|altsyncram_component|auto_generated|q_a [5]) ) ) # ( !\inst|IR [5] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [5] & (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst4|IO_BUS|dout[1]~1 .extended_lut = "off";
defparam \inst4|IO_BUS|dout[1]~1 .lut_mask = 64'h0001000000000000;
defparam \inst4|IO_BUS|dout[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \inst13|BUS_Switcher|din[1]~1 (
// Equation(s):
// \inst13|BUS_Switcher|din[1]~1_combout  = ( \inst|io_bus|dout[0]~0_combout  & ( \inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst|io_bus|dout[1]~3_combout  & (\inst7|B_DI [1] & !\inst4|IO_BUS|dout[1]~1_combout ))) ) ) ) # ( 
// !\inst|io_bus|dout[0]~0_combout  & ( \inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst|io_bus|dout[1]~3_combout  & (\inst7|B_DI [1] & !\inst4|IO_BUS|dout[1]~1_combout ))) ) ) ) # ( \inst|io_bus|dout[0]~0_combout  & ( !\inst11~combout  ) ) # ( 
// !\inst|io_bus|dout[0]~0_combout  & ( !\inst11~combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst|io_bus|dout[1]~3_combout  & !\inst4|IO_BUS|dout[1]~1_combout )) ) ) )

	.dataa(!\inst|io_bus|dout[1]~3_combout ),
	.datab(!\inst7|B_DI [1]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst4|IO_BUS|dout[1]~1_combout ),
	.datae(!\inst|io_bus|dout[0]~0_combout ),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|BUS_Switcher|din[1]~1_combout ),
=======
defparam \inst|Selector6~0 .extended_lut = "off";
defparam \inst|Selector6~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N27
cyclonev_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = ( \inst|state.ex_return~q  & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC_stack[0][5]~q  ) ) ) # ( !\inst|state.ex_return~q  & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|Add0~21_sumout  ) ) ) # ( \inst|state.ex_return~q  & ( 
// !\inst|state.fetch~DUPLICATE_q  & ( \inst|PC_stack[0][5]~q  ) ) ) # ( !\inst|state.ex_return~q  & ( !\inst|state.fetch~DUPLICATE_q  & ( \inst|Selector6~0_combout  ) ) )

	.dataa(!\inst|PC_stack[0][5]~q ),
	.datab(!\inst|Add0~21_sumout ),
	.datac(!\inst|Selector6~0_combout ),
	.datad(gnd),
	.datae(!\inst|state.ex_return~q ),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|BUS_Switcher|din[1]~1 .extended_lut = "off";
defparam \inst13|BUS_Switcher|din[1]~1 .lut_mask = 64'hFAF0FFFFF2F0F2F0;
defparam \inst13|BUS_Switcher|din[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N35
dffeas \inst13|ram_write_addr[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~5_sumout ),
	.asdata(\inst13|BUS_Switcher|din[1]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
defparam \inst|Selector6~1 .extended_lut = "off";
defparam \inst|Selector6~1 .lut_mask = 64'h0F0F555533335555;
defparam \inst|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N28
dffeas \inst|PC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst13|ram_write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[1] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N36
cyclonev_lcell_comb \inst13|Add5~9 (
// Equation(s):
// \inst13|Add5~9_sumout  = SUM(( \inst13|ram_write_addr [2] ) + ( GND ) + ( \inst13|Add5~6  ))
// \inst13|Add5~10  = CARRY(( \inst13|ram_write_addr [2] ) + ( GND ) + ( \inst13|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add5~9_sumout ),
	.cout(\inst13|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~9 .extended_lut = "off";
defparam \inst13|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N38
dffeas \inst13|ram_write_addr[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~9_sumout ),
	.asdata(\inst13|BUS_Switcher|din[2]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[2] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N39
cyclonev_lcell_comb \inst13|Add5~13 (
// Equation(s):
// \inst13|Add5~13_sumout  = SUM(( \inst13|ram_write_addr [3] ) + ( GND ) + ( \inst13|Add5~10  ))
// \inst13|Add5~14  = CARRY(( \inst13|ram_write_addr [3] ) + ( GND ) + ( \inst13|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add5~13_sumout ),
	.cout(\inst13|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~13 .extended_lut = "off";
defparam \inst13|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N41
dffeas \inst13|ram_write_addr[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~13_sumout ),
	.asdata(\inst13|BUS_Switcher|din[3]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[3] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N42
cyclonev_lcell_comb \inst13|Add5~17 (
// Equation(s):
// \inst13|Add5~17_sumout  = SUM(( \inst13|ram_write_addr [4] ) + ( GND ) + ( \inst13|Add5~14  ))
// \inst13|Add5~18  = CARRY(( \inst13|ram_write_addr [4] ) + ( GND ) + ( \inst13|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [4]),
=======
	.q(\inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[5] .is_wysiwyg = "true";
defparam \inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N18
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))
// \inst|Add0~26  = CARRY(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N12
cyclonev_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\inst|state.decode~q  & ( (!\inst|state.ex_istore2~q  & ((!\inst|state.ex_iload~q  & ((\inst|IR [6]))) # (\inst|state.ex_iload~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [6])))) # (\inst|state.ex_istore2~q  & (((\inst|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.ex_iload~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|IR [6]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(\inst13|Add5~14 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst13|Add5~17_sumout ),
	.cout(\inst13|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~17 .extended_lut = "off";
defparam \inst13|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N44
dffeas \inst13|ram_write_addr[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~17_sumout ),
	.asdata(\inst13|BUS_Switcher|din[4]~4_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[4] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N45
cyclonev_lcell_comb \inst13|Add5~21 (
// Equation(s):
// \inst13|Add5~21_sumout  = SUM(( \inst13|ram_write_addr [5] ) + ( GND ) + ( \inst13|Add5~18  ))
// \inst13|Add5~22  = CARRY(( \inst13|ram_write_addr [5] ) + ( GND ) + ( \inst13|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|ram_write_addr [5]),
=======
	.combout(\inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~0 .extended_lut = "off";
defparam \inst|Selector5~0 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N42
cyclonev_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = ( \inst|Selector5~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~25_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][6]~q )))) ) ) # ( !\inst|Selector5~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & ((\inst|Add0~25_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][6]~q )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][6]~q ),
	.datad(!\inst|Add0~25_sumout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|Selector5~0_combout ),
	.datag(gnd),
	.cin(\inst13|Add5~18 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst13|Add5~21_sumout ),
	.cout(\inst13|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add5~21 .extended_lut = "off";
defparam \inst13|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N47
dffeas \inst13|ram_write_addr[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~21_sumout ),
	.asdata(\inst13|BUS_Switcher|din[5]~5_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[5] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N50
dffeas \inst13|ram_write_addr[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~25_sumout ),
	.asdata(\inst13|BUS_Switcher|din[6]~6_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[6] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N3
cyclonev_lcell_comb \inst13|ram_write_addr[7]~2 (
// Equation(s):
// \inst13|ram_write_addr[7]~2_combout  = ( \inst13|ram_write_addr [1] & ( (\inst13|ram_write_addr [6] & \inst13|ram_write_addr [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|ram_write_addr [6]),
	.datad(!\inst13|ram_write_addr [2]),
=======
	.combout(\inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~1 .extended_lut = "off";
defparam \inst|Selector5~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N44
dffeas \inst|PC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6] .is_wysiwyg = "true";
defparam \inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N21
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~30  = CARRY(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [7]),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|ram_write_addr [1]),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|ram_write_addr[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_addr[7]~2 .extended_lut = "off";
defparam \inst13|ram_write_addr[7]~2 .lut_mask = 64'h00000000000F000F;
defparam \inst13|ram_write_addr[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \inst13|istate~1 (
// Equation(s):
// \inst13|istate~1_combout  = ( \inst13|istate~q  & ( \inst13|istate~0_combout  & ( (!\inst13|ram_write_addr[7]~2_combout ) # ((!\inst13|ram_write_addr [5]) # ((!\inst13|ram_write_addr[7]~1_combout ) # (!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]))) 
// ) ) ) # ( !\inst13|istate~q  & ( \inst13|istate~0_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst13|ram_write_addr[7]~2_combout ) # ((!\inst13|ram_write_addr [5]) # (!\inst13|ram_write_addr[7]~1_combout )))) ) ) ) # ( 
// \inst13|istate~q  & ( !\inst13|istate~0_combout  ) )

	.dataa(!\inst13|ram_write_addr[7]~2_combout ),
	.datab(!\inst13|ram_write_addr [5]),
	.datac(!\inst13|ram_write_addr[7]~1_combout ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datae(!\inst13|istate~q ),
	.dataf(!\inst13|istate~0_combout ),
=======
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N24
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \inst|PC[8]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~34  = CARRY(( \inst|PC[8]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst|PC[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|istate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|istate~1 .extended_lut = "off";
defparam \inst13|istate~1 .lut_mask = 64'h0000FFFF00FEFFFE;
defparam \inst13|istate~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N14
dffeas \inst13|istate (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|istate~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|istate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|istate .is_wysiwyg = "true";
defparam \inst13|istate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N54
cyclonev_lcell_comb \inst13|ram_write_addr[7]~0 (
// Equation(s):
// \inst13|ram_write_addr[7]~0_combout  = ( \inst3|Equal7~0_combout  & ( \inst13|process_1~0_combout  & ( (!\inst13|istate~q  & (((!\inst11~0_combout ) # (!\inst|IR [4])) # (\inst|IR [1]))) ) ) ) # ( !\inst3|Equal7~0_combout  & ( \inst13|process_1~0_combout  
// & ( !\inst13|istate~q  ) ) ) # ( \inst3|Equal7~0_combout  & ( !\inst13|process_1~0_combout  & ( !\inst13|istate~q  ) ) ) # ( !\inst3|Equal7~0_combout  & ( !\inst13|process_1~0_combout  & ( !\inst13|istate~q  ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst11~0_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst13|istate~q ),
	.datae(!\inst3|Equal7~0_combout ),
	.dataf(!\inst13|process_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr[7]~0_combout ),
=======
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N47
dffeas \inst|PC_stack[9][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N33
cyclonev_lcell_comb \inst|PC_stack[8][8]~feeder (
// Equation(s):
// \inst|PC_stack[8][8]~feeder_combout  = \inst|PC_stack[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_write_addr[7]~0 .extended_lut = "off";
defparam \inst13|ram_write_addr[7]~0 .lut_mask = 64'hFF00FF00FF00FD00;
defparam \inst13|ram_write_addr[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N32
dffeas \inst13|ram_write_addr[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add5~1_sumout ),
	.asdata(\inst13|BUS_Switcher|din[0]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
defparam \inst|PC_stack[8][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N35
dffeas \inst|PC_stack[8][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][8]~feeder_combout ),
	.asdata(\inst|PC_stack[7][8]~q ),
	.clrn(vcc),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(\inst13|ram_write_addr[7]~0_combout ),
	.sload(\inst13|process_1~1_combout ),
	.ena(\inst13|ram_write_addr[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst13|ram_write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_addr[0] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N30
cyclonev_lcell_comb \inst|io_bus|dout[0]~1 (
// Equation(s):
// \inst|io_bus|dout[0]~1_combout  = ( \inst13|pixelRAM|auto_generated|q_b [3] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [0]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [3] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [0])) # (\inst13|datatrans_en~q ) ) )

	.dataa(gnd),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst13|datatrans_en~q ),
	.datad(!\inst|AC [0]),
=======
	.q(\inst|PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N30
cyclonev_lcell_comb \inst|PC_stack[7][8]~feeder (
// Equation(s):
// \inst|PC_stack[7][8]~feeder_combout  = \inst|PC_stack[8][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][8]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|io_bus|dout[0]~1_combout ),
=======
	.combout(\inst|PC_stack[7][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[0]~1 .extended_lut = "off";
defparam \inst|io_bus|dout[0]~1 .lut_mask = 64'h3F0F3F0F33003300;
defparam \inst|io_bus|dout[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N0
cyclonev_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = ( \inst|io_bus|dout[0]~0_combout  & ( \inst7|B_DI [0] & ( (\inst|state.ex_in2~q  & ((!\inst11~combout ) # ((!\inst4|IO_BUS|dout[0]~0_combout  & !\inst|io_bus|dout[0]~1_combout )))) ) ) ) # ( !\inst|io_bus|dout[0]~0_combout  & 
// ( \inst7|B_DI [0] & ( (!\inst4|IO_BUS|dout[0]~0_combout  & (!\inst|io_bus|dout[0]~1_combout  & \inst|state.ex_in2~q )) ) ) ) # ( \inst|io_bus|dout[0]~0_combout  & ( !\inst7|B_DI [0] & ( (!\inst11~combout  & \inst|state.ex_in2~q ) ) ) ) # ( 
// !\inst|io_bus|dout[0]~0_combout  & ( !\inst7|B_DI [0] & ( (!\inst11~combout  & (!\inst4|IO_BUS|dout[0]~0_combout  & (!\inst|io_bus|dout[0]~1_combout  & \inst|state.ex_in2~q ))) ) ) )

	.dataa(!\inst11~combout ),
	.datab(!\inst4|IO_BUS|dout[0]~0_combout ),
	.datac(!\inst|io_bus|dout[0]~1_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|io_bus|dout[0]~0_combout ),
	.dataf(!\inst7|B_DI [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~0 .extended_lut = "off";
defparam \inst|Selector27~0 .lut_mask = 64'h008000AA00C000EA;
defparam \inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \inst|Add1~64 (
// Equation(s):
// \inst|Add1~64_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [0])) # (\inst|state.ex_addi~q  & ((\inst|IR [0]))))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [0])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|state.ex_addi~q  & ((\inst|IR [0])))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~64_combout ),
=======
defparam \inst|PC_stack[7][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N32
dffeas \inst|PC_stack[7][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][8]~feeder_combout ),
	.asdata(\inst|PC_stack[6][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N3
cyclonev_lcell_comb \inst|PC_stack[6][8]~feeder (
// Equation(s):
// \inst|PC_stack[6][8]~feeder_combout  = \inst|PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~64 .extended_lut = "off";
defparam \inst|Add1~64 .lut_mask = 64'h50725072587A587A;
defparam \inst|Add1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \inst|Add1~67 (
// Equation(s):
// \inst|Add1~67_cout  = CARRY(( \inst|state.ex_sub~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
=======
defparam \inst|PC_stack[6][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N5
dffeas \inst|PC_stack[6][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][8]~feeder_combout ),
	.asdata(\inst|PC_stack[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N0
cyclonev_lcell_comb \inst|PC_stack[5][8]~feeder (
// Equation(s):
// \inst|PC_stack[5][8]~feeder_combout  = \inst|PC_stack[6][8]~q 
>>>>>>> Stashed changes

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(gnd),
=======
	.datac(!\inst|PC_stack[6][8]~q ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
=======
	.combout(\inst|PC_stack[5][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(\inst|Add1~67_cout ),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Add1~67 .extended_lut = "off";
defparam \inst|Add1~67 .lut_mask = 64'h0000000000005555;
defparam \inst|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))
// \inst|Add1~2  = CARRY(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|AC [0]),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~64_combout ),
	.datag(gnd),
	.cin(\inst|Add1~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(\inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000FF0000001333;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \inst|Selector27~5 (
// Equation(s):
// \inst|Selector27~5_combout  = ( \inst|AC [0] & ( (!\inst|state.ex_xor~q  & (\inst|state.ex_loadi~DUPLICATE_q  & ((\inst|IR [0])))) # (\inst|state.ex_xor~q  & ((!\inst|altsyncram_component|auto_generated|q_a [0]) # ((\inst|state.ex_loadi~DUPLICATE_q  & 
// \inst|IR [0])))) ) ) # ( !\inst|AC [0] & ( (!\inst|state.ex_xor~q  & (\inst|state.ex_loadi~DUPLICATE_q  & ((\inst|IR [0])))) # (\inst|state.ex_xor~q  & (((\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [0])) # (\inst|altsyncram_component|auto_generated|q_a 
// [0]))) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~5_combout ),
=======
defparam \inst|PC_stack[5][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N2
dffeas \inst|PC_stack[5][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][8]~feeder_combout ),
	.asdata(\inst|PC_stack[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N27
cyclonev_lcell_comb \inst|PC_stack[4][8]~feeder (
// Equation(s):
// \inst|PC_stack[4][8]~feeder_combout  = \inst|PC_stack[5][8]~q 

	.dataa(!\inst|PC_stack[5][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector27~5 .extended_lut = "off";
defparam \inst|Selector27~5 .lut_mask = 64'h0537053750735073;
defparam \inst|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \inst|Selector27~6 (
// Equation(s):
// \inst|Selector27~6_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector27~5_combout  & ((!\inst|AC [0]) # ((\inst|Selector27~4_combout  & !\inst|state.ex_and~DUPLICATE_q )))) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector27~5_combout  & ((!\inst|AC [0]) # (\inst|Selector27~4_combout ))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & ( 
// !\inst|WideOr3~1_combout  & ( (!\inst|Selector27~5_combout  & ((!\inst|AC [0]) # (\inst|Selector27~4_combout ))) ) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|Selector27~4_combout ),
	.datac(!\inst|state.ex_and~DUPLICATE_q ),
	.datad(!\inst|Selector27~5_combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~6 .extended_lut = "off";
defparam \inst|Selector27~6 .lut_mask = 64'hBB000000BB00BA00;
defparam \inst|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N57
cyclonev_lcell_comb \inst|Selector27~3 (
// Equation(s):
// \inst|Selector27~3_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (\inst|Selector20~0_combout  & ((!\inst|IR [2] & ((!\inst|shifter|auto_generated|sbit_w[48]~11_combout ))) # (\inst|IR [2] & (\inst|IR [4])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (!\inst|IR [2] & (\inst|Selector20~0_combout  & !\inst|shifter|auto_generated|sbit_w[48]~11_combout )) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|Selector20~0_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[48]~11_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~3_combout ),
=======
defparam \inst|PC_stack[4][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \inst|PC_stack[4][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][8]~feeder_combout ),
	.asdata(\inst|PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N57
cyclonev_lcell_comb \inst|PC_stack[3][8]~feeder (
// Equation(s):
// \inst|PC_stack[3][8]~feeder_combout  = \inst|PC_stack[4][8]~q 

	.dataa(!\inst|PC_stack[4][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector27~3 .extended_lut = "off";
defparam \inst|Selector27~3 .lut_mask = 64'h0C000C000D010D01;
defparam \inst|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N3
cyclonev_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = ( \inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( (\inst|Selector27~1_combout  & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[36]~9_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) ) # ( !\inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( \inst|Selector27~1_combout  ) ) ) # ( \inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( 
// (\inst|Selector27~1_combout  & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[36]~9_combout ))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|Selector27~1_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~2_combout ),
=======
defparam \inst|PC_stack[3][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N58
dffeas \inst|PC_stack[3][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][8]~feeder_combout ),
	.asdata(\inst|PC_stack[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N24
cyclonev_lcell_comb \inst|PC_stack[2][8]~feeder (
// Equation(s):
// \inst|PC_stack[2][8]~feeder_combout  = ( \inst|PC_stack[3][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector27~2 .extended_lut = "off";
defparam \inst|Selector27~2 .lut_mask = 64'h0000012333330123;
defparam \inst|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N48
cyclonev_lcell_comb \inst|Selector27~7 (
// Equation(s):
// \inst|Selector27~7_combout  = ( \inst|Selector27~2_combout  & ( \inst|WideOr3~0_combout  ) ) # ( !\inst|Selector27~2_combout  & ( \inst|WideOr3~0_combout  & ( ((!\inst|Selector27~6_combout ) # (\inst|Selector27~3_combout )) # (\inst|Selector27~0_combout ) 
// ) ) ) # ( \inst|Selector27~2_combout  & ( !\inst|WideOr3~0_combout  ) ) # ( !\inst|Selector27~2_combout  & ( !\inst|WideOr3~0_combout  & ( (((!\inst|Selector27~6_combout ) # (\inst|Selector27~3_combout )) # (\inst|Add1~1_sumout )) # 
// (\inst|Selector27~0_combout ) ) ) )

	.dataa(!\inst|Selector27~0_combout ),
	.datab(!\inst|Add1~1_sumout ),
	.datac(!\inst|Selector27~6_combout ),
	.datad(!\inst|Selector27~3_combout ),
	.datae(!\inst|Selector27~2_combout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~7_combout ),
=======
defparam \inst|PC_stack[2][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N25
dffeas \inst|PC_stack[2][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][8]~feeder_combout ),
	.asdata(\inst|PC_stack[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N54
cyclonev_lcell_comb \inst|PC_stack[1][8]~feeder (
// Equation(s):
// \inst|PC_stack[1][8]~feeder_combout  = ( \inst|PC_stack[2][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][8]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector27~7 .extended_lut = "off";
defparam \inst|Selector27~7 .lut_mask = 64'hF7FFFFFFF5FFFFFF;
defparam \inst|Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N50
dffeas \inst|AC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector27~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[0] .is_wysiwyg = "true";
defparam \inst|AC[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\inst|AC [0]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
=======
defparam \inst|PC_stack[1][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N55
dffeas \inst|PC_stack[1][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][8]~feeder_combout ),
	.asdata(\inst|PC_stack[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N18
cyclonev_lcell_comb \inst|PC_stack[0][8]~feeder (
// Equation(s):
// \inst|PC_stack[0][8]~feeder_combout  = \inst|PC_stack[1][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[1][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N19
dffeas \inst|PC_stack[0][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "PixelTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001084010002108401";
// synopsys translate_on

// Location: FF_X46_Y19_N26
dffeas \inst|IR[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [0]),
=======
defparam \inst|PC_stack[0][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N57
cyclonev_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (((\inst|state.ex_iload~q ) # (\inst|IR [8])) # (\inst|state.decode~q )) # (\inst|state.ex_istore2~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( 
// (!\inst|state.ex_istore2~q  & (!\inst|state.decode~q  & (\inst|IR [8] & !\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [8]),
	.datad(!\inst|state.ex_iload~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~0 .extended_lut = "off";
defparam \inst|Selector3~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N0
cyclonev_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = ( \inst|Selector3~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~33_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][8]~q )))) ) ) # ( !\inst|Selector3~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~33_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][8]~q )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~33_sumout ),
	.datad(!\inst|PC_stack[0][8]~q ),
	.datae(gnd),
	.dataf(!\inst|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~1 .extended_lut = "off";
defparam \inst|Selector3~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N1
dffeas \inst|PC[8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N54
cyclonev_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = ( \inst|IR [9] & ( ((!\inst|state.ex_istore2~q  & (!\inst|state.decode~q  & !\inst|state.ex_iload~q ))) # (\inst|altsyncram_component|auto_generated|q_a [9]) ) ) # ( !\inst|IR [9] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [9] & (((\inst|state.ex_iload~q ) # (\inst|state.decode~q )) # (\inst|state.ex_istore2~q ))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|IR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector2~0 .extended_lut = "off";
defparam \inst|Selector2~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N51
cyclonev_lcell_comb \inst|PC_stack[9][9]~feeder (
// Equation(s):
// \inst|PC_stack[9][9]~feeder_combout  = \inst|PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N52
dffeas \inst|PC_stack[9][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N24
cyclonev_lcell_comb \inst|PC_stack[8][9]~feeder (
// Equation(s):
// \inst|PC_stack[8][9]~feeder_combout  = ( \inst|PC_stack[9][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N25
dffeas \inst|PC_stack[8][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][9]~feeder_combout ),
	.asdata(\inst|PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N9
cyclonev_lcell_comb \inst|PC_stack[7][9]~feeder (
// Equation(s):
// \inst|PC_stack[7][9]~feeder_combout  = ( \inst|PC_stack[8][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N11
dffeas \inst|PC_stack[7][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][9]~feeder_combout ),
	.asdata(\inst|PC_stack[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N6
cyclonev_lcell_comb \inst|PC_stack[6][9]~feeder (
// Equation(s):
// \inst|PC_stack[6][9]~feeder_combout  = \inst|PC_stack[7][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N8
dffeas \inst|PC_stack[6][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][9]~feeder_combout ),
	.asdata(\inst|PC_stack[5][9]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[0] .is_wysiwyg = "true";
defparam \inst|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N27
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[19]~23 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[19]~23_combout  = ( \inst|AC [3] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & (\inst|AC [2])) # (\inst|IR [4] & ((\inst|AC [4])))) ) ) # ( !\inst|AC [3] & ( (\inst|IR [0] & ((!\inst|IR [4] & (\inst|AC [2])) # (\inst|IR [4] & 
// ((\inst|AC [4]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [4]),
=======
	.q(\inst|PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N45
cyclonev_lcell_comb \inst|PC_stack[5][9]~feeder (
// Equation(s):
// \inst|PC_stack[5][9]~feeder_combout  = \inst|PC_stack[6][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][9]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|shifter|auto_generated|sbit_w[19]~23_combout ),
=======
	.combout(\inst|PC_stack[5][9]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[19]~23 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[19]~23 .lut_mask = 64'h02070207F2F7F2F7;
defparam \inst|shifter|auto_generated|sbit_w[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[49]~25 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[49]~25_combout  = ( \inst|shifter|auto_generated|sbit_w[17]~24_combout  & ( (!\inst|IR [2] & ((!\inst|IR [1]) # ((\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[19]~23_combout )))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[17]~24_combout  & ( (\inst|IR [4] & (\inst|IR [1] & (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[19]~23_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[19]~23_combout ),
=======
defparam \inst|PC_stack[5][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N47
dffeas \inst|PC_stack[5][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][9]~feeder_combout ),
	.asdata(\inst|PC_stack[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N42
cyclonev_lcell_comb \inst|PC_stack[4][9]~feeder (
// Equation(s):
// \inst|PC_stack[4][9]~feeder_combout  = \inst|PC_stack[5][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][9]~q ),
	.datac(gnd),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[17]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|shifter|auto_generated|sbit_w[49]~25_combout ),
=======
	.combout(\inst|PC_stack[4][9]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[49]~25 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[49]~25 .lut_mask = 64'h00100010C0D0C0D0;
defparam \inst|shifter|auto_generated|sbit_w[49]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \inst|Selector18~2 (
// Equation(s):
// \inst|Selector18~2_combout  = ( \inst|AC [15] & ( (\inst|Selector19~2_combout  & ((\inst|shifter|auto_generated|sbit_w[49]~25_combout ) # (\inst|IR [4]))) ) ) # ( !\inst|AC [15] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[49]~25_combout  & 
// \inst|Selector19~2_combout )) ) )
=======
defparam \inst|PC_stack[4][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N44
dffeas \inst|PC_stack[4][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][9]~feeder_combout ),
	.asdata(\inst|PC_stack[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N33
cyclonev_lcell_comb \inst|PC_stack[3][9]~feeder (
// Equation(s):
// \inst|PC_stack[3][9]~feeder_combout  = \inst|PC_stack[4][9]~q 
>>>>>>> Stashed changes

	.dataa(!\inst|IR [4]),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|shifter|auto_generated|sbit_w[49]~25_combout ),
	.datad(!\inst|Selector19~2_combout ),
=======
	.datac(!\inst|PC_stack[4][9]~q ),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector18~2_combout ),
=======
	.combout(\inst|PC_stack[3][9]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector18~2 .extended_lut = "off";
defparam \inst|Selector18~2 .lut_mask = 64'h000A000A005F005F;
defparam \inst|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[45]~17 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[45]~17_combout  = ( \inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout )) # (\inst|IR [4] & ((\inst|AC [15])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[29]~16_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[27]~13_combout )) # (\inst|IR [4] & ((\inst|AC [15]))))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[27]~13_combout ),
	.datad(!\inst|AC [15]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[45]~17_combout ),
=======
defparam \inst|PC_stack[3][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N35
dffeas \inst|PC_stack[3][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][9]~feeder_combout ),
	.asdata(\inst|PC_stack[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N21
cyclonev_lcell_comb \inst|PC_stack[2][9]~feeder (
// Equation(s):
// \inst|PC_stack[2][9]~feeder_combout  = \inst|PC_stack[3][9]~q 

	.dataa(!\inst|PC_stack[3][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][9]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[45]~17 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[45]~17 .lut_mask = 64'h04150415AEBFAEBF;
defparam \inst|shifter|auto_generated|sbit_w[45]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector20~0_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[41]~15_combout )) # (\inst|IR [2] & (((\inst|IR [4] & 
// \inst|shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector20~0_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[41]~15_combout )) # (\inst|IR [2] & 
// (((!\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[41]~15_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[45]~17_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.dataf(!\inst|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~1_combout ),
=======
defparam \inst|PC_stack[2][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N22
dffeas \inst|PC_stack[2][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][9]~feeder_combout ),
	.asdata(\inst|PC_stack[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N30
cyclonev_lcell_comb \inst|PC_stack[1][9]~feeder (
// Equation(s):
// \inst|PC_stack[1][9]~feeder_combout  = ( \inst|PC_stack[2][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][9]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector18~1 .extended_lut = "off";
defparam \inst|Selector18~1 .lut_mask = 64'h0000000074774447;
defparam \inst|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N24
cyclonev_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = ( \inst|io_bus|dout[0]~0_combout  & ( \inst|state.ex_in2~q  & ( (!\inst11~combout ) # ((!\inst|io_bus|dout[9]~19_combout  & (\inst7|B_DI [9] & !\inst4|IO_BUS|dout[9]~9_combout ))) ) ) ) # ( !\inst|io_bus|dout[0]~0_combout  & 
// ( \inst|state.ex_in2~q  & ( (!\inst|io_bus|dout[9]~19_combout  & (!\inst4|IO_BUS|dout[9]~9_combout  & ((!\inst11~combout ) # (\inst7|B_DI [9])))) ) ) )

	.dataa(!\inst|io_bus|dout[9]~19_combout ),
	.datab(!\inst7|B_DI [9]),
	.datac(!\inst11~combout ),
	.datad(!\inst4|IO_BUS|dout[9]~9_combout ),
	.datae(!\inst|io_bus|dout[0]~0_combout ),
	.dataf(!\inst|state.ex_in2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~0 .extended_lut = "off";
defparam \inst|Selector18~0 .lut_mask = 64'h00000000A200F2F0;
defparam \inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \inst|Selector18~5 (
// Equation(s):
// \inst|Selector18~5_combout  = ( \inst|Add1~37_sumout  & ( \inst|Selector18~0_combout  ) ) # ( !\inst|Add1~37_sumout  & ( \inst|Selector18~0_combout  ) ) # ( \inst|Add1~37_sumout  & ( !\inst|Selector18~0_combout  & ( (!\inst|Selector18~4_combout ) # 
// ((!\inst|WideOr3~0_combout ) # ((\inst|Selector18~1_combout ) # (\inst|Selector18~2_combout ))) ) ) ) # ( !\inst|Add1~37_sumout  & ( !\inst|Selector18~0_combout  & ( (!\inst|Selector18~4_combout ) # ((\inst|Selector18~1_combout ) # 
// (\inst|Selector18~2_combout )) ) ) )

	.dataa(!\inst|Selector18~4_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Selector18~2_combout ),
	.datad(!\inst|Selector18~1_combout ),
	.datae(!\inst|Add1~37_sumout ),
	.dataf(!\inst|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~5_combout ),
=======
defparam \inst|PC_stack[1][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N20
dffeas \inst|PC_stack[0][9]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N31
dffeas \inst|PC_stack[1][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][9]~feeder_combout ),
	.asdata(\inst|PC_stack[0][9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N18
cyclonev_lcell_comb \inst|PC_stack[0][9]~feeder (
// Equation(s):
// \inst|PC_stack[0][9]~feeder_combout  = ( \inst|PC_stack[1][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][9]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector18~5 .extended_lut = "off";
defparam \inst|Selector18~5 .lut_mask = 64'hAFFFEFFFFFFFFFFF;
defparam \inst|Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N44
dffeas \inst|AC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector18~5_combout ),
	.asdata(vcc),
=======
defparam \inst|PC_stack[0][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N19
dffeas \inst|PC_stack[0][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|AC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[9] .is_wysiwyg = "true";
defparam \inst|AC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[24]~0 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[24]~0_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [7]))) # (\inst|IR [4] & (\inst|AC [9])) ) ) # ( !\inst|IR [0] & ( \inst|AC [8] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [9]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
=======
	.q(\inst|PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N3
cyclonev_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = ( \inst|PC_stack[0][9]~q  & ( ((!\inst|state.fetch~q  & ((\inst|Selector2~0_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~37_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][9]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q  & ((\inst|Selector2~0_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~37_sumout )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~37_sumout ),
	.datad(!\inst|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[38]~29 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[38]~29_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[24]~0_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[24]~0_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
=======
defparam \inst|Selector2~1 .extended_lut = "off";
defparam \inst|Selector2~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N5
dffeas \inst|PC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[9] .is_wysiwyg = "true";
defparam \inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N48
cyclonev_lcell_comb \inst|next_mem_addr[9]~9 (
// Equation(s):
// \inst|next_mem_addr[9]~9_combout  = ( \inst|IR [9] & ( (!\inst|state.fetch~q  & (((\inst|altsyncram_component|auto_generated|q_a [9])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~q  & (((\inst|PC [9])))) ) ) # ( !\inst|IR [9] & ( 
// (!\inst|state.fetch~q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [9])))) # (\inst|state.fetch~q  & (((\inst|PC [9])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|PC [9]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|IR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[9]~9_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[38]~29 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[38]~29 .lut_mask = 64'h05110511AFBBAFBB;
defparam \inst|shifter|auto_generated|sbit_w[38]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = ( \inst|shifter|auto_generated|sbit_w[42]~42_combout  & ( \inst|Selector20~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[38]~29_combout )))) # (\inst|IR [2] & 
// (((\inst|shifter|auto_generated|sbit_w[34]~43_combout )) # (\inst|IR [4]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[42]~42_combout  & ( \inst|Selector20~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[38]~29_combout )))) # 
// (\inst|IR [2] & (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[34]~43_combout )))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[34]~43_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[42]~42_combout ),
	.dataf(!\inst|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~0 .extended_lut = "off";
defparam \inst|Selector21~0 .lut_mask = 64'h000000000C2E1D3F;
defparam \inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \inst|io_bus|dout[6]~14 (
// Equation(s):
// \inst|io_bus|dout[6]~14_combout  = ( \inst11~combout  & ( (!\inst4|IO_BUS|dout[6]~6_combout  & (!\inst|io_bus|dout[6]~13_combout  & \inst7|B_DI [6])) ) ) # ( !\inst11~combout  & ( ((!\inst4|IO_BUS|dout[6]~6_combout  & !\inst|io_bus|dout[6]~13_combout )) # 
// (\inst|io_bus|dout[0]~0_combout ) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst4|IO_BUS|dout[6]~6_combout ),
	.datac(!\inst|io_bus|dout[6]~13_combout ),
	.datad(!\inst7|B_DI [6]),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[6]~14_combout ),
=======
defparam \inst|next_mem_addr[9]~9 .extended_lut = "off";
defparam \inst|next_mem_addr[9]~9 .lut_mask = 64'h058D058D27AF27AF;
defparam \inst|next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [8],\inst|AC [7],\inst|AC [6],\inst|AC [5],\inst|AC [3]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "RAINBOWTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_at24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EE793E0080444400A";
// synopsys translate_on

// Location: FF_X51_Y23_N8
dffeas \inst|IR[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[8] .is_wysiwyg = "true";
defparam \inst|IR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N2
dffeas \inst|PC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8] .is_wysiwyg = "true";
defparam \inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N51
cyclonev_lcell_comb \inst|next_mem_addr[8]~8 (
// Equation(s):
// \inst|next_mem_addr[8]~8_combout  = ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|state.fetch~q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [8])))) # (\inst|state.fetch~q  & (((\inst|PC [8])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|state.fetch~q  & (\inst|WideNor0~combout  & (\inst|IR [8]))) # (\inst|state.fetch~q  & (((\inst|PC [8])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|IR [8]),
	.datad(!\inst|PC [8]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[8]~8_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[6]~14 .extended_lut = "off";
defparam \inst|io_bus|dout[6]~14 .lut_mask = 64'hD5D5D5D500C000C0;
defparam \inst|io_bus|dout[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = ( \inst|AC [6] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_and~DUPLICATE_q )) # (\inst|state.ex_or~q ) ) ) ) # ( \inst|AC [6] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [6] & ( ((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|WideOr3~2_combout ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|WideOr3~3_combout ),
	.datad(!\inst|state.ex_and~DUPLICATE_q ),
	.datae(!\inst|AC [6]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~1_combout ),
=======
defparam \inst|next_mem_addr[8]~8 .extended_lut = "off";
defparam \inst|next_mem_addr[8]~8 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N42
cyclonev_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = ( \inst|IR [7] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & !\inst|state.ex_istore2~DUPLICATE_q ))) # (\inst|altsyncram_component|auto_generated|q_a [7]) ) ) # ( !\inst|IR [7] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [7] & (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\inst|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector21~1 .extended_lut = "off";
defparam \inst|Selector21~1 .lut_mask = 64'h00003737000037FF;
defparam \inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N38
dffeas \inst|state.ex_loadi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi .is_wysiwyg = "true";
defparam \inst|state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = ( \inst|IR [6] & ( \inst|state.ex_xor~q  & ( (!\inst|state.ex_loadi~q  & ((!\inst|AC [6] & (!\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|AC [6] & (\inst|altsyncram_component|auto_generated|q_a [6] & 
// \inst|WideOr3~1_combout )))) ) ) ) # ( !\inst|IR [6] & ( \inst|state.ex_xor~q  & ( (!\inst|AC [6] & (!\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|AC [6] & (\inst|altsyncram_component|auto_generated|q_a [6] & \inst|WideOr3~1_combout )) ) ) 
// ) # ( \inst|IR [6] & ( !\inst|state.ex_xor~q  & ( (!\inst|state.ex_loadi~q  & ((!\inst|altsyncram_component|auto_generated|q_a [6]) # (\inst|WideOr3~1_combout ))) ) ) ) # ( !\inst|IR [6] & ( !\inst|state.ex_xor~q  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [6]) # (\inst|WideOr3~1_combout ) ) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|AC [6]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|IR [6]),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~2_combout ),
=======
defparam \inst|Selector4~0 .extended_lut = "off";
defparam \inst|Selector4~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N38
dffeas \inst|PC_stack[9][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N18
cyclonev_lcell_comb \inst|PC_stack[8][7]~feeder (
// Equation(s):
// \inst|PC_stack[8][7]~feeder_combout  = \inst|PC_stack[9][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector21~2 .extended_lut = "off";
defparam \inst|Selector21~2 .lut_mask = 64'hF0FFA0AAC0C38082;
defparam \inst|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = ( \inst|shifter|auto_generated|sbit_w[62]~45_combout  & ( \inst|Selector21~2_combout  & ( (!\inst|Selector27~1_combout  & !\inst|Selector21~1_combout ) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[62]~45_combout  & ( 
// \inst|Selector21~2_combout  & ( (!\inst|Selector21~1_combout  & ((!\inst|Selector27~1_combout ) # ((!\inst|shifter|auto_generated|sbit_w[56]~44_combout ) # (!\inst|shifter|auto_generated|sbit_w[42]~42_combout )))) ) ) )

	.dataa(!\inst|Selector27~1_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[56]~44_combout ),
	.datac(!\inst|Selector21~1_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[42]~42_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[62]~45_combout ),
	.dataf(!\inst|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~3 .extended_lut = "off";
defparam \inst|Selector21~3 .lut_mask = 64'h00000000F0E0A0A0;
defparam \inst|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = ( \inst|state.ex_in2~q  & ( \inst|Add1~25_sumout  & ( (((!\inst|WideOr3~0_combout ) # (!\inst|Selector21~3_combout )) # (\inst|io_bus|dout[6]~14_combout )) # (\inst|Selector21~0_combout ) ) ) ) # ( !\inst|state.ex_in2~q  & ( 
// \inst|Add1~25_sumout  & ( ((!\inst|WideOr3~0_combout ) # (!\inst|Selector21~3_combout )) # (\inst|Selector21~0_combout ) ) ) ) # ( \inst|state.ex_in2~q  & ( !\inst|Add1~25_sumout  & ( ((!\inst|Selector21~3_combout ) # (\inst|io_bus|dout[6]~14_combout )) # 
// (\inst|Selector21~0_combout ) ) ) ) # ( !\inst|state.ex_in2~q  & ( !\inst|Add1~25_sumout  & ( (!\inst|Selector21~3_combout ) # (\inst|Selector21~0_combout ) ) ) )

	.dataa(!\inst|Selector21~0_combout ),
	.datab(!\inst|io_bus|dout[6]~14_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Selector21~3_combout ),
	.datae(!\inst|state.ex_in2~q ),
	.dataf(!\inst|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~4_combout ),
=======
defparam \inst|PC_stack[8][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N20
dffeas \inst|PC_stack[8][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][7]~feeder_combout ),
	.asdata(\inst|PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N9
cyclonev_lcell_comb \inst|PC_stack[7][7]~feeder (
// Equation(s):
// \inst|PC_stack[7][7]~feeder_combout  = \inst|PC_stack[8][7]~q 

	.dataa(!\inst|PC_stack[8][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector21~4 .extended_lut = "off";
defparam \inst|Selector21~4 .lut_mask = 64'hFF55FF77FFF5FFF7;
defparam \inst|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \inst|AC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[6] .is_wysiwyg = "true";
defparam \inst|AC[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [10],\inst|AC [9],\inst|AC [8],\inst|AC [6],\inst|AC [1]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "PixelTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF80000040000400";
// synopsys translate_on

// Location: FF_X45_Y20_N50
dffeas \inst|IR[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[10] .is_wysiwyg = "true";
defparam \inst|IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N57
cyclonev_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = ( \inst|state.ex_iload~q  & ( \inst|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\inst|state.ex_iload~q  & ( (!\inst|state.ex_istore2~q  & ((!\inst|state.decode~q  & (\inst|IR [10])) # (\inst|state.decode~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [10]))))) # (\inst|state.ex_istore2~q  & (((\inst|altsyncram_component|auto_generated|q_a [10])))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [10]),
=======
defparam \inst|PC_stack[7][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \inst|PC_stack[7][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][7]~feeder_combout ),
	.asdata(\inst|PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N12
cyclonev_lcell_comb \inst|PC_stack[6][7]~feeder (
// Equation(s):
// \inst|PC_stack[6][7]~feeder_combout  = \inst|PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][7]~q ),
	.datac(gnd),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector1~0_combout ),
=======
	.combout(\inst|PC_stack[6][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector1~0 .extended_lut = "off";
defparam \inst|Selector1~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N27
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))
// \inst|Add0~38  = CARRY(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))

	.dataa(!\inst|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N54
cyclonev_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = ( \inst|state.ex_iload~q  & ( \inst|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\inst|state.ex_iload~q  & ( (!\inst|state.ex_istore2~q  & ((!\inst|state.decode~q  & (\inst|IR [9])) # (\inst|state.decode~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [9]))))) # (\inst|state.ex_istore2~q  & (((\inst|altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\inst|state.ex_istore2~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [9]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~0_combout ),
=======
defparam \inst|PC_stack[6][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N13
dffeas \inst|PC_stack[6][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][7]~feeder_combout ),
	.asdata(\inst|PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N6
cyclonev_lcell_comb \inst|PC_stack[5][7]~feeder (
// Equation(s):
// \inst|PC_stack[5][7]~feeder_combout  = ( \inst|PC_stack[6][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector2~0 .extended_lut = "off";
defparam \inst|Selector2~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N33
cyclonev_lcell_comb \inst|PC_stack[9][9]~feeder (
// Equation(s):
// \inst|PC_stack[9][9]~feeder_combout  = ( \inst|PC_stack[8][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][9]~feeder_combout ),
=======
defparam \inst|PC_stack[5][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N8
dffeas \inst|PC_stack[5][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][7]~feeder_combout ),
	.asdata(\inst|PC_stack[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N15
cyclonev_lcell_comb \inst|PC_stack[4][7]~feeder (
// Equation(s):
// \inst|PC_stack[4][7]~feeder_combout  = \inst|PC_stack[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[9][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N35
dffeas \inst|PC_stack[9][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N45
cyclonev_lcell_comb \inst|PC_stack[8][9]~feeder (
// Equation(s):
// \inst|PC_stack[8][9]~feeder_combout  = \inst|PC_stack[9][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][9]~feeder_combout ),
=======
defparam \inst|PC_stack[4][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N17
dffeas \inst|PC_stack[4][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][7]~feeder_combout ),
	.asdata(\inst|PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N21
cyclonev_lcell_comb \inst|PC_stack[3][7]~feeder (
// Equation(s):
// \inst|PC_stack[3][7]~feeder_combout  = \inst|PC_stack[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N23
dffeas \inst|PC_stack[3][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][7]~feeder_combout ),
	.asdata(\inst|PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N48
cyclonev_lcell_comb \inst|PC_stack[2][7]~feeder (
// Equation(s):
// \inst|PC_stack[2][7]~feeder_combout  = \inst|PC_stack[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N46
dffeas \inst|PC_stack[8][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][9]~feeder_combout ),
	.asdata(\inst|PC_stack[7][9]~q ),
=======
defparam \inst|PC_stack[2][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N50
dffeas \inst|PC_stack[2][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][7]~feeder_combout ),
	.asdata(\inst|PC_stack[1][7]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N39
cyclonev_lcell_comb \inst|PC_stack[7][9]~feeder (
// Equation(s):
// \inst|PC_stack[7][9]~feeder_combout  = \inst|PC_stack[8][9]~q 
=======
	.q(\inst|PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N51
cyclonev_lcell_comb \inst|PC_stack[1][7]~feeder (
// Equation(s):
// \inst|PC_stack[1][7]~feeder_combout  = \inst|PC_stack[2][7]~q 
>>>>>>> Stashed changes

	.dataa(!\inst|PC_stack[2][7]~q ),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|PC_stack[8][9]~q ),
=======
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[7][9]~feeder_combout ),
=======
	.combout(\inst|PC_stack[1][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[7][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N41
dffeas \inst|PC_stack[7][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][9]~feeder_combout ),
	.asdata(\inst|PC_stack[6][9]~q ),
=======
defparam \inst|PC_stack[1][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N52
dffeas \inst|PC_stack[1][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][7]~feeder_combout ),
	.asdata(\inst|PC_stack[0][7]~q ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N0
cyclonev_lcell_comb \inst|PC_stack[6][9]~feeder (
// Equation(s):
// \inst|PC_stack[6][9]~feeder_combout  = \inst|PC_stack[7][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][9]~q ),
=======
	.q(\inst|PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N36
cyclonev_lcell_comb \inst|PC_stack[0][7]~feeder (
// Equation(s):
// \inst|PC_stack[0][7]~feeder_combout  = ( \inst|PC_stack[1][7]~q  )

	.dataa(gnd),
	.datab(gnd),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[6][9]~feeder_combout ),
=======
	.combout(\inst|PC_stack[0][7]~feeder_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N2
dffeas \inst|PC_stack[6][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][9]~feeder_combout ),
	.asdata(\inst|PC_stack[5][9]~q ),
=======
defparam \inst|PC_stack[0][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N37
dffeas \inst|PC_stack[0][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][7]~feeder_combout ),
	.asdata(\inst|PC [7]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N36
cyclonev_lcell_comb \inst|PC_stack[5][9]~feeder (
// Equation(s):
// \inst|PC_stack[5][9]~feeder_combout  = \inst|PC_stack[6][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][9]~q ),
	.datad(gnd),
=======
	.q(\inst|PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N18
cyclonev_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = ( \inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Add0~29_sumout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][7]~q )) ) ) # ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & 
// (\inst|Selector4~0_combout )) # (\inst|state.ex_return~q  & ((\inst|PC_stack[0][7]~q ))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|Selector4~0_combout ),
	.datac(!\inst|PC_stack[0][7]~q ),
	.datad(!\inst|Add0~29_sumout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[5][9]~feeder_combout ),
=======
	.combout(\inst|Selector4~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N38
dffeas \inst|PC_stack[5][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][9]~feeder_combout ),
	.asdata(\inst|PC_stack[4][9]~q ),
=======
defparam \inst|Selector4~1 .extended_lut = "off";
defparam \inst|Selector4~1 .lut_mask = 64'h2727272705AF05AF;
defparam \inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N19
dffeas \inst|PC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector4~1_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N3
cyclonev_lcell_comb \inst|PC_stack[4][9]~feeder (
// Equation(s):
// \inst|PC_stack[4][9]~feeder_combout  = \inst|PC_stack[5][9]~q 

	.dataa(!\inst|PC_stack[5][9]~q ),
	.datab(gnd),
=======
	.q(\inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7] .is_wysiwyg = "true";
defparam \inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N9
cyclonev_lcell_comb \inst|next_mem_addr[7]~7 (
// Equation(s):
// \inst|next_mem_addr[7]~7_combout  = ( \inst|altsyncram_component|auto_generated|q_a [7] & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC [7] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [7] & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC [7] ) 
// ) ) # ( \inst|altsyncram_component|auto_generated|q_a [7] & ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|WideNor0~combout ) # (\inst|IR [7]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [7] & ( !\inst|state.fetch~DUPLICATE_q  & ( (\inst|IR 
// [7] & \inst|WideNor0~combout ) ) ) )

	.dataa(!\inst|PC [7]),
	.datab(!\inst|IR [7]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(!\inst|WideNor0~combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[7]~7 .extended_lut = "off";
defparam \inst|next_mem_addr[7]~7 .lut_mask = 64'h0033FF3355555555;
defparam \inst|next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N18
cyclonev_lcell_comb \inst|next_mem_addr[6]~6 (
// Equation(s):
// \inst|next_mem_addr[6]~6_combout  = ( \inst|PC [6] & ( ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|WideNor0~combout  & ((\inst|IR [6])))) # (\inst|state.fetch~q ) ) ) # ( !\inst|PC [6] & ( 
// (!\inst|state.fetch~q  & ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|WideNor0~combout  & ((\inst|IR [6]))))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[4][9]~feeder_combout ),
=======
	.combout(\inst|next_mem_addr[6]~6_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[4][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \inst|PC_stack[4][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][9]~feeder_combout ),
	.asdata(\inst|PC_stack[3][9]~q ),
=======
defparam \inst|next_mem_addr[6]~6 .extended_lut = "off";
defparam \inst|next_mem_addr[6]~6 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \inst|next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N53
dffeas \inst|IR[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [5]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N42
cyclonev_lcell_comb \inst|PC_stack[3][9]~feeder (
// Equation(s):
// \inst|PC_stack[3][9]~feeder_combout  = \inst|PC_stack[4][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][9]~feeder_combout ),
=======
	.q(\inst|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[5] .is_wysiwyg = "true";
defparam \inst|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N24
cyclonev_lcell_comb \inst|next_mem_addr[5]~5 (
// Equation(s):
// \inst|next_mem_addr[5]~5_combout  = ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC [5] ) ) # ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [5]))) # (\inst|WideNor0~combout  & (\inst|IR 
// [5])) ) )

	.dataa(!\inst|IR [5]),
	.datab(!\inst|PC [5]),
	.datac(!\inst|WideNor0~combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[5]~5 .extended_lut = "off";
defparam \inst|next_mem_addr[5]~5 .lut_mask = 64'h05F505F533333333;
defparam \inst|next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [15],\inst|AC [13],\inst|AC [12],\inst|AC [11],\inst|AC [0]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RAINBOWTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_at24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280003E00000000017";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N30
cyclonev_lcell_comb \inst|state~45 (
// Equation(s):
// \inst|state~45_combout  = ( \inst|state~41_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~45_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N44
dffeas \inst|PC_stack[3][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][9]~feeder_combout ),
	.asdata(\inst|PC_stack[2][9]~q ),
	.clrn(vcc),
=======
defparam \inst|state~45 .extended_lut = "off";
defparam \inst|state~45 .lut_mask = 64'h0000000011111111;
defparam \inst|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N31
dffeas \inst|state.ex_iload (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~45_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N30
cyclonev_lcell_comb \inst|PC_stack[2][9]~feeder (
// Equation(s):
// \inst|PC_stack[2][9]~feeder_combout  = ( \inst|PC_stack[3][9]~q  )
=======
	.q(\inst|state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_iload .is_wysiwyg = "true";
defparam \inst|state.ex_iload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N24
cyclonev_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = ( \inst|IR [4] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & !\inst|state.ex_istore2~DUPLICATE_q ))) # (\inst|altsyncram_component|auto_generated|q_a [4]) ) ) # ( !\inst|IR [4] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [4] & (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector7~0 .extended_lut = "off";
defparam \inst|Selector7~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N42
cyclonev_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = ( \inst|Add0~17_sumout  & ( \inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q ) # (\inst|PC_stack[0][4]~q ) ) ) ) # ( !\inst|Add0~17_sumout  & ( \inst|state.fetch~DUPLICATE_q  & ( (\inst|state.ex_return~q  & 
// \inst|PC_stack[0][4]~q ) ) ) ) # ( \inst|Add0~17_sumout  & ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Selector7~0_combout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][4]~q )) ) ) ) # ( !\inst|Add0~17_sumout  & ( 
// !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Selector7~0_combout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][4]~q )) ) ) )
>>>>>>> Stashed changes

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|PC_stack[0][4]~q ),
	.datac(!\inst|Selector7~0_combout ),
	.datad(gnd),
<<<<<<< Updated upstream
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][9]~feeder_combout ),
=======
	.datae(!\inst|Add0~17_sumout ),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N31
dffeas \inst|PC_stack[2][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][9]~feeder_combout ),
	.asdata(\inst|PC_stack[1][9]~q ),
=======
defparam \inst|Selector7~1 .extended_lut = "off";
defparam \inst|Selector7~1 .lut_mask = 64'h1B1B1B1B1111BBBB;
defparam \inst|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N43
dffeas \inst|PC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector7~1_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N33
cyclonev_lcell_comb \inst|PC_stack[1][9]~feeder (
// Equation(s):
// \inst|PC_stack[1][9]~feeder_combout  = \inst|PC_stack[2][9]~q 

	.dataa(!\inst|PC_stack[2][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
=======
	.q(\inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[4] .is_wysiwyg = "true";
defparam \inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N57
cyclonev_lcell_comb \inst|next_mem_addr[4]~4 (
// Equation(s):
// \inst|next_mem_addr[4]~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [4])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [4])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|WideNor0~combout  & (\inst|IR [4]))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [4])))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|PC [4]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[1][9]~feeder_combout ),
=======
	.combout(\inst|next_mem_addr[4]~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N23
dffeas \inst|PC_stack[0][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N35
dffeas \inst|PC_stack[1][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][9]~feeder_combout ),
	.asdata(\inst|PC_stack[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N21
cyclonev_lcell_comb \inst|PC_stack[0][9]~feeder (
// Equation(s):
// \inst|PC_stack[0][9]~feeder_combout  = \inst|PC_stack[1][9]~q 

	.dataa(!\inst|PC_stack[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
=======
defparam \inst|next_mem_addr[4]~4 .extended_lut = "off";
defparam \inst|next_mem_addr[4]~4 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N15
cyclonev_lcell_comb \inst|state~44 (
// Equation(s):
// \inst|state~44_combout  = ( \inst|state.decode~q  & ( (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|Selector30~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|Selector30~0_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[0][9]~feeder_combout ),
=======
	.combout(\inst|state~44_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N22
dffeas \inst|PC_stack[0][9]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
=======
defparam \inst|state~44 .extended_lut = "off";
defparam \inst|state~44 .lut_mask = 64'h0000000001000100;
defparam \inst|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N17
dffeas \inst|state.ex_in (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~44_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[0][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N48
cyclonev_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = ( \inst|PC_stack[0][9]~DUPLICATE_q  & ( ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector2~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~37_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( 
// !\inst|PC_stack[0][9]~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector2~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~37_sumout )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~37_sumout ),
	.datad(!\inst|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~1_combout ),
=======
	.q(\inst|state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in .is_wysiwyg = "true";
defparam \inst|state.ex_in .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N53
dffeas \inst|state.ex_in2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2 .is_wysiwyg = "true";
defparam \inst|state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N57
cyclonev_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = ( \inst|AC [3] & ( ((\inst|state.ex_loadi~q  & \inst|IR [3])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [3] & ( (\inst|state.ex_loadi~q  & \inst|IR [3]) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(gnd),
	.datac(!\inst|state.ex_loadi~q ),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector2~1 .extended_lut = "off";
defparam \inst|Selector2~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N50
dffeas \inst|PC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[9] .is_wysiwyg = "true";
defparam \inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N30
cyclonev_lcell_comb \inst|Add0~41 (
// Equation(s):
// \inst|Add0~41_sumout  = SUM(( \inst|PC [10] ) + ( GND ) + ( \inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst|PC [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
defparam \inst|Selector24~1 .extended_lut = "off";
defparam \inst|Selector24~1 .lut_mask = 64'h000F000F555F555F;
defparam \inst|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N27
cyclonev_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = ( \inst|state.ex_and~q  & ( \inst|state.ex_xor~q  & ( (!\inst|AC [3] & (!\inst|Selector24~1_combout  & !\inst|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( !\inst|state.ex_and~q  & ( \inst|state.ex_xor~q  & ( 
// (!\inst|Selector24~1_combout  & ((!\inst|AC [3] & ((!\inst|altsyncram_component|auto_generated|q_a [3]))) # (\inst|AC [3] & (\inst|WideOr3~1_combout  & \inst|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( \inst|state.ex_and~q  & ( 
// !\inst|state.ex_xor~q  & ( (!\inst|Selector24~1_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [3]) # ((!\inst|AC [3] & \inst|WideOr3~1_combout )))) ) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector24~1_combout  
// & ((!\inst|altsyncram_component|auto_generated|q_a [3]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|AC [3]),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|Selector24~1_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst|state.ex_and~q ),
	.dataf(!\inst|state.ex_xor~q ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~41 .extended_lut = "off";
defparam \inst|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N42
cyclonev_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = ( \inst|Add0~41_sumout  & ( (!\inst|state.ex_return~q  & (((\inst|Selector1~0_combout )) # (\inst|state.fetch~DUPLICATE_q ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) ) # ( !\inst|Add0~41_sumout  & ( 
// (!\inst|state.ex_return~q  & (!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector1~0_combout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][10]~q ),
	.datad(!\inst|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~1_combout ),
=======
	.combout(\inst|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~2 .extended_lut = "off";
defparam \inst|Selector24~2 .lut_mask = 64'hF030F020A010A000;
defparam \inst|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N48
cyclonev_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = ( \inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( (\inst|Selector24~2_combout  & !\inst|Selector27~1_combout ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( \inst|Selector24~2_combout  ) )

	.dataa(!\inst|Selector24~2_combout ),
	.datab(gnd),
	.datac(!\inst|Selector27~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector1~1 .extended_lut = "off";
defparam \inst|Selector1~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N44
dffeas \inst|PC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10] .is_wysiwyg = "true";
defparam \inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \inst|next_mem_addr[10]~10 (
// Equation(s):
// \inst|next_mem_addr[10]~10_combout  = ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [10])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [10])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|WideNor0~combout  & ((\inst|IR [10])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [10])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC [10]),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[10]~10_combout ),
=======
defparam \inst|Selector24~3 .extended_lut = "off";
defparam \inst|Selector24~3 .lut_mask = 64'h5555555550505050;
defparam \inst|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N6
cyclonev_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ( \inst|IR [2] & ( (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[39]~30_combout  & \inst|Selector27~3_combout )) ) ) # ( !\inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[35]~31_combout  & 
// \inst|Selector27~3_combout ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[39]~30_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[35]~31_combout ),
	.datad(!\inst|Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[10]~10 .extended_lut = "off";
defparam \inst|next_mem_addr[10]~10 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \inst|next_mem_addr[9]~9 (
// Equation(s):
// \inst|next_mem_addr[9]~9_combout  = ( \inst|IR [9] & ( (!\inst|state.fetch~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [9])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [9])))) ) ) # ( !\inst|IR [9] & 
// ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [9]))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [9])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst|PC [9]),
	.datae(gnd),
	.dataf(!\inst|IR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[9]~9_combout ),
=======
defparam \inst|Selector24~0 .extended_lut = "off";
defparam \inst|Selector24~0 .lut_mask = 64'h000F000F00110011;
defparam \inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N12
cyclonev_lcell_comb \inst4|IO_COUNT[3] (
// Equation(s):
// \inst4|IO_COUNT [3] = (!\inst3|TIMER_EN~combout  & ((\inst4|COUNT [3]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [3]))

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst4|IO_COUNT [3]),
	.datac(!\inst4|COUNT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [3]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[9]~9 .extended_lut = "off";
defparam \inst|next_mem_addr[9]~9 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \inst|next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [7],\inst|AC [5],\inst|AC [4],\inst|AC [3],\inst|AC [2]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "PixelTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF063E007CE0B80";
// synopsys translate_on

// Location: FF_X47_Y20_N11
dffeas \inst|IR[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [7]),
=======
defparam \inst4|IO_COUNT[3] .extended_lut = "off";
defparam \inst4|IO_COUNT[3] .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst4|IO_COUNT[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N11
dffeas \inst7|B_DI[3] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
<<<<<<< Updated upstream
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[7] .is_wysiwyg = "true";
defparam \inst|IR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & (\inst|IR [7])) # (\inst|state.decode~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [7]))))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|IR [7]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~0_combout ),
=======
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[3] .is_wysiwyg = "true";
defparam \inst7|B_DI[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N15
cyclonev_lcell_comb \IO_DATA[3]~3 (
// Equation(s):
// \IO_DATA[3]~3_combout  = ( \inst|AC [3] & ( ((!\inst3|TIMER_EN~combout  & ((\inst7|B_DI [3]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [3]))) # (\inst|IO_WRITE_int~q ) ) ) # ( !\inst|AC [3] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout  
// & ((\inst7|B_DI [3]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [3])))) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst4|IO_COUNT [3]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst7|B_DI [3]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector4~0 .extended_lut = "off";
defparam \inst|Selector4~0 .lut_mask = 64'h207F207F00FF00FF;
defparam \inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N39
cyclonev_lcell_comb \inst|PC_stack[9][7]~feeder (
// Equation(s):
// \inst|PC_stack[9][7]~feeder_combout  = ( \inst|PC_stack[8][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][7]~feeder_combout ),
=======
defparam \IO_DATA[3]~3 .extended_lut = "off";
defparam \IO_DATA[3]~3 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \IO_DATA[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N42
cyclonev_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = ( \inst|WideOr3~0_combout  & ( \IO_DATA[3]~3_combout  & ( ((!\inst|Selector24~3_combout ) # (\inst|Selector24~0_combout )) # (\inst|state.ex_in2~q ) ) ) ) # ( !\inst|WideOr3~0_combout  & ( \IO_DATA[3]~3_combout  & ( 
// (((!\inst|Selector24~3_combout ) # (\inst|Selector24~0_combout )) # (\inst|Add1~13_sumout )) # (\inst|state.ex_in2~q ) ) ) ) # ( \inst|WideOr3~0_combout  & ( !\IO_DATA[3]~3_combout  & ( (!\inst|Selector24~3_combout ) # (\inst|Selector24~0_combout ) ) ) ) 
// # ( !\inst|WideOr3~0_combout  & ( !\IO_DATA[3]~3_combout  & ( ((!\inst|Selector24~3_combout ) # (\inst|Selector24~0_combout )) # (\inst|Add1~13_sumout ) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|Add1~13_sumout ),
	.datac(!\inst|Selector24~3_combout ),
	.datad(!\inst|Selector24~0_combout ),
	.datae(!\inst|WideOr3~0_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[9][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N41
dffeas \inst|PC_stack[9][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][7]~feeder_combout ),
=======
defparam \inst|Selector24~4 .extended_lut = "off";
defparam \inst|Selector24~4 .lut_mask = 64'hF3FFF0FFF7FFF5FF;
defparam \inst|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N44
dffeas \inst|AC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector24~4_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N3
cyclonev_lcell_comb \inst|PC_stack[8][7]~feeder (
// Equation(s):
// \inst|PC_stack[8][7]~feeder_combout  = \inst|PC_stack[9][7]~q 

	.dataa(!\inst|PC_stack[9][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N4
dffeas \inst|PC_stack[8][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][7]~feeder_combout ),
	.asdata(\inst|PC_stack[7][7]~q ),
=======
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[3] .is_wysiwyg = "true";
defparam \inst|AC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y23_N14
dffeas \inst|IR[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [3]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N27
cyclonev_lcell_comb \inst|PC_stack[7][7]~feeder (
// Equation(s):
// \inst|PC_stack[7][7]~feeder_combout  = \inst|PC_stack[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][7]~q ),
	.datad(gnd),
=======
	.q(\inst|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[3] .is_wysiwyg = "true";
defparam \inst|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N3
cyclonev_lcell_comb \inst|next_mem_addr[3]~3 (
// Equation(s):
// \inst|next_mem_addr[3]~3_combout  = ( \inst|PC [3] & ( ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [3]))) # (\inst|WideNor0~combout  & (\inst|IR [3]))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [3] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [3]))) # (\inst|WideNor0~combout  & (\inst|IR [3])))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|IR [3]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|WideNor0~combout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[7][7]~feeder_combout ),
=======
	.combout(\inst|next_mem_addr[3]~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[7][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N29
dffeas \inst|PC_stack[7][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][7]~feeder_combout ),
	.asdata(\inst|PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N48
cyclonev_lcell_comb \inst|PC_stack[6][7]~feeder (
// Equation(s):
// \inst|PC_stack[6][7]~feeder_combout  = \inst|PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][7]~q ),
=======
defparam \inst|next_mem_addr[3]~3 .extended_lut = "off";
defparam \inst|next_mem_addr[3]~3 .lut_mask = 64'h0A220A225F775F77;
defparam \inst|next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N36
cyclonev_lcell_comb \inst|Selector30~1 (
// Equation(s):
// \inst|Selector30~1_combout  = ( \inst|state.decode~q  & ( (\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|altsyncram_component|auto_generated|q_a [15] & !\inst|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[6][7]~feeder_combout ),
=======
	.combout(\inst|Selector30~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N50
dffeas \inst|PC_stack[6][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][7]~feeder_combout ),
	.asdata(\inst|PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \inst|PC_stack[5][7]~feeder (
// Equation(s):
// \inst|PC_stack[5][7]~feeder_combout  = \inst|PC_stack[6][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][7]~q ),
=======
defparam \inst|Selector30~1 .extended_lut = "off";
defparam \inst|Selector30~1 .lut_mask = 64'h0000000040404040;
defparam \inst|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N6
cyclonev_lcell_comb \inst|state~35 (
// Equation(s):
// \inst|state~35_combout  = ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|Selector30~1_combout  & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|Selector30~1_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[5][7]~feeder_combout ),
=======
	.combout(\inst|state~35_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N25
dffeas \inst|PC_stack[5][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][7]~feeder_combout ),
	.asdata(\inst|PC_stack[4][7]~q ),
	.clrn(vcc),
=======
defparam \inst|state~35 .extended_lut = "off";
defparam \inst|state~35 .lut_mask = 64'h0000000011111111;
defparam \inst|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N7
dffeas \inst|state.ex_addi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~35_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
>>>>>>> Stashed changes
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N51
cyclonev_lcell_comb \inst|PC_stack[4][7]~feeder (
// Equation(s):
// \inst|PC_stack[4][7]~feeder_combout  = ( \inst|PC_stack[5][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N53
dffeas \inst|PC_stack[4][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][7]~feeder_combout ),
	.asdata(\inst|PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N0
cyclonev_lcell_comb \inst|PC_stack[3][7]~feeder (
// Equation(s):
// \inst|PC_stack[3][7]~feeder_combout  = \inst|PC_stack[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][7]~q ),
	.datad(gnd),
=======
	.q(\inst|state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_addi .is_wysiwyg = "true";
defparam \inst|state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N51
cyclonev_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = ( !\inst|state.ex_add~q  & ( !\inst|state.ex_sub~q  & ( !\inst|state.ex_addi~q  ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|state.ex_add~q ),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~0 .extended_lut = "off";
defparam \inst|WideOr3~0 .lut_mask = 64'hAAAA000000000000;
defparam \inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N15
cyclonev_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = (!\inst|state.ex_or~q  & (\inst|IR [2] & (\inst|state.ex_loadi~q ))) # (\inst|state.ex_or~q  & (((\inst|IR [2] & \inst|state.ex_loadi~q )) # (\inst|AC [2])))

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|state.ex_loadi~q ),
	.datad(!\inst|AC [2]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[3][7]~feeder_combout ),
=======
	.combout(\inst|Selector25~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \inst|PC_stack[3][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][7]~feeder_combout ),
	.asdata(\inst|PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N54
cyclonev_lcell_comb \inst|PC_stack[2][7]~feeder (
// Equation(s):
// \inst|PC_stack[2][7]~feeder_combout  = \inst|PC_stack[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][7]~feeder_combout ),
=======
defparam \inst|Selector25~1 .extended_lut = "off";
defparam \inst|Selector25~1 .lut_mask = 64'h0357035703570357;
defparam \inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N42
cyclonev_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|state.ex_and~q  & ( (!\inst|state.ex_xor~q  & (\inst|WideOr3~1_combout  & (!\inst|AC [2] & !\inst|Selector25~1_combout ))) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|state.ex_and~q  & ( (!\inst|Selector25~1_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [2]))) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|state.ex_and~q  & ( 
// (\inst|WideOr3~1_combout  & (!\inst|Selector25~1_combout  & ((!\inst|state.ex_xor~q ) # (\inst|AC [2])))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|state.ex_and~q  & ( (!\inst|Selector25~1_combout  & ((!\inst|state.ex_xor~q ) 
// # (!\inst|AC [2]))) ) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|AC [2]),
	.datad(!\inst|Selector25~1_combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|state.ex_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N55
dffeas \inst|PC_stack[2][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][7]~feeder_combout ),
	.asdata(\inst|PC_stack[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N57
cyclonev_lcell_comb \inst|PC_stack[1][7]~feeder (
// Equation(s):
// \inst|PC_stack[1][7]~feeder_combout  = \inst|PC_stack[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][7]~feeder_combout ),
=======
defparam \inst|Selector25~2 .extended_lut = "off";
defparam \inst|Selector25~2 .lut_mask = 64'hFA002300FA002000;
defparam \inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N12
cyclonev_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = ( \inst|Selector25~2_combout  & ( \inst|IR [2] & ( (!\inst|IR [4]) # ((!\inst|Selector27~3_combout ) # (!\inst|shifter|auto_generated|sbit_w[38]~27_combout )) ) ) ) # ( \inst|Selector25~2_combout  & ( !\inst|IR [2] & ( 
// (!\inst|Selector27~3_combout ) # (!\inst|shifter|auto_generated|sbit_w[34]~29_combout ) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|Selector27~3_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[34]~29_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.datae(!\inst|Selector25~2_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~3 .extended_lut = "off";
defparam \inst|Selector25~3 .lut_mask = 64'h0000FCFC0000FFEE;
defparam \inst|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N33
cyclonev_lcell_comb \inst4|IO_COUNT[2] (
// Equation(s):
// \inst4|IO_COUNT [2] = ( \inst4|COUNT [2] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [2]) ) ) # ( !\inst4|COUNT [2] & ( (\inst4|IO_COUNT [2] & \inst3|TIMER_EN~combout ) ) )

	.dataa(!\inst4|IO_COUNT [2]),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [2]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N59
dffeas \inst|PC_stack[1][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][7]~feeder_combout ),
	.asdata(\inst|PC_stack[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N36
cyclonev_lcell_comb \inst|PC_stack[0][7]~feeder (
// Equation(s):
// \inst|PC_stack[0][7]~feeder_combout  = \inst|PC_stack[1][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][7]~feeder_combout ),
=======
defparam \inst4|IO_COUNT[2] .extended_lut = "off";
defparam \inst4|IO_COUNT[2] .lut_mask = 64'h05050505F5F5F5F5;
defparam \inst4|IO_COUNT[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y24_N59
dffeas \inst7|B_DI[2] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[2] .is_wysiwyg = "true";
defparam \inst7|B_DI[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N9
cyclonev_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = ( \inst|AC [2] & ( \inst7|B_DI [2] & ( (\inst|state.ex_in2~DUPLICATE_q  & (((!\inst3|TIMER_EN~combout ) # (\inst|IO_WRITE_int~q )) # (\inst4|IO_COUNT [2]))) ) ) ) # ( !\inst|AC [2] & ( \inst7|B_DI [2] & ( 
// (\inst|state.ex_in2~DUPLICATE_q  & (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [2])))) ) ) ) # ( \inst|AC [2] & ( !\inst7|B_DI [2] & ( (\inst|state.ex_in2~DUPLICATE_q  & (((\inst4|IO_COUNT [2] & \inst3|TIMER_EN~combout )) # 
// (\inst|IO_WRITE_int~q ))) ) ) ) # ( !\inst|AC [2] & ( !\inst7|B_DI [2] & ( (\inst4|IO_COUNT [2] & (\inst3|TIMER_EN~combout  & (\inst|state.ex_in2~DUPLICATE_q  & !\inst|IO_WRITE_int~q ))) ) ) )

	.dataa(!\inst4|IO_COUNT [2]),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst|AC [2]),
	.dataf(!\inst7|B_DI [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~0 .extended_lut = "off";
defparam \inst|Selector25~0 .lut_mask = 64'h0100010F0D000D0F;
defparam \inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N12
cyclonev_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = ( \inst|Selector27~1_combout  & ( \inst|Selector25~0_combout  ) ) # ( !\inst|Selector27~1_combout  & ( \inst|Selector25~0_combout  ) ) # ( \inst|Selector27~1_combout  & ( !\inst|Selector25~0_combout  & ( 
// (!\inst|Selector25~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~9_sumout )) # (\inst|shifter|auto_generated|sbit_w[58]~28_combout )) ) ) ) # ( !\inst|Selector27~1_combout  & ( !\inst|Selector25~0_combout  & ( (!\inst|Selector25~3_combout ) # 
// ((!\inst|WideOr3~0_combout  & \inst|Add1~9_sumout )) ) ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Selector25~3_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[58]~28_combout ),
	.datad(!\inst|Add1~9_sumout ),
	.datae(!\inst|Selector27~1_combout ),
	.dataf(!\inst|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N37
dffeas \inst|PC_stack[0][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][7]~feeder_combout ),
	.asdata(\inst|PC[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N54
cyclonev_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = ( \inst|PC_stack[0][7]~q  & ( ((!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector4~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~29_sumout )))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][7]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector4~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~29_sumout ))))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Selector4~0_combout ),
	.datad(!\inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector4~1 .extended_lut = "off";
defparam \inst|Selector4~1 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N55
dffeas \inst|PC[7]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector4~1_combout ),
=======
defparam \inst|Selector25~4 .extended_lut = "off";
defparam \inst|Selector25~4 .lut_mask = 64'hCCEECFEFFFFFFFFF;
defparam \inst|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N14
dffeas \inst|AC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector25~4_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N42
cyclonev_lcell_comb \inst|next_mem_addr[7]~7 (
// Equation(s):
// \inst|next_mem_addr[7]~7_combout  = ( \inst|state.fetch~DUPLICATE_q  & ( \inst|IR [7] & ( \inst|PC[7]~DUPLICATE_q  ) ) ) # ( !\inst|state.fetch~DUPLICATE_q  & ( \inst|IR [7] & ( (\inst|altsyncram_component|auto_generated|q_a [7]) # (\inst|WideNor0~combout 
// ) ) ) ) # ( \inst|state.fetch~DUPLICATE_q  & ( !\inst|IR [7] & ( \inst|PC[7]~DUPLICATE_q  ) ) ) # ( !\inst|state.fetch~DUPLICATE_q  & ( !\inst|IR [7] & ( (!\inst|WideNor0~combout  & \inst|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\inst|PC[7]~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst|state.fetch~DUPLICATE_q ),
	.dataf(!\inst|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[7]~7 .extended_lut = "off";
defparam \inst|next_mem_addr[7]~7 .lut_mask = 64'h0C0C55553F3F5555;
defparam \inst|next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N38
dffeas \inst|IR[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[6] .is_wysiwyg = "true";
defparam \inst|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N27
cyclonev_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (((\inst|IR [6]) # (\inst|state.decode~q )) # (\inst|state.ex_istore2~q )) # (\inst|state.ex_iload~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( 
// (!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~q  & (!\inst|state.decode~q  & \inst|IR [6]))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~q ),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~0_combout ),
=======
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[2] .is_wysiwyg = "true";
defparam \inst|AC[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\inst|AC [2]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "RAINBOWTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_at24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020084200000000001";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N54
cyclonev_lcell_comb \inst|next_mem_addr[2]~2 (
// Equation(s):
// \inst|next_mem_addr[2]~2_combout  = ( \inst|PC [2] & ( ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout  & ((\inst|IR [2])))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [2] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout  & ((\inst|IR [2]))))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|PC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[2]~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector5~0 .extended_lut = "off";
defparam \inst|Selector5~0 .lut_mask = 64'h008000807FFF7FFF;
defparam \inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N33
cyclonev_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = ( \inst|Selector5~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~25_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][6]~q )))) ) ) # ( !\inst|Selector5~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & ((\inst|Add0~25_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][6]~q )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][6]~q ),
	.datad(!\inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~1_combout ),
=======
defparam \inst|next_mem_addr[2]~2 .extended_lut = "off";
defparam \inst|next_mem_addr[2]~2 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \inst|next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N12
cyclonev_lcell_comb \inst|state~32 (
// Equation(s):
// \inst|state~32_combout  = ( \inst|Selector30~0_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.decode~q  & \inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~32_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector5~1 .extended_lut = "off";
defparam \inst|Selector5~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N35
dffeas \inst|PC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector5~1_combout ),
=======
defparam \inst|state~32 .extended_lut = "off";
defparam \inst|state~32 .lut_mask = 64'h0000000000010001;
defparam \inst|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N14
dffeas \inst|state.ex_out (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~32_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6] .is_wysiwyg = "true";
defparam \inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N54
cyclonev_lcell_comb \inst|next_mem_addr[6]~6 (
// Equation(s):
// \inst|next_mem_addr[6]~6_combout  = ( \inst|altsyncram_component|auto_generated|q_a [6] & ( \inst|state.fetch~q  & ( \inst|PC [6] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( \inst|state.fetch~q  & ( \inst|PC [6] ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|state.fetch~q  & ( (!\inst|WideNor0~combout ) # (\inst|IR [6]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|state.fetch~q  & ( (\inst|WideNor0~combout  & \inst|IR [6]) 
// ) ) )

	.dataa(!\inst|PC [6]),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|IR [6]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst|state.fetch~q ),
=======
	.q(\inst|state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out .is_wysiwyg = "true";
defparam \inst|state.ex_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N24
cyclonev_lcell_comb \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = ( !\inst|state.ex_in~q  & ( (!\inst|state.fetch~DUPLICATE_q  & !\inst|state.ex_out~q ) ) )

	.dataa(gnd),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|state.ex_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr7~0 .extended_lut = "off";
defparam \inst|WideOr7~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \inst|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N33
cyclonev_lcell_comb \inst|WideOr7 (
// Equation(s):
// \inst|WideOr7~combout  = ( !\inst|state.ex_store~q  & ( !\inst|state.ex_iload~q  & ( (\inst|WideOr7~0_combout  & (!\inst|state.decode~q  & !\inst|state.ex_istore~q )) ) ) )

	.dataa(!\inst|WideOr7~0_combout ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|state.ex_istore~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_store~q ),
	.dataf(!\inst|state.ex_iload~q ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[6]~6 .extended_lut = "off";
defparam \inst|next_mem_addr[6]~6 .lut_mask = 64'h0303CFCF55555555;
defparam \inst|next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y20_N23
dffeas \inst|IR[5] (
=======
defparam \inst|WideOr7 .extended_lut = "off";
defparam \inst|WideOr7 .lut_mask = 64'h4040000000000000;
defparam \inst|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N34
dffeas \inst|state.fetch~DUPLICATE (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[5] .is_wysiwyg = "true";
defparam \inst|IR[5] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y20_N27
cyclonev_lcell_comb \inst|next_mem_addr[5]~5 (
// Equation(s):
// \inst|next_mem_addr[5]~5_combout  = ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [5])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [5])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|WideNor0~combout  & (\inst|IR [5]))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [5])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|IR [5]),
	.datad(!\inst|PC [5]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[5]~5_combout ),
=======
// Location: FF_X55_Y25_N17
dffeas \inst|state.decode (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode .is_wysiwyg = "true";
defparam \inst|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N39
cyclonev_lcell_comb \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = ( !\inst|state.ex_istore2~q  & ( (!\inst|state.decode~q  & !\inst|state.ex_iload~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|state.ex_iload~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideNor0~combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[5]~5 .extended_lut = "off";
defparam \inst|next_mem_addr[5]~5 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N20
dffeas \inst|IR[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [8]),
=======
defparam \inst|WideNor0 .extended_lut = "off";
defparam \inst|WideNor0 .lut_mask = 64'hF000F00000000000;
defparam \inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N15
cyclonev_lcell_comb \inst|next_mem_addr[1]~1 (
// Equation(s):
// \inst|next_mem_addr[1]~1_combout  = ( \inst|IR [1] & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC [1] ) ) ) # ( !\inst|IR [1] & ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC [1] ) ) ) # ( \inst|IR [1] & ( !\inst|state.fetch~DUPLICATE_q  & ( 
// (\inst|altsyncram_component|auto_generated|q_a [1]) # (\inst|WideNor0~combout ) ) ) ) # ( !\inst|IR [1] & ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|WideNor0~combout  & \inst|altsyncram_component|auto_generated|q_a [1]) ) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|PC [1]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[1]~1 .extended_lut = "off";
defparam \inst|next_mem_addr[1]~1 .lut_mask = 64'h00AA55FF33333333;
defparam \inst|next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \inst|IR[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [4]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
<<<<<<< Updated upstream
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[8] .is_wysiwyg = "true";
defparam \inst|IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \inst11~0 (
// Equation(s):
// \inst11~0_combout  = ( !\inst|IR [6] & ( !\inst|IR [10] & ( (!\inst|IR [8] & (!\inst|IR [9] & !\inst|IR [3])) ) ) )

	.dataa(!\inst|IR [8]),
	.datab(gnd),
	.datac(!\inst|IR [9]),
	.datad(!\inst|IR [3]),
	.datae(!\inst|IR [6]),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~0_combout ),
=======
	.ena(\inst|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[4] .is_wysiwyg = "true";
defparam \inst|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[56]~10 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[56]~10_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[36]~9_combout )) # (\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[44]~6_combout ))) ) ) # ( !\inst|IR [2] & ( 
// \inst|shifter|auto_generated|sbit_w[40]~3_combout  ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[56]~10_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst11~0 .extended_lut = "off";
defparam \inst11~0 .lut_mask = 64'hA000000000000000;
defparam \inst11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \inst|io_bus|dout[0]~0 (
// Equation(s):
// \inst|io_bus|dout[0]~0_combout  = ( \inst3|TIMER_EN~0_combout  & ( \inst11~1_combout  & ( (!\inst13|datatrans_en~q  & (!\inst|IO_WRITE_int~q  & ((!\inst|IR [1]) # (!\inst11~0_combout )))) ) ) ) # ( !\inst3|TIMER_EN~0_combout  & ( \inst11~1_combout  & ( 
// (!\inst13|datatrans_en~q  & !\inst|IO_WRITE_int~q ) ) ) ) # ( \inst3|TIMER_EN~0_combout  & ( !\inst11~1_combout  & ( (!\inst13|datatrans_en~q  & !\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst3|TIMER_EN~0_combout  & ( !\inst11~1_combout  & ( 
// (!\inst13|datatrans_en~q  & !\inst|IO_WRITE_int~q ) ) ) )

	.dataa(!\inst13|datatrans_en~q ),
	.datab(!\inst|IR [1]),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst3|TIMER_EN~0_combout ),
	.dataf(!\inst11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[0]~0_combout ),
=======
defparam \inst|shifter|auto_generated|sbit_w[56]~10 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[56]~10 .lut_mask = 64'h333333330A5F0A5F;
defparam \inst|shifter|auto_generated|sbit_w[56]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N18
cyclonev_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = ( \inst|Selector27~1_combout  & ( \inst|shifter|auto_generated|sbit_w[56]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|shifter|auto_generated|sbit_w[56]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[0]~0 .extended_lut = "off";
defparam \inst|io_bus|dout[0]~0 .lut_mask = 64'hAA00AA00AA00A800;
defparam \inst|io_bus|dout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = ( !\inst11~combout  & ( \inst|io_bus|dout[5]~11_combout  & ( (\inst|io_bus|dout[0]~0_combout  & \inst|state.ex_in2~q ) ) ) ) # ( \inst11~combout  & ( !\inst|io_bus|dout[5]~11_combout  & ( (\inst|state.ex_in2~q  & 
// (!\inst4|IO_BUS|dout[5]~5_combout  & \inst7|B_DI [5])) ) ) ) # ( !\inst11~combout  & ( !\inst|io_bus|dout[5]~11_combout  & ( (\inst|state.ex_in2~q  & ((!\inst4|IO_BUS|dout[5]~5_combout ) # (\inst|io_bus|dout[0]~0_combout ))) ) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst|state.ex_in2~q ),
	.datac(!\inst4|IO_BUS|dout[5]~5_combout ),
	.datad(!\inst7|B_DI [5]),
	.datae(!\inst11~combout ),
	.dataf(!\inst|io_bus|dout[5]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~0 .extended_lut = "off";
defparam \inst|Selector22~0 .lut_mask = 64'h3131003011110000;
defparam \inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = ( \inst|shifter|auto_generated|sbit_w[41]~15_combout  & ( \inst|IR [2] & ( (!\inst|IR [4] & (!\inst|shifter|auto_generated|sbit_w[53]~40_combout  & (!\inst|IR [3]))) # (\inst|IR [4] & (((!\inst|IR [3]) # 
// (\inst|shifter|auto_generated|sbit_w[61]~41_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[41]~15_combout  & ( \inst|IR [2] & ( (!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[53]~40_combout )) # (\inst|IR [3] & (((\inst|IR [4] & 
// \inst|shifter|auto_generated|sbit_w[61]~41_combout )))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[41]~15_combout  & ( !\inst|IR [2] & ( (!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[53]~40_combout )) # (\inst|IR [3] & (((\inst|IR [4] & 
// \inst|shifter|auto_generated|sbit_w[61]~41_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[41]~15_combout  & ( !\inst|IR [2] & ( (!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[53]~40_combout )) # (\inst|IR [3] & (((\inst|IR [4] & 
// \inst|shifter|auto_generated|sbit_w[61]~41_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[53]~40_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [3]),
	.datad(!\inst|shifter|auto_generated|sbit_w[61]~41_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[41]~15_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~1_combout ),
=======
defparam \inst|Selector27~2 .extended_lut = "off";
defparam \inst|Selector27~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y24_N50
dffeas \inst7|B_DI[0] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[0] .is_wysiwyg = "true";
defparam \inst7|B_DI[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N54
cyclonev_lcell_comb \inst4|IO_COUNT[0] (
// Equation(s):
// \inst4|IO_COUNT [0] = ( \inst4|COUNT [0] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [0]) ) ) # ( !\inst4|COUNT [0] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [0]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [0]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector22~1 .extended_lut = "off";
defparam \inst|Selector22~1 .lut_mask = 64'hA0A3A0A3A0A3B0B3;
defparam \inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.ex_xor~q  & (\inst|state.ex_loadi~DUPLICATE_q  & ((\inst|IR [5])))) # (\inst|state.ex_xor~q  & ((!\inst|AC [5]) # ((\inst|state.ex_loadi~DUPLICATE_q  & 
// \inst|IR [5])))) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.ex_xor~q  & (\inst|state.ex_loadi~DUPLICATE_q  & ((\inst|IR [5])))) # (\inst|state.ex_xor~q  & (((\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [5])) # (\inst|AC 
// [5]))) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(!\inst|AC [5]),
	.datad(!\inst|IR [5]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~2_combout ),
=======
defparam \inst4|IO_COUNT[0] .extended_lut = "off";
defparam \inst4|IO_COUNT[0] .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst4|IO_COUNT[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N21
cyclonev_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (((\inst3|TIMER_EN~combout ) # (\inst7|B_DI [0])))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0])) ) ) ) # ( \inst|state.ex_in2~DUPLICATE_q  
// & ( !\inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (((\inst7|B_DI [0] & !\inst3|TIMER_EN~combout )))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0])) ) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst7|B_DI [0]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\inst4|IO_COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector22~2 .extended_lut = "off";
defparam \inst|Selector22~2 .lut_mask = 64'h0537053750735073;
defparam \inst|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = ( \inst|Selector27~4_combout  & ( \inst|AC [5] & ( (!\inst|Selector22~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [5]) # ((!\inst|state.ex_and~DUPLICATE_q  & \inst|WideOr3~1_combout )))) ) ) ) # ( 
// \inst|Selector27~4_combout  & ( !\inst|AC [5] & ( (!\inst|Selector22~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [5]) # (\inst|WideOr3~1_combout ))) ) ) ) # ( !\inst|Selector27~4_combout  & ( !\inst|AC [5] & ( 
// (!\inst|Selector22~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [5]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|Selector22~2_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst|state.ex_and~DUPLICATE_q ),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|Selector27~4_combout ),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~3_combout ),
=======
defparam \inst|Selector27~0 .extended_lut = "off";
defparam \inst|Selector27~0 .lut_mask = 64'h0000305500003F55;
defparam \inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N21
cyclonev_lcell_comb \inst|Selector27~4 (
// Equation(s):
// \inst|Selector27~4_combout  = (\inst|shifter|auto_generated|sbit_w[48]~12_combout  & \inst|Selector27~3_combout )

	.dataa(!\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|Selector27~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector22~3 .extended_lut = "off";
defparam \inst|Selector22~3 .lut_mask = 64'h88AA88AA000088A8;
defparam \inst|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \inst|Selector22~4 (
// Equation(s):
// \inst|Selector22~4_combout  = ( \inst|WideOr3~0_combout  & ( \inst|Add1~21_sumout  & ( ((!\inst|Selector22~3_combout ) # ((\inst|state.ex_shift~q  & \inst|Selector22~1_combout ))) # (\inst|Selector22~0_combout ) ) ) ) # ( !\inst|WideOr3~0_combout  & ( 
// \inst|Add1~21_sumout  ) ) # ( \inst|WideOr3~0_combout  & ( !\inst|Add1~21_sumout  & ( ((!\inst|Selector22~3_combout ) # ((\inst|state.ex_shift~q  & \inst|Selector22~1_combout ))) # (\inst|Selector22~0_combout ) ) ) ) # ( !\inst|WideOr3~0_combout  & ( 
// !\inst|Add1~21_sumout  & ( ((!\inst|Selector22~3_combout ) # ((\inst|state.ex_shift~q  & \inst|Selector22~1_combout ))) # (\inst|Selector22~0_combout ) ) ) )

	.dataa(!\inst|Selector22~0_combout ),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|Selector22~1_combout ),
	.datad(!\inst|Selector22~3_combout ),
	.datae(!\inst|WideOr3~0_combout ),
	.dataf(!\inst|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~4_combout ),
=======
defparam \inst|Selector27~4 .extended_lut = "off";
defparam \inst|Selector27~4 .lut_mask = 64'h0055005500550055;
defparam \inst|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N36
cyclonev_lcell_comb \inst|Selector27~5 (
// Equation(s):
// \inst|Selector27~5_combout  = ( \inst|state.ex_loadi~q  & ( ((\inst|AC [0] & \inst|state.ex_or~q )) # (\inst|IR [0]) ) ) # ( !\inst|state.ex_loadi~q  & ( (\inst|AC [0] & \inst|state.ex_or~q ) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|state.ex_or~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_loadi~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~5_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector22~4 .extended_lut = "off";
defparam \inst|Selector22~4 .lut_mask = 64'hFF57FF57FFFFFF57;
defparam \inst|Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N50
dffeas \inst|AC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[5] .is_wysiwyg = "true";
defparam \inst|AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = ( !\inst|AC [6] & ( !\inst|AC [9] & ( (!\inst|AC [5] & (!\inst|AC [4] & (!\inst|AC [8] & !\inst|AC [7]))) ) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|AC [4]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|AC [7]),
	.datae(!\inst|AC [6]),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~2_combout ),
=======
defparam \inst|Selector27~5 .extended_lut = "off";
defparam \inst|Selector27~5 .lut_mask = 64'h0505373705053737;
defparam \inst|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N18
cyclonev_lcell_comb \inst|Selector27~6 (
// Equation(s):
// \inst|Selector27~6_combout  = ( !\inst|Selector27~5_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|AC [0] & (((!\inst|altsyncram_component|auto_generated|q_a [0])))) # (\inst|AC [0] & (\inst|WideOr3~1_combout  & (!\inst|state.ex_and~q  & 
// \inst|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( !\inst|Selector27~5_combout  & ( !\inst|state.ex_xor~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # ((\inst|WideOr3~1_combout  & ((!\inst|AC [0]) # (!\inst|state.ex_and~q )))) ) 
// ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst|Selector27~5_combout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~6 .extended_lut = "off";
defparam \inst|Selector27~6 .lut_mask = 64'hFF320000AA100000;
defparam \inst|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N6
cyclonev_lcell_comb \inst|Selector27~7 (
// Equation(s):
// \inst|Selector27~7_combout  = ( \inst|Selector27~4_combout  & ( \inst|Selector27~6_combout  ) ) # ( !\inst|Selector27~4_combout  & ( \inst|Selector27~6_combout  & ( (((!\inst|WideOr3~0_combout  & \inst|Add1~1_sumout )) # (\inst|Selector27~0_combout )) # 
// (\inst|Selector27~2_combout ) ) ) ) # ( \inst|Selector27~4_combout  & ( !\inst|Selector27~6_combout  ) ) # ( !\inst|Selector27~4_combout  & ( !\inst|Selector27~6_combout  ) )

	.dataa(!\inst|Selector27~2_combout ),
	.datab(!\inst|Selector27~0_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Add1~1_sumout ),
	.datae(!\inst|Selector27~4_combout ),
	.dataf(!\inst|Selector27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~7_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Equal0~2 .extended_lut = "off";
defparam \inst|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N18
cyclonev_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = ( !\inst|AC [14] & ( !\inst|AC [12] & ( (!\inst|AC [15] & (!\inst|AC [10] & (!\inst|AC [13] & !\inst|AC [11]))) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|AC [10]),
	.datac(!\inst|AC [13]),
	.datad(!\inst|AC [11]),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~1 .extended_lut = "off";
defparam \inst|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \inst|state~51 (
// Equation(s):
// \inst|state~51_combout  = ( \inst|state~37_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~51_combout ),
=======
defparam \inst|Selector27~7 .extended_lut = "off";
defparam \inst|Selector27~7 .lut_mask = 64'hFFFFFFFF77F7FFFF;
defparam \inst|Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N8
dffeas \inst|AC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector27~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[0] .is_wysiwyg = "true";
defparam \inst|AC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N38
dffeas \inst|PC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0] .is_wysiwyg = "true";
defparam \inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N6
cyclonev_lcell_comb \inst|next_mem_addr[0]~0 (
// Equation(s):
// \inst|next_mem_addr[0]~0_combout  = ( \inst|WideNor0~combout  & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|IR [0])) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|PC [0]))) ) ) # ( !\inst|WideNor0~combout  & ( (!\inst|state.fetch~DUPLICATE_q  & 
// (\inst|altsyncram_component|auto_generated|q_a [0])) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|PC [0]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|IR [0]),
	.datad(!\inst|PC [0]),
	.datae(gnd),
	.dataf(!\inst|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[0]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~51 .extended_lut = "off";
defparam \inst|state~51 .lut_mask = 64'h0000000044444444;
defparam \inst|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N44
dffeas \inst|state.ex_jpos (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~51_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jpos .is_wysiwyg = "true";
defparam \inst|state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ( !\inst|AC [3] & ( (!\inst|AC [1] & (!\inst|AC [2] & !\inst|AC [0])) ) )

	.dataa(!\inst|AC [1]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|AC [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~0_combout ),
=======
defparam \inst|next_mem_addr[0]~0 .extended_lut = "off";
defparam \inst|next_mem_addr[0]~0 .lut_mask = 64'h447744770C3F0C3F;
defparam \inst|next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N42
cyclonev_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = ( \inst|state.ex_loadi~q  & ( ((\inst|state.ex_or~q  & \inst|AC [1])) # (\inst|IR [1]) ) ) # ( !\inst|state.ex_loadi~q  & ( (\inst|state.ex_or~q  & \inst|AC [1]) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|AC [1]),
	.datad(!\inst|IR [1]),
	.datae(!\inst|state.ex_loadi~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Equal0~0 .extended_lut = "off";
defparam \inst|Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \inst|PC[10]~0 (
// Equation(s):
// \inst|PC[10]~0_combout  = ( \inst|Equal0~0_combout  & ( \inst|AC [15] & ( (!\inst|state.ex_jpos~q  & ((!\inst|state.ex_jzero~q ) # ((\inst|Equal0~2_combout  & \inst|Equal0~1_combout )))) ) ) ) # ( !\inst|Equal0~0_combout  & ( \inst|AC [15] & ( 
// (!\inst|state.ex_jzero~q  & !\inst|state.ex_jpos~q ) ) ) ) # ( \inst|Equal0~0_combout  & ( !\inst|AC [15] & ( (!\inst|Equal0~2_combout  & (((\inst|state.ex_jpos~q )))) # (\inst|Equal0~2_combout  & ((!\inst|Equal0~1_combout  & ((\inst|state.ex_jpos~q ))) # 
// (\inst|Equal0~1_combout  & (\inst|state.ex_jzero~q  & !\inst|state.ex_jpos~q )))) ) ) ) # ( !\inst|Equal0~0_combout  & ( !\inst|AC [15] & ( \inst|state.ex_jpos~q  ) ) )

	.dataa(!\inst|state.ex_jzero~q ),
	.datab(!\inst|Equal0~2_combout ),
	.datac(!\inst|Equal0~1_combout ),
	.datad(!\inst|state.ex_jpos~q ),
	.datae(!\inst|Equal0~0_combout ),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[10]~0_combout ),
=======
defparam \inst|Selector26~1 .extended_lut = "off";
defparam \inst|Selector26~1 .lut_mask = 64'h030303FF030303FF;
defparam \inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N48
cyclonev_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = ( \inst|WideOr3~1_combout  & ( \inst|state.ex_and~q  & ( (!\inst|Selector26~1_combout  & ((!\inst|AC [1] & ((!\inst|altsyncram_component|auto_generated|q_a [1]) # (!\inst|state.ex_xor~q ))) # (\inst|AC [1] & 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & !\inst|state.ex_xor~q )))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|state.ex_and~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & (!\inst|Selector26~1_combout  & ((!\inst|AC [1]) # 
// (!\inst|state.ex_xor~q )))) ) ) ) # ( \inst|WideOr3~1_combout  & ( !\inst|state.ex_and~q  & ( (!\inst|Selector26~1_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [1] $ (\inst|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( 
// !\inst|WideOr3~1_combout  & ( !\inst|state.ex_and~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & (!\inst|Selector26~1_combout  & ((!\inst|AC [1]) # (!\inst|state.ex_xor~q )))) ) ) )

	.dataa(!\inst|AC [1]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|Selector26~1_combout ),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|state.ex_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC[10]~0 .extended_lut = "off";
defparam \inst|PC[10]~0 .lut_mask = 64'h00FF01FCAA00AB00;
defparam \inst|PC[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N9
cyclonev_lcell_comb \inst|state~53 (
// Equation(s):
// \inst|state~53_combout  = ( \inst|Selector30~1_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~53_combout ),
=======
defparam \inst|Selector26~2 .extended_lut = "off";
defparam \inst|Selector26~2 .lut_mask = 64'hC800F900C800E800;
defparam \inst|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N27
cyclonev_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = ( \inst|shifter|auto_generated|sbit_w[49]~24_combout  & ( (\inst|Selector26~2_combout  & !\inst|Selector27~3_combout ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[49]~24_combout  & ( \inst|Selector26~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector26~2_combout ),
	.datad(!\inst|Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[49]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~53 .extended_lut = "off";
defparam \inst|state~53 .lut_mask = 64'h0000000044444444;
defparam \inst|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N10
dffeas \inst|state.ex_jump (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~53_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jump .is_wysiwyg = "true";
defparam \inst|state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \inst|state~49 (
// Equation(s):
// \inst|state~49_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|state~41_combout ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\inst|state~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~49 .extended_lut = "off";
defparam \inst|state~49 .lut_mask = 64'h0505050500000000;
defparam \inst|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N50
dffeas \inst|state.ex_jneg (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state~49_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jneg .is_wysiwyg = "true";
defparam \inst|state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N54
cyclonev_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = ( !\inst|state.ex_jneg~q  & ( (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jzero~q  & !\inst|state.ex_jump~q )) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_jpos~q ),
	.datac(!\inst|state.ex_jzero~q ),
	.datad(!\inst|state.ex_jump~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_jneg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~0_combout ),
=======
defparam \inst|Selector26~3 .extended_lut = "off";
defparam \inst|Selector26~3 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \inst|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N15
cyclonev_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = ( \inst|Selector27~1_combout  & ( \inst|shifter|auto_generated|sbit_w[57]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|Selector27~1_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[57]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|WideOr2~0 .extended_lut = "off";
defparam \inst|WideOr2~0 .lut_mask = 64'hC000C00000000000;
defparam \inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N45
cyclonev_lcell_comb \inst|WideOr2~1 (
// Equation(s):
// \inst|WideOr2~1_combout  = ( \inst|state.init~q  & ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|state.ex_return~q  & (\inst|WideOr2~0_combout  & !\inst|state.ex_call~q ))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|WideOr2~0_combout ),
	.datad(!\inst|state.ex_call~q ),
	.datae(gnd),
	.dataf(!\inst|state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~1 .extended_lut = "off";
defparam \inst|WideOr2~1 .lut_mask = 64'h0000000008000800;
defparam \inst|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N57
cyclonev_lcell_comb \inst|PC[10]~1 (
// Equation(s):
// \inst|PC[10]~1_combout  = ( \inst|AC [15] & ( \inst|state.ex_jpos~q  ) ) # ( !\inst|AC [15] & ( (\inst|Equal0~1_combout  & (\inst|state.ex_jpos~q  & (\inst|Equal0~2_combout  & \inst|Equal0~0_combout ))) ) )

	.dataa(!\inst|Equal0~1_combout ),
	.datab(!\inst|state.ex_jpos~q ),
	.datac(!\inst|Equal0~2_combout ),
	.datad(!\inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[10]~1_combout ),
=======
defparam \inst|Selector26~0 .extended_lut = "off";
defparam \inst|Selector26~0 .lut_mask = 64'h000000000000FFFF;
defparam \inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N2
dffeas \inst4|COUNT[1] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1] .is_wysiwyg = "true";
defparam \inst4|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N6
cyclonev_lcell_comb \inst4|IO_COUNT[1] (
// Equation(s):
// \inst4|IO_COUNT [1] = (!\inst3|TIMER_EN~combout  & ((\inst4|COUNT [1]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [1]))

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst4|IO_COUNT [1]),
	.datac(!\inst4|COUNT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [1]),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC[10]~1 .extended_lut = "off";
defparam \inst|PC[10]~1 .lut_mask = 64'h0001000133333333;
defparam \inst|PC[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N48
cyclonev_lcell_comb \inst|PC[0]~2 (
// Equation(s):
// \inst|PC[0]~2_combout  = ( \inst|state.ex_jneg~q  & ( \inst|state.ex_jzero~q  & ( (\inst|PC[10]~0_combout  & (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (!\inst|WideOr2~1_combout  & !\inst|PC[10]~1_combout ))) ) ) ) # ( !\inst|state.ex_jneg~q  & 
// ( \inst|state.ex_jzero~q  & ( (\inst|PC[10]~0_combout  & (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (!\inst|WideOr2~1_combout  & !\inst|PC[10]~1_combout ))) ) ) ) # ( \inst|state.ex_jneg~q  & ( !\inst|state.ex_jzero~q  & ( 
// (\inst|PC[10]~0_combout  & (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (!\inst|WideOr2~1_combout  & !\inst|PC[10]~1_combout ))) ) ) ) # ( !\inst|state.ex_jneg~q  & ( !\inst|state.ex_jzero~q  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] 
// & (!\inst|WideOr2~1_combout  & !\inst|PC[10]~1_combout )) ) ) )

	.dataa(!\inst|PC[10]~0_combout ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(!\inst|WideOr2~1_combout ),
	.datad(!\inst|PC[10]~1_combout ),
	.datae(!\inst|state.ex_jneg~q ),
	.dataf(!\inst|state.ex_jzero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~2_combout ),
=======
defparam \inst4|IO_COUNT[1] .extended_lut = "off";
defparam \inst4|IO_COUNT[1] .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst4|IO_COUNT[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y24_N56
dffeas \inst7|B_DI[1] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[1] .is_wysiwyg = "true";
defparam \inst7|B_DI[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N9
cyclonev_lcell_comb \IO_DATA[1]~1 (
// Equation(s):
// \IO_DATA[1]~1_combout  = ( \inst7|B_DI [1] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst4|IO_COUNT [1])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [1])))) ) ) # ( !\inst7|B_DI [1] & ( (!\inst|IO_WRITE_int~q  & 
// (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [1]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [1])))) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst4|IO_COUNT [1]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst7|B_DI [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~1 .extended_lut = "off";
defparam \IO_DATA[1]~1 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \IO_DATA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N12
cyclonev_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = ( \inst|state.ex_in2~q  & ( \IO_DATA[1]~1_combout  ) ) # ( !\inst|state.ex_in2~q  & ( \IO_DATA[1]~1_combout  & ( (!\inst|Selector26~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~5_sumout )) # 
// (\inst|Selector26~0_combout )) ) ) ) # ( \inst|state.ex_in2~q  & ( !\IO_DATA[1]~1_combout  & ( (!\inst|Selector26~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~5_sumout )) # (\inst|Selector26~0_combout )) ) ) ) # ( !\inst|state.ex_in2~q  & ( 
// !\IO_DATA[1]~1_combout  & ( (!\inst|Selector26~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~5_sumout )) # (\inst|Selector26~0_combout )) ) ) )

	.dataa(!\inst|Selector26~3_combout ),
	.datab(!\inst|Selector26~0_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Add1~5_sumout ),
	.datae(!\inst|state.ex_in2~q ),
	.dataf(!\IO_DATA[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC[0]~2 .extended_lut = "off";
defparam \inst|PC[0]~2 .lut_mask = 64'h3000100010001000;
defparam \inst|PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N59
dffeas \inst|PC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~1_combout ),
=======
defparam \inst|Selector26~4 .extended_lut = "off";
defparam \inst|Selector26~4 .lut_mask = 64'hBBFBBBFBBBFBFFFF;
defparam \inst|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N14
dffeas \inst|AC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector26~4_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1] .is_wysiwyg = "true";
defparam \inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \inst|PC_stack[9][0]~feeder (
// Equation(s):
// \inst|PC_stack[9][0]~feeder_combout  = ( \inst|PC_stack[8][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][0]~feeder_combout ),
=======
	.q(\inst|AC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[1] .is_wysiwyg = "true";
defparam \inst|AC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N12
cyclonev_lcell_comb \inst|Selector30~0 (
// Equation(s):
// \inst|Selector30~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13])

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~0 .extended_lut = "off";
defparam \inst|Selector30~0 .lut_mask = 64'h8888888888888888;
defparam \inst|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N30
cyclonev_lcell_comb \inst|state~46 (
// Equation(s):
// \inst|state~46_combout  = ( \inst|state~41_combout  & ( \inst|Selector30~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst|Selector30~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~46_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[9][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N40
dffeas \inst|PC_stack[9][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][0]~feeder_combout ),
=======
defparam \inst|state~46 .extended_lut = "off";
defparam \inst|state~46 .lut_mask = 64'h0000000033333333;
defparam \inst|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N31
dffeas \inst|state.ex_store (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~46_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst|PC_stack[9][0]~1_combout ),
=======
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store .is_wysiwyg = "true";
defparam \inst|state.ex_store .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N10
dffeas \inst|state.ex_store2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_store~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \inst|PC_stack[8][0]~feeder (
// Equation(s):
// \inst|PC_stack[8][0]~feeder_combout  = ( \inst|PC_stack[9][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][0]~q ),
=======
// Location: LABCELL_X55_Y25_N24
cyclonev_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = ( \inst|MW~q  & ( \inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( \inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # (\inst|state.ex_istore~q ) ) ) ) # ( 
// \inst|MW~q  & ( !\inst|state.ex_istore2~q  & ( (((!\inst|state.ex_store2~q  & \inst|state.init~q )) # (\inst|state.ex_store~q )) # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( !\inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # 
// (\inst|state.ex_istore~q ) ) ) )

	.dataa(!\inst|state.ex_store2~q ),
	.datab(!\inst|state.ex_istore~q ),
	.datac(!\inst|state.ex_store~q ),
	.datad(!\inst|state.init~q ),
	.datae(!\inst|MW~q ),
	.dataf(!\inst|state.ex_istore2~q ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \inst|PC_stack[8][0] (
=======
defparam \inst|Selector0~0 .extended_lut = "off";
defparam \inst|Selector0~0 .lut_mask = 64'h3F3F3FBF3F3F3F3F;
defparam \inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N26
dffeas \inst|MW (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N39
cyclonev_lcell_comb \inst|PC_stack[7][0]~feeder (
// Equation(s):
// \inst|PC_stack[7][0]~feeder_combout  = \inst|PC_stack[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N41
dffeas \inst|PC_stack[7][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][0]~feeder_combout ),
	.asdata(\inst|PC_stack[6][0]~q ),
=======
// Location: FF_X51_Y23_N35
dffeas \inst|IR[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [10]),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \inst|PC_stack[6][0]~feeder (
// Equation(s):
// \inst|PC_stack[6][0]~feeder_combout  = \inst|PC_stack[7][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][0]~feeder_combout ),
=======
	.q(\inst|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[10] .is_wysiwyg = "true";
defparam \inst|IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N36
cyclonev_lcell_comb \inst11~0 (
// Equation(s):
// \inst11~0_combout  = ( !\inst|IR [8] & ( (!\inst|IR [10] & (!\inst|IR [3] & (!\inst|IR [9] & !\inst|IR [6]))) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|IR [9]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|IR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11~0 .extended_lut = "off";
defparam \inst11~0 .lut_mask = 64'h8000800000000000;
defparam \inst11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N54
cyclonev_lcell_comb \inst3|Equal7~0 (
// Equation(s):
// \inst3|Equal7~0_combout  = ( \inst|IR [7] & ( (\inst|IR [5] & \inst|IR [4]) ) )

	.dataa(!\inst|IR [5]),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Equal7~0 .extended_lut = "off";
defparam \inst3|Equal7~0 .lut_mask = 64'h0000000005050505;
defparam \inst3|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N45
cyclonev_lcell_comb \inst3|BIT24_R~0 (
// Equation(s):
// \inst3|BIT24_R~0_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|IR [2] & \inst|IR [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BIT24_R~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N31
dffeas \inst|PC_stack[6][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][0]~feeder_combout ),
	.asdata(\inst|PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \inst|PC_stack[5][0]~feeder (
// Equation(s):
// \inst|PC_stack[5][0]~feeder_combout  = ( \inst|PC_stack[6][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][0]~feeder_combout ),
=======
defparam \inst3|BIT24_R~0 .extended_lut = "off";
defparam \inst3|BIT24_R~0 .lut_mask = 64'h0000000000F000F0;
defparam \inst3|BIT24_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N48
cyclonev_lcell_comb \inst3|BIT24_R (
// Equation(s):
// \inst3|BIT24_R~combout  = ( \inst3|BIT24_R~0_combout  & ( (\inst11~0_combout  & (\inst3|Equal7~0_combout  & \inst|IR [1])) ) )

	.dataa(gnd),
	.datab(!\inst11~0_combout ),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst3|BIT24_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BIT24_R~combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[5][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N38
dffeas \inst|PC_stack[5][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][0]~feeder_combout ),
	.asdata(\inst|PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \inst|PC_stack[4][0]~feeder (
// Equation(s):
// \inst|PC_stack[4][0]~feeder_combout  = \inst|PC_stack[5][0]~q 

	.dataa(!\inst|PC_stack[5][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][0]~feeder_combout ),
=======
defparam \inst3|BIT24_R .extended_lut = "off";
defparam \inst3|BIT24_R .lut_mask = 64'h0000000000030003;
defparam \inst3|BIT24_R .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N6
cyclonev_lcell_comb \inst12~1 (
// Equation(s):
// \inst12~1_combout  = ( !\inst|IR [1] & ( (\inst|IO_CYCLE~q  & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IO_CYCLE~q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12~1 .extended_lut = "off";
defparam \inst12~1 .lut_mask = 64'h000F000F00000000;
defparam \inst12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N6
cyclonev_lcell_comb \inst13|Selector0~3 (
// Equation(s):
// \inst13|Selector0~3_combout  = ( \inst13|wstate.W24_G~q  & ( \inst12~1_combout  & ( (\inst3|Equal7~0_combout  & (\inst|IR [2] & (!\inst|IR [0] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst3|Equal7~0_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [0]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst13|wstate.W24_G~q ),
	.dataf(!\inst12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector0~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[4][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N34
dffeas \inst|PC_stack[4][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][0]~feeder_combout ),
	.asdata(\inst|PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N6
cyclonev_lcell_comb \inst|PC_stack[3][0]~feeder (
// Equation(s):
// \inst|PC_stack[3][0]~feeder_combout  = \inst|PC_stack[4][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][0]~feeder_combout ),
=======
defparam \inst13|Selector0~3 .extended_lut = "off";
defparam \inst13|Selector0~3 .lut_mask = 64'h0000000000000010;
defparam \inst13|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N54
cyclonev_lcell_comb \inst13|process_1~4 (
// Equation(s):
// \inst13|process_1~4_combout  = ( \inst|IR [2] & ( \inst12~1_combout  & ( (\inst3|Equal7~0_combout  & (\inst|IR [0] & \inst11~0_combout )) ) ) )

	.dataa(!\inst3|Equal7~0_combout ),
	.datab(gnd),
	.datac(!\inst|IR [0]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|process_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|process_1~4 .extended_lut = "off";
defparam \inst13|process_1~4 .lut_mask = 64'h0000000000000005;
defparam \inst13|process_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N15
cyclonev_lcell_comb \inst13|Selector19~0 (
// Equation(s):
// \inst13|Selector19~0_combout  = ( \inst13|process_1~4_combout  & ( (!\inst13|wstate.storing~q  & \inst13|Selector0~3_combout ) ) ) # ( !\inst13|process_1~4_combout  & ( (!\inst13|wstate.storing~q  & ((\inst13|wstate.W24_B~q ) # 
// (\inst13|Selector0~3_combout ))) ) )

	.dataa(!\inst13|wstate.storing~q ),
	.datab(gnd),
	.datac(!\inst13|Selector0~3_combout ),
	.datad(!\inst13|wstate.W24_B~q ),
	.datae(gnd),
	.dataf(!\inst13|process_1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector19~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N7
dffeas \inst|PC_stack[3][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][0]~feeder_combout ),
	.asdata(\inst|PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N9
cyclonev_lcell_comb \inst|PC_stack[2][0]~feeder (
// Equation(s):
// \inst|PC_stack[2][0]~feeder_combout  = \inst|PC_stack[3][0]~q 

	.dataa(!\inst|PC_stack[3][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][0]~feeder_combout ),
=======
defparam \inst13|Selector19~0 .extended_lut = "off";
defparam \inst13|Selector19~0 .lut_mask = 64'h0AAA0AAA0A0A0A0A;
defparam \inst13|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N17
dffeas \inst13|wstate.W24_B (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|wstate.W24_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|wstate.W24_B .is_wysiwyg = "true";
defparam \inst13|wstate.W24_B .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N12
cyclonev_lcell_comb \inst13|ram_write_buffer[3]~3 (
// Equation(s):
// \inst13|ram_write_buffer[3]~3_combout  = ( \inst13|wstate.W24_B~q  & ( \inst12~1_combout  & ( (\inst|IR [0] & (\inst3|Equal7~0_combout  & (\inst11~0_combout  & \inst|IR [2]))) ) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst3|Equal7~0_combout ),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst13|wstate.W24_B~q ),
	.dataf(!\inst12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[3]~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N11
dffeas \inst|PC_stack[2][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][0]~feeder_combout ),
	.asdata(\inst|PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N27
cyclonev_lcell_comb \inst|PC_stack[1][0]~feeder (
=======
defparam \inst13|ram_write_buffer[3]~3 .extended_lut = "off";
defparam \inst13|ram_write_buffer[3]~3 .lut_mask = 64'h0000000000000001;
defparam \inst13|ram_write_buffer[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N30
cyclonev_lcell_comb \inst13|Add9~1 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[1][0]~feeder_combout  = \inst|PC_stack[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y20_N29
dffeas \inst|PC_stack[1][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][0]~feeder_combout ),
	.asdata(\inst|PC_stack[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N36
cyclonev_lcell_comb \inst|PC_stack[0][0]~feeder (
// Equation(s):
// \inst|PC_stack[0][0]~feeder_combout  = \inst|PC_stack[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~feeder_combout ),
=======
// Location: MLABCELL_X52_Y24_N51
cyclonev_lcell_comb \IO_DATA[0]~0 (
// Equation(s):
// \IO_DATA[0]~0_combout  = ( \inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (((\inst3|TIMER_EN~combout )) # (\inst7|B_DI [0]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [0])))) ) ) # ( !\inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [0] & 
// (!\inst3|TIMER_EN~combout ))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [0])))) ) )

	.dataa(!\inst7|B_DI [0]),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|AC [0]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~0 .extended_lut = "off";
defparam \IO_DATA[0]~0 .lut_mask = 64'h440F440F770F770F;
defparam \IO_DATA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N3
cyclonev_lcell_comb \inst13|process_1~3 (
// Equation(s):
// \inst13|process_1~3_combout  = ( \inst12~1_combout  & ( (\inst11~0_combout  & (!\inst|IR [0] & (\inst3|Equal7~0_combout  & !\inst|IR [2]))) ) )

	.dataa(!\inst11~0_combout ),
	.datab(!\inst|IR [0]),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|process_1~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N38
dffeas \inst|PC_stack[0][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][0]~feeder_combout ),
	.asdata(\inst|PC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N0
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add0~2  = CARRY(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|PC [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N3
cyclonev_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = ( \inst|IR [0] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~q  & !\inst|state.decode~q ))) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) # ( !\inst|IR [0] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|state.decode~q ) # (\inst|state.ex_istore2~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~q ),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~0_combout ),
=======
defparam \inst13|process_1~3 .extended_lut = "off";
defparam \inst13|process_1~3 .lut_mask = 64'h0000000004000400;
defparam \inst13|process_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N9
cyclonev_lcell_comb \inst3|RUN_PXL (
// Equation(s):
// \inst3|RUN_PXL~combout  = ( \inst|IR [1] & ( \inst|IO_CYCLE~q  & ( (\inst3|Equal7~0_combout  & (\inst|IR [2] & (\inst11~0_combout  & !\inst|IR [0]))) ) ) )

	.dataa(!\inst3|Equal7~0_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [0]),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|RUN_PXL~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|RUN_PXL .extended_lut = "off";
defparam \inst3|RUN_PXL .lut_mask = 64'h0000000000000100;
defparam \inst3|RUN_PXL .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N3
cyclonev_lcell_comb \inst3|Equal7~2 (
// Equation(s):
// \inst3|Equal7~2_combout  = ( \inst11~0_combout  & ( (\inst3|Equal7~0_combout  & \inst|IR [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Equal7~2 .extended_lut = "off";
defparam \inst3|Equal7~2 .lut_mask = 64'h00000000000F000F;
defparam \inst3|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N42
cyclonev_lcell_comb \inst13|istate~0 (
// Equation(s):
// \inst13|istate~0_combout  = ( \inst|IR [2] & ( (\inst|IO_CYCLE~q  & (\inst3|Equal7~2_combout  & \inst|IR [0])) ) ) # ( !\inst|IR [2] & ( (\inst|IO_CYCLE~q  & (\inst3|Equal7~2_combout  & !\inst|IR [0])) ) )

	.dataa(gnd),
	.datab(!\inst|IO_CYCLE~q ),
	.datac(!\inst3|Equal7~2_combout ),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|istate~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector11~0 .extended_lut = "off";
defparam \inst|Selector11~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N36
cyclonev_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = ( \inst|Selector11~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # ((\inst|Add0~1_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) ) # ( !\inst|Selector11~0_combout  
// & ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~1_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][0]~q ),
	.datad(!\inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~1_combout ),
=======
defparam \inst13|istate~0 .extended_lut = "off";
defparam \inst13|istate~0 .lut_mask = 64'h0300030000030003;
defparam \inst13|istate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N54
cyclonev_lcell_comb \inst13|istate~3 (
// Equation(s):
// \inst13|istate~3_combout  = ( \inst13|istate~0_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & !\inst13|process_1~3_combout ) ) ) # ( !\inst13|istate~0_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & 
// (!\inst13|process_1~3_combout  & \inst3|RUN_PXL~combout )) ) )

	.dataa(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datab(!\inst13|process_1~3_combout ),
	.datac(gnd),
	.datad(!\inst3|RUN_PXL~combout ),
	.datae(gnd),
	.dataf(!\inst13|istate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|istate~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector11~1 .extended_lut = "off";
defparam \inst|Selector11~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N37
dffeas \inst|PC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0] .is_wysiwyg = "true";
defparam \inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N3
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~6  = CARRY(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [1]),
=======
defparam \inst13|istate~3 .extended_lut = "off";
defparam \inst13|istate~3 .lut_mask = 64'h0044004444444444;
defparam \inst13|istate~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \inst13|timer~2 (
// Equation(s):
// \inst13|timer~2_combout  = (!\inst13|Equal8~1_combout  & \inst13|Add6~9_sumout )

	.dataa(gnd),
	.datab(!\inst13|Equal8~1_combout ),
	.datac(!\inst13|Add6~9_sumout ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N6
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|PC[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|PC[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst|PC[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N9
cyclonev_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = ( \inst|IR [2] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~q  & !\inst|state.decode~q ))) # (\inst|altsyncram_component|auto_generated|q_a [2]) ) ) # ( !\inst|IR [2] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|state.decode~q ) # (\inst|state.ex_istore2~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
=======
	.combout(\inst13|timer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|timer~2 .extended_lut = "off";
defparam \inst13|timer~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \inst13|timer~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N6
cyclonev_lcell_comb \inst13|timer[6]~0 (
// Equation(s):
// \inst13|timer[6]~0_combout  = ( \inst3|RUN_PXL~combout  & ( (!\inst13|process_1~3_combout  & (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & !\inst13|istate~q )) ) )

	.dataa(gnd),
	.datab(!\inst13|process_1~3_combout ),
	.datac(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(!\inst13|istate~q ),
	.datae(gnd),
	.dataf(!\inst3|RUN_PXL~combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector9~0 .extended_lut = "off";
defparam \inst|Selector9~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N28
dffeas \inst|PC_stack[9][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][2]~q ),
=======
defparam \inst13|timer[6]~0 .extended_lut = "off";
defparam \inst13|timer[6]~0 .lut_mask = 64'h000000000C000C00;
defparam \inst13|timer[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N37
dffeas \inst13|timer[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|timer~2_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst|PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \inst|PC_stack[8][2]~feeder (
=======
	.q(\inst13|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|timer[6] .is_wysiwyg = "true";
defparam \inst13|timer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N0
cyclonev_lcell_comb \inst13|Add6~13 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[8][2]~feeder_combout  = ( \inst|PC_stack[9][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y24_N25
dffeas \inst|PC_stack[8][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][2]~feeder_combout ),
	.asdata(\inst|PC_stack[7][2]~q ),
=======
// Location: FF_X47_Y24_N2
dffeas \inst13|timer[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add6~13_sumout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \inst|PC_stack[7][2]~feeder (
=======
// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \inst13|Add6~17 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[7][2]~feeder_combout  = \inst|PC_stack[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y24_N5
dffeas \inst|PC_stack[7][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][2]~feeder_combout ),
	.asdata(\inst|PC_stack[6][2]~q ),
=======
// Location: FF_X47_Y24_N5
dffeas \inst13|timer[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add6~17_sumout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \inst|PC_stack[6][2]~feeder (
=======
// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \inst13|Add6~21 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[6][2]~feeder_combout  = \inst|PC_stack[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|PC_stack[7][2]~q ),
=======
	.datac(!\inst13|timer [2]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
=======
	.cin(\inst13|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add6~21_sumout ),
	.cout(\inst13|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add6~21 .extended_lut = "off";
defparam \inst13|Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst13|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \inst13|timer~3 (
// Equation(s):
// \inst13|timer~3_combout  = ( !\inst13|Equal8~1_combout  & ( \inst13|Add6~21_sumout  ) )

	.dataa(gnd),
	.datab(!\inst13|Add6~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst13|Equal8~1_combout ),
	.dataf(gnd),
	.datag(gnd),
>>>>>>> Stashed changes
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[6][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N2
dffeas \inst|PC_stack[6][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][2]~feeder_combout ),
	.asdata(\inst|PC_stack[5][2]~q ),
=======
defparam \inst13|timer~3 .extended_lut = "off";
defparam \inst13|timer~3 .lut_mask = 64'h3333000033330000;
defparam \inst13|timer~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N56
dffeas \inst13|timer[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|timer~3_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \inst|PC_stack[5][2]~feeder (
=======
// Location: MLABCELL_X47_Y24_N9
cyclonev_lcell_comb \inst13|Add6~25 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[5][2]~feeder_combout  = \inst|PC_stack[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y24_N50
dffeas \inst|PC_stack[5][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][2]~feeder_combout ),
	.asdata(\inst|PC_stack[4][2]~q ),
=======
// Location: FF_X47_Y24_N11
dffeas \inst13|timer[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add6~25_sumout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \inst|PC_stack[4][2]~feeder (
=======
// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \inst13|Add6~1 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[4][2]~feeder_combout  = \inst|PC_stack[5][2]~q 

	.dataa(!\inst|PC_stack[5][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N53
dffeas \inst|PC_stack[4][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][2]~feeder_combout ),
	.asdata(\inst|PC_stack[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \inst|PC_stack[3][2]~feeder (
// Equation(s):
// \inst|PC_stack[3][2]~feeder_combout  = \inst|PC_stack[4][2]~q 

	.dataa(!\inst|PC_stack[4][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N28
dffeas \inst|PC_stack[3][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][2]~feeder_combout ),
	.asdata(\inst|PC_stack[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N6
cyclonev_lcell_comb \inst|PC_stack[2][2]~feeder (
// Equation(s):
// \inst|PC_stack[2][2]~feeder_combout  = ( \inst|PC_stack[3][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][2]~q ),
=======
// Location: FF_X47_Y24_N14
dffeas \inst13|timer[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|timer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|timer[4] .is_wysiwyg = "true";
defparam \inst13|timer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N15
cyclonev_lcell_comb \inst13|Add6~5 (
// Equation(s):
// \inst13|Add6~5_sumout  = SUM(( \inst13|timer [5] ) + ( GND ) + ( \inst13|Add6~2  ))
// \inst13|Add6~6  = CARRY(( \inst13|timer [5] ) + ( GND ) + ( \inst13|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|timer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add6~5_sumout ),
	.cout(\inst13|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add6~5 .extended_lut = "off";
defparam \inst13|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst13|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \inst13|timer~1 (
// Equation(s):
// \inst13|timer~1_combout  = (!\inst13|Equal8~1_combout  & \inst13|Add6~5_sumout )

	.dataa(gnd),
	.datab(!\inst13|Equal8~1_combout ),
	.datac(!\inst13|Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N7
dffeas \inst|PC_stack[2][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][2]~feeder_combout ),
	.asdata(\inst|PC_stack[1][2]~q ),
=======
defparam \inst13|timer~1 .extended_lut = "off";
defparam \inst13|timer~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \inst13|timer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N41
dffeas \inst13|timer[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|timer~1_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X53_Y22_N9
cyclonev_lcell_comb \inst|PC_stack[1][2]~feeder (
=======
// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \inst13|Add6~9 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[1][2]~feeder_combout  = \inst|PC_stack[2][2]~q 

<<<<<<< Updated upstream
	.dataa(!\inst|PC_stack[2][2]~q ),
	.datab(gnd),
=======
	.dataa(gnd),
	.datab(!\inst13|timer [6]),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
=======
	.cin(\inst13|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add6~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add6~9 .extended_lut = "off";
defparam \inst13|Add6~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst13|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \inst13|Equal8~0 (
// Equation(s):
// \inst13|Equal8~0_combout  = ( \inst13|Add6~21_sumout  & ( (!\inst13|Add6~25_sumout  & (!\inst13|Add6~13_sumout  & !\inst13|Add6~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\inst13|Add6~25_sumout ),
	.datac(!\inst13|Add6~13_sumout ),
	.datad(!\inst13|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\inst13|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Equal8~0 .extended_lut = "off";
defparam \inst13|Equal8~0 .lut_mask = 64'h00000000C000C000;
defparam \inst13|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N45
cyclonev_lcell_comb \inst13|Equal8~1 (
// Equation(s):
// \inst13|Equal8~1_combout  = ( \inst13|Add6~5_sumout  & ( (\inst13|Add6~9_sumout  & (!\inst13|Add6~1_sumout  & \inst13|Equal8~0_combout )) ) )

	.dataa(!\inst13|Add6~9_sumout ),
	.datab(gnd),
	.datac(!\inst13|Add6~1_sumout ),
	.datad(!\inst13|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\inst13|Add6~5_sumout ),
	.datag(gnd),
>>>>>>> Stashed changes
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N40
dffeas \inst|PC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2] .is_wysiwyg = "true";
defparam \inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N5
dffeas \inst|PC_stack[0][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
=======
defparam \inst13|Equal8~1 .extended_lut = "off";
defparam \inst13|Equal8~1 .lut_mask = 64'h0000000000500050;
defparam \inst13|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N57
cyclonev_lcell_comb \inst13|istate~2 (
// Equation(s):
// \inst13|istate~2_combout  = ( \inst13|timer[6]~0_combout  & ( \inst13|Equal8~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|Equal8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|timer[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|istate~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|istate~2 .extended_lut = "off";
defparam \inst13|istate~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst13|istate~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N9
cyclonev_lcell_comb \inst13|LessThan3~1 (
// Equation(s):
// \inst13|LessThan3~1_combout  = ( \inst13|ram_write_addr [1] & ( \inst13|ram_write_addr [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|ram_write_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|ram_write_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|LessThan3~1 .extended_lut = "off";
defparam \inst13|LessThan3~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst13|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N21
cyclonev_lcell_comb \inst13|istate~1 (
// Equation(s):
// \inst13|istate~1_combout  = ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( (!\inst13|process_1~3_combout  & (\inst13|istate~0_combout  & !\inst13|istate~q )) ) )

	.dataa(gnd),
	.datab(!\inst13|process_1~3_combout ),
	.datac(!\inst13|istate~0_combout ),
	.datad(!\inst13|istate~q ),
	.datae(gnd),
	.dataf(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|istate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|istate~1 .extended_lut = "off";
defparam \inst13|istate~1 .lut_mask = 64'h000000000C000C00;
defparam \inst13|istate~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N0
cyclonev_lcell_comb \inst13|istate~4 (
// Equation(s):
// \inst13|istate~4_combout  = ( \inst13|istate~q  & ( \inst13|istate~1_combout  ) ) # ( !\inst13|istate~q  & ( \inst13|istate~1_combout  ) ) # ( \inst13|istate~q  & ( !\inst13|istate~1_combout  & ( (!\inst13|LessThan3~0_combout ) # 
// ((!\inst13|istate~3_combout ) # ((!\inst13|LessThan3~1_combout ) # (\inst13|istate~2_combout ))) ) ) ) # ( !\inst13|istate~q  & ( !\inst13|istate~1_combout  & ( \inst13|istate~2_combout  ) ) )

	.dataa(!\inst13|LessThan3~0_combout ),
	.datab(!\inst13|istate~3_combout ),
	.datac(!\inst13|istate~2_combout ),
	.datad(!\inst13|LessThan3~1_combout ),
	.datae(!\inst13|istate~q ),
	.dataf(!\inst13|istate~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|istate~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|istate~4 .extended_lut = "off";
defparam \inst13|istate~4 .lut_mask = 64'h0F0FFFEFFFFFFFFF;
defparam \inst13|istate~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N2
dffeas \inst13|istate (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|istate~4_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X53_Y22_N11
dffeas \inst|PC_stack[1][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][2]~feeder_combout ),
	.asdata(\inst|PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N3
cyclonev_lcell_comb \inst|PC_stack[0][2]~feeder (
// Equation(s):
// \inst|PC_stack[0][2]~feeder_combout  = \inst|PC_stack[1][2]~q 
=======
// Location: LABCELL_X50_Y26_N30
cyclonev_lcell_comb \inst13|Selector20~2 (
// Equation(s):
// \inst13|Selector20~2_combout  = ( \inst|IR [2] & ( \inst|IO_CYCLE~q  & ( (\inst|IR [1] & (\inst3|Equal7~0_combout  & \inst11~0_combout )) ) ) ) # ( !\inst|IR [2] & ( \inst|IO_CYCLE~q  & ( (\inst|IR [1] & (!\inst|IR [0] & (\inst3|Equal7~0_combout  & 
// \inst11~0_combout ))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [0]),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst11~0_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector20~2 .extended_lut = "off";
defparam \inst13|Selector20~2 .lut_mask = 64'h0000000000040005;
defparam \inst13|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N18
cyclonev_lcell_comb \inst13|ram_write_addr[6]~0 (
// Equation(s):
// \inst13|ram_write_addr[6]~0_combout  = ( \inst13|Selector20~2_combout  & ( !\inst13|istate~q  ) )
>>>>>>> Stashed changes

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][2]~feeder_combout ),
=======
	.dataf(!\inst13|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr[6]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N4
dffeas \inst|PC_stack[0][2]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N39
cyclonev_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = ( \inst|PC_stack[0][2]~DUPLICATE_q  & ( ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector9~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~9_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( 
// !\inst|PC_stack[0][2]~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector9~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~9_sumout )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~9_sumout ),
	.datad(!\inst|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~1_combout ),
=======
defparam \inst13|ram_write_addr[6]~0 .extended_lut = "off";
defparam \inst13|ram_write_addr[6]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst13|ram_write_addr[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N51
cyclonev_lcell_comb \inst13|ram_write_addr[6]~1 (
// Equation(s):
// \inst13|ram_write_addr[6]~1_combout  = ( \inst3|BIT24_R~0_combout  & ( (\inst13|wstate.storing~q  & ((!\inst3|Equal7~0_combout ) # ((!\inst11~0_combout ) # (!\inst|IR [1])))) ) ) # ( !\inst3|BIT24_R~0_combout  & ( \inst13|wstate.storing~q  ) )

	.dataa(!\inst3|Equal7~0_combout ),
	.datab(!\inst11~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst13|wstate.storing~q ),
	.datae(gnd),
	.dataf(!\inst3|BIT24_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_addr[6]~1 .extended_lut = "off";
defparam \inst13|ram_write_addr[6]~1 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \inst13|ram_write_addr[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N24
cyclonev_lcell_comb \inst13|ram_write_addr[6]~2 (
// Equation(s):
// \inst13|ram_write_addr[6]~2_combout  = ( \inst13|LessThan3~1_combout  & ( \inst13|process_1~3_combout  ) ) # ( !\inst13|LessThan3~1_combout  & ( \inst13|process_1~3_combout  ) ) # ( \inst13|LessThan3~1_combout  & ( !\inst13|process_1~3_combout  & ( 
// (!\inst13|Selector20~2_combout  & (\inst13|ram_write_addr[6]~1_combout )) # (\inst13|Selector20~2_combout  & (((!\inst13|istate~q ) # (!\inst13|LessThan3~0_combout )))) ) ) ) # ( !\inst13|LessThan3~1_combout  & ( !\inst13|process_1~3_combout  & ( 
// (\inst13|Selector20~2_combout ) # (\inst13|ram_write_addr[6]~1_combout ) ) ) )

	.dataa(!\inst13|ram_write_addr[6]~1_combout ),
	.datab(!\inst13|Selector20~2_combout ),
	.datac(!\inst13|istate~q ),
	.datad(!\inst13|LessThan3~0_combout ),
	.datae(!\inst13|LessThan3~1_combout ),
	.dataf(!\inst13|process_1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector9~1 .extended_lut = "off";
defparam \inst|Selector9~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N41
dffeas \inst|PC[2]~DUPLICATE (
=======
defparam \inst13|ram_write_addr[6]~2 .extended_lut = "off";
defparam \inst13|ram_write_addr[6]~2 .lut_mask = 64'h77777774FFFFFFFF;
defparam \inst13|ram_write_addr[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N32
dffeas \inst13|ram_write_addr[0] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y18_N9
cyclonev_lcell_comb \inst|Add0~13 (
=======
// Location: LABCELL_X56_Y24_N33
cyclonev_lcell_comb \inst13|Add9~5 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~14  = CARRY(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(!\inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
<<<<<<< Updated upstream
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \inst|PC_stack[9][3] (
=======
	.sumout(\inst13|Add9~5_sumout ),
	.cout(\inst13|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add9~5 .extended_lut = "off";
defparam \inst13|Add9~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N35
dffeas \inst13|ram_write_addr[1] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \inst|PC_stack[8][3]~feeder (
=======
// Location: LABCELL_X56_Y24_N36
cyclonev_lcell_comb \inst13|Add9~9 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[8][3]~feeder_combout  = ( \inst|PC_stack[9][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
<<<<<<< Updated upstream
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][3]~q ),
=======
	.datad(!\inst13|ram_write_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst13|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add9~9_sumout ),
	.cout(\inst13|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add9~9 .extended_lut = "off";
defparam \inst13|Add9~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N57
cyclonev_lcell_comb \IO_DATA[2]~2 (
// Equation(s):
// \IO_DATA[2]~2_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [2])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [2]))) ) ) # ( !\inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [2])) # 
// (\inst|IO_WRITE_int~q  & ((\inst|AC [2]))) ) )

	.dataa(!\inst4|IO_COUNT [2]),
	.datab(!\inst7|B_DI [2]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[8][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N55
dffeas \inst|PC_stack[8][3] (
=======
defparam \IO_DATA[2]~2 .extended_lut = "off";
defparam \IO_DATA[2]~2 .lut_mask = 64'h303F303F505F505F;
defparam \IO_DATA[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N38
dffeas \inst13|ram_write_addr[2] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][3]~feeder_combout ),
	.asdata(\inst|PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \inst|PC_stack[7][3]~feeder (
=======
// Location: LABCELL_X56_Y24_N39
cyclonev_lcell_comb \inst13|Add9~13 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[7][3]~feeder_combout  = \inst|PC_stack[8][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N8
dffeas \inst|PC_stack[7][3] (
=======
	.cin(\inst13|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add9~13_sumout ),
	.cout(\inst13|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add9~13 .extended_lut = "off";
defparam \inst13|Add9~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N41
dffeas \inst13|ram_write_addr[3] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][3]~feeder_combout ),
	.asdata(\inst|PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \inst|PC_stack[6][3]~feeder (
=======
// Location: LABCELL_X56_Y24_N42
cyclonev_lcell_comb \inst13|Add9~17 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[6][3]~feeder_combout  = \inst|PC_stack[7][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \inst|PC_stack[6][3] (
=======
	.cin(\inst13|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add9~17_sumout ),
	.cout(\inst13|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add9~17 .extended_lut = "off";
defparam \inst13|Add9~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N44
dffeas \inst13|ram_write_addr[4] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][3]~feeder_combout ),
	.asdata(\inst|PC_stack[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \inst|PC_stack[5][3]~feeder (
=======
// Location: LABCELL_X56_Y24_N45
cyclonev_lcell_comb \inst13|Add9~21 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[5][3]~feeder_combout  = \inst|PC_stack[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y24_N47
dffeas \inst|PC_stack[5][3] (
=======
// Location: FF_X56_Y24_N47
dffeas \inst13|ram_write_addr[5] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][3]~feeder_combout ),
	.asdata(\inst|PC_stack[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y24_N21
cyclonev_lcell_comb \inst|PC_stack[4][3]~feeder (
=======
// Location: LABCELL_X56_Y24_N48
cyclonev_lcell_comb \inst13|Add9~25 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[4][3]~feeder_combout  = \inst|PC_stack[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y24_N22
dffeas \inst|PC_stack[4][3] (
=======
// Location: FF_X56_Y24_N50
dffeas \inst13|ram_write_addr[6] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][3]~feeder_combout ),
	.asdata(\inst|PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y23_N15
cyclonev_lcell_comb \inst|PC_stack[3][3]~feeder (
=======
// Location: LABCELL_X56_Y24_N51
cyclonev_lcell_comb \inst13|Add9~29 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[3][3]~feeder_combout  = \inst|PC_stack[4][3]~q 

	.dataa(!\inst|PC_stack[4][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
<<<<<<< Updated upstream
=======
	.cin(\inst13|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add9~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Add9~29 .extended_lut = "off";
defparam \inst13|Add9~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst13|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N21
cyclonev_lcell_comb \IO_DATA[7]~7 (
// Equation(s):
// \IO_DATA[7]~7_combout  = ( \inst3|TIMER_EN~combout  & ( \inst7|B_DI [7] & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [7])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [7]))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( \inst7|B_DI [7] & ( (!\inst|IO_WRITE_int~q ) 
// # (\inst|AC [7]) ) ) ) # ( \inst3|TIMER_EN~combout  & ( !\inst7|B_DI [7] & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [7])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [7]))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( !\inst7|B_DI [7] & ( (\inst|AC [7] & 
// \inst|IO_WRITE_int~q ) ) ) )

	.dataa(!\inst4|IO_COUNT [7]),
	.datab(gnd),
	.datac(!\inst|AC [7]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst3|TIMER_EN~combout ),
	.dataf(!\inst7|B_DI [7]),
	.datag(gnd),
>>>>>>> Stashed changes
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N16
dffeas \inst|PC_stack[3][3] (
=======
defparam \IO_DATA[7]~7 .extended_lut = "off";
defparam \IO_DATA[7]~7 .lut_mask = 64'h000F550FFF0F550F;
defparam \IO_DATA[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N53
dffeas \inst13|ram_write_addr[7] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][3]~feeder_combout ),
	.asdata(\inst|PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
<<<<<<< Updated upstream
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sclr(\inst13|ram_write_addr[6]~0_combout ),
	.sload(\inst13|process_1~3_combout ),
	.ena(\inst13|ram_write_addr[6]~2_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[3][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N24
cyclonev_lcell_comb \inst|PC_stack[2][3]~feeder (
// Equation(s):
// \inst|PC_stack[2][3]~feeder_combout  = \inst|PC_stack[3][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][3]~q ),
	.datac(gnd),
	.datad(gnd),
=======
defparam \inst13|ram_write_addr[7] .is_wysiwyg = "true";
defparam \inst13|ram_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N12
cyclonev_lcell_comb \inst13|LessThan3~0 (
// Equation(s):
// \inst13|LessThan3~0_combout  = ( \inst13|ram_write_addr [2] & ( \inst13|ram_write_addr [3] & ( (\inst13|ram_write_addr [6] & (\inst13|ram_write_addr [4] & (\inst13|ram_write_addr [7] & \inst13|ram_write_addr [5]))) ) ) )

	.dataa(!\inst13|ram_write_addr [6]),
	.datab(!\inst13|ram_write_addr [4]),
	.datac(!\inst13|ram_write_addr [7]),
	.datad(!\inst13|ram_write_addr [5]),
	.datae(!\inst13|ram_write_addr [2]),
	.dataf(!\inst13|ram_write_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|LessThan3~0 .extended_lut = "off";
defparam \inst13|LessThan3~0 .lut_mask = 64'h0000000000000001;
defparam \inst13|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N12
cyclonev_lcell_comb \inst13|process_1~1 (
// Equation(s):
// \inst13|process_1~1_combout  = (!\inst|IR [2] & \inst|IR [0])

	.dataa(gnd),
	.datab(!\inst|IR [2]),
	.datac(gnd),
	.datad(!\inst|IR [0]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|PC_stack[2][3]~feeder_combout ),
=======
	.combout(\inst13|process_1~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \inst|PC_stack[2][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][3]~feeder_combout ),
	.asdata(\inst|PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N12
cyclonev_lcell_comb \inst|PC_stack[1][3]~feeder (
// Equation(s):
// \inst|PC_stack[1][3]~feeder_combout  = ( \inst|PC_stack[2][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][3]~q ),
=======
defparam \inst13|process_1~1 .extended_lut = "off";
defparam \inst13|process_1~1 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \inst13|process_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N24
cyclonev_lcell_comb \inst13|ram_write_buffer[10]~2 (
// Equation(s):
// \inst13|ram_write_buffer[10]~2_combout  = ( \inst13|process_1~1_combout  & ( \inst|IO_CYCLE~q  & ( (\inst3|Equal7~0_combout  & (\inst11~0_combout  & ((\inst|IO_WRITE_int~q ) # (\inst|IR [1])))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst11~0_combout ),
	.datae(!\inst13|process_1~1_combout ),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer[10]~2 .extended_lut = "off";
defparam \inst13|ram_write_buffer[10]~2 .lut_mask = 64'h0000000000000007;
defparam \inst13|ram_write_buffer[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N3
cyclonev_lcell_comb \inst13|Selector17~0 (
// Equation(s):
// \inst13|Selector17~0_combout  = ( \inst13|wstate.idle~q  & ( \inst13|Selector20~2_combout  & ( !\inst13|wstate.storing~q  ) ) ) # ( !\inst13|wstate.idle~q  & ( \inst13|Selector20~2_combout  & ( (!\inst13|wstate.storing~q  & (((\inst13|LessThan3~1_combout  
// & \inst13|LessThan3~0_combout )) # (\inst13|ram_write_buffer[10]~2_combout ))) ) ) ) # ( \inst13|wstate.idle~q  & ( !\inst13|Selector20~2_combout  & ( !\inst13|wstate.storing~q  ) ) ) # ( !\inst13|wstate.idle~q  & ( !\inst13|Selector20~2_combout  & ( 
// (\inst13|ram_write_buffer[10]~2_combout  & !\inst13|wstate.storing~q ) ) ) )

	.dataa(!\inst13|ram_write_buffer[10]~2_combout ),
	.datab(!\inst13|wstate.storing~q ),
	.datac(!\inst13|LessThan3~1_combout ),
	.datad(!\inst13|LessThan3~0_combout ),
	.datae(!\inst13|wstate.idle~q ),
	.dataf(!\inst13|Selector20~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N29
dffeas \inst|PC_stack[0][3] (
=======
defparam \inst13|Selector17~0 .extended_lut = "off";
defparam \inst13|Selector17~0 .lut_mask = 64'h4444CCCC444CCCCC;
defparam \inst13|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N5
dffeas \inst13|wstate.idle (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][3]~feeder_combout ),
	.asdata(\inst|PC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N14
dffeas \inst|PC_stack[1][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][3]~feeder_combout ),
	.asdata(\inst|PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y23_N27
cyclonev_lcell_comb \inst|PC_stack[0][3]~feeder (
// Equation(s):
// \inst|PC_stack[0][3]~feeder_combout  = \inst|PC_stack[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][3]~feeder_combout ),
=======
// Location: LABCELL_X51_Y25_N54
cyclonev_lcell_comb \inst13|Selector20~3 (
// Equation(s):
// \inst13|Selector20~3_combout  = ( \inst13|wstate.W24_B~q  & ( \inst13|Selector20~2_combout  & ( \inst13|ram_write_buffer[3]~3_combout  ) ) ) # ( !\inst13|wstate.W24_B~q  & ( \inst13|Selector20~2_combout  & ( (!\inst13|wstate.idle~q  & 
// (((\inst13|LessThan3~0_combout  & \inst13|LessThan3~1_combout )) # (\inst13|ram_write_buffer[3]~3_combout ))) ) ) ) # ( \inst13|wstate.W24_B~q  & ( !\inst13|Selector20~2_combout  & ( \inst13|ram_write_buffer[3]~3_combout  ) ) )

	.dataa(!\inst13|ram_write_buffer[3]~3_combout ),
	.datab(!\inst13|LessThan3~0_combout ),
	.datac(!\inst13|LessThan3~1_combout ),
	.datad(!\inst13|wstate.idle~q ),
	.datae(!\inst13|wstate.W24_B~q ),
	.dataf(!\inst13|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector20~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N28
dffeas \inst|PC_stack[0][3]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][3]~feeder_combout ),
	.asdata(\inst|PC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N24
cyclonev_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = ( \inst|IR [3] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~q  & !\inst|state.decode~q ))) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) # ( !\inst|IR [3] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|state.decode~q ) # (\inst|state.ex_istore2~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
=======
defparam \inst13|Selector20~3 .extended_lut = "off";
defparam \inst13|Selector20~3 .lut_mask = 64'h0000555557005555;
defparam \inst13|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N6
cyclonev_lcell_comb \inst13|process_1~2 (
// Equation(s):
// \inst13|process_1~2_combout  = ( \inst12~1_combout  & ( (\inst3|Equal7~0_combout  & (\inst13|process_1~1_combout  & \inst11~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst3|Equal7~0_combout ),
	.datac(!\inst13|process_1~1_combout ),
	.datad(!\inst11~0_combout ),
	.datae(gnd),
	.dataf(!\inst12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|process_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|process_1~2 .extended_lut = "off";
defparam \inst13|process_1~2 .lut_mask = 64'h0000000000030003;
defparam \inst13|process_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N12
cyclonev_lcell_comb \inst13|Selector20~4 (
// Equation(s):
// \inst13|Selector20~4_combout  = ( !\inst13|wstate.storing~q  & ( \inst13|process_1~2_combout  & ( (!\inst13|Selector0~3_combout  & ((!\inst13|wstate.idle~q ) # (\inst13|Selector20~3_combout ))) ) ) ) # ( !\inst13|wstate.storing~q  & ( 
// !\inst13|process_1~2_combout  & ( (\inst13|Selector20~3_combout  & (!\inst13|Selector0~3_combout  & ((!\inst3|BIT24_R~combout ) # (\inst13|wstate.idle~q )))) ) ) )

	.dataa(!\inst13|Selector20~3_combout ),
	.datab(!\inst13|Selector0~3_combout ),
	.datac(!\inst3|BIT24_R~combout ),
	.datad(!\inst13|wstate.idle~q ),
	.datae(!\inst13|wstate.storing~q ),
	.dataf(!\inst13|process_1~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector8~0 .extended_lut = "off";
defparam \inst|Selector8~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N12
cyclonev_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = ( \inst|Selector8~0_combout  & ( (!\inst|state.ex_return~q  & (((!\inst|state.fetch~q )) # (\inst|Add0~13_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][3]~DUPLICATE_q )))) ) ) # ( !\inst|Selector8~0_combout  & 
// ( (!\inst|state.ex_return~q  & (\inst|Add0~13_sumout  & (\inst|state.fetch~q ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][3]~DUPLICATE_q )))) ) )

	.dataa(!\inst|Add0~13_sumout ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|state.fetch~q ),
	.datad(!\inst|PC_stack[0][3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector8~1 .extended_lut = "off";
defparam \inst|Selector8~1 .lut_mask = 64'h04370437C4F7C4F7;
defparam \inst|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N14
dffeas \inst|PC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[3] .is_wysiwyg = "true";
defparam \inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N0
cyclonev_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = ( \inst|IR [4] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~q  & !\inst|state.decode~q ))) # (\inst|altsyncram_component|auto_generated|q_a [4]) ) ) # ( !\inst|IR [4] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [4] & (((\inst|state.decode~q ) # (\inst|state.ex_istore2~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~0_combout ),
=======
defparam \inst13|Selector20~4 .extended_lut = "off";
defparam \inst13|Selector20~4 .lut_mask = 64'h40440000CC440000;
defparam \inst13|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N14
dffeas \inst13|wstate.storing (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector20~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|wstate.storing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|wstate.storing .is_wysiwyg = "true";
defparam \inst13|wstate.storing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N51
cyclonev_lcell_comb \inst13|wstate.W24_G~0 (
// Equation(s):
// \inst13|wstate.W24_G~0_combout  = ( !\inst13|Selector0~3_combout  & ( (!\inst13|wstate.storing~q  & \inst13|wstate.W24_G~q ) ) )

	.dataa(!\inst13|wstate.storing~q ),
	.datab(gnd),
	.datac(!\inst13|wstate.W24_G~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|wstate.W24_G~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|wstate.W24_G~0 .extended_lut = "off";
defparam \inst13|wstate.W24_G~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \inst13|wstate.W24_G~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N27
cyclonev_lcell_comb \inst13|wstate.W24_G~1 (
// Equation(s):
// \inst13|wstate.W24_G~1_combout  = ( !\inst13|process_1~2_combout  & ( \inst13|Selector20~3_combout  & ( (\inst3|BIT24_R~combout  & !\inst13|wstate.idle~q ) ) ) ) # ( \inst13|process_1~2_combout  & ( !\inst13|Selector20~3_combout  & ( 
// (\inst13|wstate.W24_G~0_combout  & \inst13|wstate.idle~q ) ) ) ) # ( !\inst13|process_1~2_combout  & ( !\inst13|Selector20~3_combout  & ( ((\inst3|BIT24_R~combout  & !\inst13|wstate.idle~q )) # (\inst13|wstate.W24_G~0_combout ) ) ) )

	.dataa(!\inst3|BIT24_R~combout ),
	.datab(gnd),
	.datac(!\inst13|wstate.W24_G~0_combout ),
	.datad(!\inst13|wstate.idle~q ),
	.datae(!\inst13|process_1~2_combout ),
	.dataf(!\inst13|Selector20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|wstate.W24_G~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector7~0 .extended_lut = "off";
defparam \inst|Selector7~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N39
cyclonev_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = ( \inst|Selector7~0_combout  & ( \inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Add0~17_sumout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][4]~q )) ) ) ) # ( !\inst|Selector7~0_combout  & ( 
// \inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q  & ((\inst|Add0~17_sumout ))) # (\inst|state.ex_return~q  & (\inst|PC_stack[0][4]~q )) ) ) ) # ( \inst|Selector7~0_combout  & ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|state.ex_return~q ) # 
// (\inst|PC_stack[0][4]~q ) ) ) ) # ( !\inst|Selector7~0_combout  & ( !\inst|state.fetch~DUPLICATE_q  & ( (\inst|PC_stack[0][4]~q  & \inst|state.ex_return~q ) ) ) )

	.dataa(!\inst|PC_stack[0][4]~q ),
	.datab(!\inst|Add0~17_sumout ),
	.datac(!\inst|state.ex_return~q ),
	.datad(gnd),
	.datae(!\inst|Selector7~0_combout ),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~1_combout ),
=======
defparam \inst13|wstate.W24_G~1 .extended_lut = "off";
defparam \inst13|wstate.W24_G~1 .lut_mask = 64'h5F0F000F55000000;
defparam \inst13|wstate.W24_G~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N29
dffeas \inst13|wstate.W24_G (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|wstate.W24_G~1_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|wstate.W24_G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|wstate.W24_G .is_wysiwyg = "true";
defparam \inst13|wstate.W24_G .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N15
cyclonev_lcell_comb \inst13|ram_write_buffer[19]~0 (
// Equation(s):
// \inst13|ram_write_buffer[19]~0_combout  = ( \inst|IR [1] & ( \inst|IO_CYCLE~q  & ( (\inst|IR [0] & (\inst3|Equal7~0_combout  & (\inst|IR [2] & \inst11~0_combout ))) ) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst3|Equal7~0_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst11~0_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[19]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector7~1 .extended_lut = "off";
defparam \inst|Selector7~1 .lut_mask = 64'h0505F5F535353535;
defparam \inst|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N40
dffeas \inst|PC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[4] .is_wysiwyg = "true";
defparam \inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \inst|next_mem_addr[4]~4 (
// Equation(s):
// \inst|next_mem_addr[4]~4_combout  = ( \inst|WideNor0~combout  & ( (!\inst|state.fetch~DUPLICATE_q  & ((\inst|IR [4]))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|PC [4])) ) ) # ( !\inst|WideNor0~combout  & ( (!\inst|state.fetch~DUPLICATE_q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [4]))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|PC [4])) ) )

	.dataa(!\inst|PC [4]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[4]~4_combout ),
=======
defparam \inst13|ram_write_buffer[19]~0 .extended_lut = "off";
defparam \inst13|ram_write_buffer[19]~0 .lut_mask = 64'h0000000000000001;
defparam \inst13|ram_write_buffer[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N0
cyclonev_lcell_comb \inst3|Equal7~1 (
// Equation(s):
// \inst3|Equal7~1_combout  = ( \inst|IR [1] & ( (\inst11~0_combout  & (!\inst|IR [0] & (\inst3|Equal7~0_combout  & !\inst|IR [2]))) ) )

	.dataa(!\inst11~0_combout ),
	.datab(!\inst|IR [0]),
	.datac(!\inst3|Equal7~0_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Equal7~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[4]~4 .extended_lut = "off";
defparam \inst|next_mem_addr[4]~4 .lut_mask = 64'h0F550F5533553355;
defparam \inst|next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \inst|next_mem_addr[3]~3 (
// Equation(s):
// \inst|next_mem_addr[3]~3_combout  = ( \inst|IR [3] & ( (!\inst|state.fetch~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [3])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [3])))) ) ) # ( !\inst|IR [3] & 
// ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [3]))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [3])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|PC [3]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[3]~3_combout ),
=======
defparam \inst3|Equal7~1 .extended_lut = "off";
defparam \inst3|Equal7~1 .lut_mask = 64'h0000000004000400;
defparam \inst3|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N39
cyclonev_lcell_comb \inst13|ram_write_buffer[11]~1 (
// Equation(s):
// \inst13|ram_write_buffer[11]~1_combout  = ( !\inst13|process_1~2_combout  & ( (!\inst|IO_CYCLE~q ) # (!\inst3|Equal7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IO_CYCLE~q ),
	.datad(!\inst3|Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\inst13|process_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[11]~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[3]~3 .extended_lut = "off";
defparam \inst|next_mem_addr[3]~3 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \inst|next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y20_N38
dffeas \inst|IR[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[4] .is_wysiwyg = "true";
defparam \inst|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[17]~24 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[17]~24_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [0]))) # (\inst|IR [4] & (\inst|AC [2])) ) ) # ( !\inst|IR [0] & ( \inst|AC [1] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|AC [1]),
	.datad(!\inst|AC [0]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
=======
defparam \inst13|ram_write_buffer[11]~1 .extended_lut = "off";
defparam \inst13|ram_write_buffer[11]~1 .lut_mask = 64'hFFF0FFF000000000;
defparam \inst13|ram_write_buffer[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N18
cyclonev_lcell_comb \inst13|Selector16~0 (
// Equation(s):
// \inst13|Selector16~0_combout  = ( !\inst3|BIT24_R~combout  & ( (!\inst3|RUN_PXL~combout  & (!\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|ram_we~q  & \inst13|ram_write_buffer[11]~1_combout ))) ) )

	.dataa(!\inst3|RUN_PXL~combout ),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(!\inst13|ram_we~q ),
	.datad(!\inst13|ram_write_buffer[11]~1_combout ),
	.datae(gnd),
	.dataf(!\inst3|BIT24_R~combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[17]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[17]~24 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[17]~24 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \inst|shifter|auto_generated|sbit_w[17]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~48 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~48_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & ((!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[19]~23_combout ))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[17]~24_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[17]~24_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[19]~23_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
=======
defparam \inst13|Selector16~0 .extended_lut = "off";
defparam \inst13|Selector16~0 .lut_mask = 64'h0080008000000000;
defparam \inst13|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N48
cyclonev_lcell_comb \inst13|Selector16~1 (
// Equation(s):
// \inst13|Selector16~1_combout  = ( \inst13|ram_we~q  & ( \inst13|Selector16~0_combout  & ( (\inst13|wstate.W24_B~q ) # (\inst13|wstate.W24_G~q ) ) ) ) # ( \inst13|ram_we~q  & ( !\inst13|Selector16~0_combout  & ( ((!\inst13|wstate.idle~q ) # 
// (\inst13|wstate.W24_B~q )) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\inst13|ram_we~q  & ( !\inst13|Selector16~0_combout  & ( !\inst13|wstate.idle~q  ) ) )

	.dataa(!\inst13|wstate.W24_G~q ),
	.datab(!\inst13|wstate.idle~q ),
	.datac(gnd),
	.datad(!\inst13|wstate.W24_B~q ),
	.datae(!\inst13|ram_we~q ),
	.dataf(!\inst13|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector16~1 .extended_lut = "off";
defparam \inst13|Selector16~1 .lut_mask = 64'hCCCCDDFF000055FF;
defparam \inst13|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N50
dffeas \inst13|ram_we (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_we .is_wysiwyg = "true";
defparam \inst13|ram_we .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N33
cyclonev_lcell_comb \inst13|LessThan3~2 (
// Equation(s):
// \inst13|LessThan3~2_combout  = ( \inst13|LessThan3~0_combout  & ( \inst13|LessThan3~1_combout  ) )

	.dataa(gnd),
	.datab(!\inst13|LessThan3~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|LessThan3~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[55]~48 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~48 .lut_mask = 64'h0000000010D010D0;
defparam \inst|shifter|auto_generated|sbit_w[55]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N39
cyclonev_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = ( \inst|Selector20~0_combout  & ( ((\inst|shifter|auto_generated|sbit_w[55]~47_combout ) # (\inst|shifter|auto_generated|sbit_w[55]~46_combout )) # (\inst|shifter|auto_generated|sbit_w[55]~48_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|shifter|auto_generated|sbit_w[55]~48_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[55]~46_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[55]~47_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~1_combout ),
=======
defparam \inst13|LessThan3~2 .extended_lut = "off";
defparam \inst13|LessThan3~2 .lut_mask = 64'h0000000033333333;
defparam \inst13|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N51
cyclonev_lcell_comb \inst13|offset~0 (
// Equation(s):
// \inst13|offset~0_combout  = ( \inst13|offset [0] & ( \inst13|LessThan3~0_combout  & ( (!\inst13|LessThan3~1_combout ) # (!\inst13|istate~q ) ) ) ) # ( !\inst13|offset [0] & ( \inst13|LessThan3~0_combout  & ( (\inst13|LessThan3~1_combout  & 
// \inst13|istate~q ) ) ) ) # ( \inst13|offset [0] & ( !\inst13|LessThan3~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst13|LessThan3~1_combout ),
	.datac(!\inst13|istate~q ),
	.datad(gnd),
	.datae(!\inst13|offset [0]),
	.dataf(!\inst13|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|offset~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector20~1 .extended_lut = "off";
defparam \inst|Selector20~1 .lut_mask = 64'h000000003FFF3FFF;
defparam \inst|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N8
dffeas \inst|state.ex_and (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~40_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_and .is_wysiwyg = "true";
defparam \inst|state.ex_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N30
cyclonev_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = ( \inst|WideOr3~2_combout  & ( (!\inst|WideOr3~3_combout  & (!\inst|state.ex_or~q  & ((!\inst|altsyncram_component|auto_generated|q_a [7]) # (!\inst|state.ex_and~q )))) ) ) # ( !\inst|WideOr3~2_combout  & ( 
// (!\inst|state.ex_or~q  & ((!\inst|altsyncram_component|auto_generated|q_a [7]) # (!\inst|state.ex_and~q ))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|WideOr3~3_combout ),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~2_combout ),
=======
defparam \inst13|offset~0 .extended_lut = "off";
defparam \inst13|offset~0 .lut_mask = 64'h0000FFFF0303FCFC;
defparam \inst13|offset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N12
cyclonev_lcell_comb \inst13|rstate~0 (
// Equation(s):
// \inst13|rstate~0_combout  = ( \inst3|RUN_PXL~combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & !\inst13|process_1~3_combout ) ) )

	.dataa(gnd),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\inst13|process_1~3_combout ),
	.datae(gnd),
	.dataf(!\inst3|RUN_PXL~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|rstate~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector20~2 .extended_lut = "off";
defparam \inst|Selector20~2 .lut_mask = 64'hEE00EE00E000E000;
defparam \inst|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N6
cyclonev_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = ( \inst|state.ex_loadi~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [7] & ( (\inst|WideOr3~1_combout  & (!\inst|IR [7] & ((!\inst|state.ex_xor~q ) # (\inst|AC [7])))) ) ) ) # ( 
// !\inst|state.ex_loadi~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [7] & ( (\inst|WideOr3~1_combout  & ((!\inst|state.ex_xor~q ) # (\inst|AC [7]))) ) ) ) # ( \inst|state.ex_loadi~DUPLICATE_q  & ( 
// !\inst|altsyncram_component|auto_generated|q_a [7] & ( (!\inst|IR [7] & ((!\inst|AC [7]) # (!\inst|state.ex_xor~q ))) ) ) ) # ( !\inst|state.ex_loadi~DUPLICATE_q  & ( !\inst|altsyncram_component|auto_generated|q_a [7] & ( (!\inst|AC [7]) # 
// (!\inst|state.ex_xor~q ) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|IR [7]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|state.ex_loadi~DUPLICATE_q ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
=======
defparam \inst13|rstate~0 .extended_lut = "off";
defparam \inst13|rstate~0 .lut_mask = 64'h0000000033003300;
defparam \inst13|rstate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N53
dffeas \inst13|offset[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|offset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|rstate~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|offset [0]),
	.prn(vcc));
>>>>>>> Stashed changes
// synopsys translate_off
defparam \inst|Selector20~3 .extended_lut = "off";
defparam \inst|Selector20~3 .lut_mask = 64'hFFF0CCC055054404;
defparam \inst|Selector20~3 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X51_Y20_N51
cyclonev_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = ( !\inst|AC [15] & ( \inst|Selector27~1_combout  & ( (\inst|Selector20~3_combout  & ((!\inst|AC [7]) # (\inst|Selector20~2_combout ))) ) ) ) # ( \inst|AC [15] & ( !\inst|Selector27~1_combout  & ( (\inst|Selector20~3_combout  
// & ((!\inst|AC [7]) # (\inst|Selector20~2_combout ))) ) ) ) # ( !\inst|AC [15] & ( !\inst|Selector27~1_combout  & ( (\inst|Selector20~3_combout  & ((!\inst|AC [7]) # (\inst|Selector20~2_combout ))) ) ) )

	.dataa(!\inst|AC [7]),
	.datab(!\inst|Selector20~2_combout ),
	.datac(!\inst|Selector20~3_combout ),
	.datad(gnd),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|Selector27~1_combout ),
=======
// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \inst13|offset~1 (
// Equation(s):
// \inst13|offset~1_combout  = ( \inst13|istate~q  & ( !\inst13|offset [1] $ (((!\inst13|LessThan3~0_combout ) # ((!\inst13|LessThan3~1_combout ) # (!\inst13|offset [0])))) ) ) # ( !\inst13|istate~q  & ( \inst13|offset [1] ) )

	.dataa(!\inst13|LessThan3~0_combout ),
	.datab(!\inst13|LessThan3~1_combout ),
	.datac(!\inst13|offset [0]),
	.datad(!\inst13|offset [1]),
	.datae(gnd),
	.dataf(!\inst13|istate~q ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector20~4 .extended_lut = "off";
defparam \inst|Selector20~4 .lut_mask = 64'h0B0B0B0B0B0B0000;
defparam \inst|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N39
cyclonev_lcell_comb \inst|io_bus|dout[7]~16 (
// Equation(s):
// \inst|io_bus|dout[7]~16_combout  = ( !\inst4|IO_BUS|dout[7]~7_combout  & ( \inst11~combout  & ( (\inst7|B_DI [7] & !\inst|io_bus|dout[7]~15_combout ) ) ) ) # ( \inst4|IO_BUS|dout[7]~7_combout  & ( !\inst11~combout  & ( \inst|io_bus|dout[0]~0_combout  ) ) 
// ) # ( !\inst4|IO_BUS|dout[7]~7_combout  & ( !\inst11~combout  & ( (!\inst|io_bus|dout[7]~15_combout ) # (\inst|io_bus|dout[0]~0_combout ) ) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst7|B_DI [7]),
	.datac(!\inst|io_bus|dout[7]~15_combout ),
	.datad(gnd),
	.datae(!\inst4|IO_BUS|dout[7]~7_combout ),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
=======
defparam \inst13|offset~1 .extended_lut = "off";
defparam \inst13|offset~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \inst13|offset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N32
dffeas \inst13|offset[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|offset~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|rstate~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|offset [1]),
	.prn(vcc));
>>>>>>> Stashed changes
// synopsys translate_off
defparam \inst|io_bus|dout[7]~16 .extended_lut = "off";
defparam \inst|io_bus|dout[7]~16 .lut_mask = 64'hF5F5555530300000;
defparam \inst|io_bus|dout[7]~16 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y17_N42
cyclonev_lcell_comb \inst|Selector20~5 (
// Equation(s):
// \inst|Selector20~5_combout  = ( \inst|state.ex_in2~q  & ( \inst|io_bus|dout[7]~16_combout  ) ) # ( !\inst|state.ex_in2~q  & ( \inst|io_bus|dout[7]~16_combout  & ( ((!\inst|Selector20~4_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout ))) # 
// (\inst|Selector20~1_combout ) ) ) ) # ( \inst|state.ex_in2~q  & ( !\inst|io_bus|dout[7]~16_combout  & ( ((!\inst|Selector20~4_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout ))) # (\inst|Selector20~1_combout ) ) ) ) # ( 
// !\inst|state.ex_in2~q  & ( !\inst|io_bus|dout[7]~16_combout  & ( ((!\inst|Selector20~4_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout ))) # (\inst|Selector20~1_combout ) ) ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Selector20~1_combout ),
	.datac(!\inst|Selector20~4_combout ),
	.datad(!\inst|Add1~29_sumout ),
	.datae(!\inst|state.ex_in2~q ),
	.dataf(!\inst|io_bus|dout[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~5_combout ),
=======
// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \inst13|counter~0 (
// Equation(s):
// \inst13|counter~0_combout  = ( !\inst13|counter [0] & ( \inst13|istate~q  & ( (!\inst13|LessThan3~0_combout ) # (!\inst13|LessThan3~1_combout ) ) ) ) # ( \inst13|counter [0] & ( !\inst13|istate~q  ) )

	.dataa(!\inst13|LessThan3~0_combout ),
	.datab(gnd),
	.datac(!\inst13|LessThan3~1_combout ),
	.datad(gnd),
	.datae(!\inst13|counter [0]),
	.dataf(!\inst13|istate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|counter~0 .extended_lut = "off";
defparam \inst13|counter~0 .lut_mask = 64'h0000FFFFFAFA0000;
defparam \inst13|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N44
dffeas \inst13|counter[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|counter~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|RUN_PXL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|counter[0] .is_wysiwyg = "true";
defparam \inst13|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N3
cyclonev_lcell_comb \inst13|counter~1 (
// Equation(s):
// \inst13|counter~1_combout  = ( \inst13|counter [1] & ( \inst13|counter [0] & ( !\inst13|istate~q  ) ) ) # ( !\inst13|counter [1] & ( \inst13|counter [0] & ( (\inst13|istate~q  & ((!\inst13|LessThan3~1_combout ) # (!\inst13|LessThan3~0_combout ))) ) ) ) # 
// ( \inst13|counter [1] & ( !\inst13|counter [0] & ( (!\inst13|LessThan3~1_combout ) # ((!\inst13|istate~q ) # (!\inst13|LessThan3~0_combout )) ) ) )

	.dataa(!\inst13|LessThan3~1_combout ),
	.datab(gnd),
	.datac(!\inst13|istate~q ),
	.datad(!\inst13|LessThan3~0_combout ),
	.datae(!\inst13|counter [1]),
	.dataf(!\inst13|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|counter~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector20~5 .extended_lut = "off";
defparam \inst|Selector20~5 .lut_mask = 64'hF3FBF3FBF3FBFFFF;
defparam \inst|Selector20~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N44
dffeas \inst|AC[7] (
=======
defparam \inst13|counter~1 .extended_lut = "off";
defparam \inst13|counter~1 .lut_mask = 64'h0000FFFA0F0AF0F0;
defparam \inst13|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N4
dffeas \inst13|counter[1] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector20~5_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.ena(\inst3|RUN_PXL~combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[7] .is_wysiwyg = "true";
defparam \inst|AC[7] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y18_N21
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~19 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~19_combout  = ( \inst|IR [4] & ( \inst|IR [0] & ( (\inst|IR [1] & \inst|AC [8]) ) ) ) # ( \inst|IR [4] & ( !\inst|IR [0] & ( (\inst|AC [7] & \inst|IR [1]) ) ) )

	.dataa(!\inst|AC [7]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|AC [8]),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [0]),
=======
// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \inst13|Equal11~0 (
// Equation(s):
// \inst13|Equal11~0_combout  = ( \inst13|counter [1] & ( \inst13|istate~q  & ( (!\inst13|offset [1] & (((!\inst13|counter [0]) # (\inst13|offset [0])) # (\inst13|LessThan3~2_combout ))) # (\inst13|offset [1] & ((!\inst13|offset [0]) # 
// ((!\inst13|LessThan3~2_combout  & \inst13|counter [0])))) ) ) ) # ( !\inst13|counter [1] & ( \inst13|istate~q  & ( (!\inst13|counter [0] & ((!\inst13|offset [0]) # (!\inst13|LessThan3~2_combout  $ (!\inst13|offset [1])))) # (\inst13|counter [0] & 
// ((!\inst13|offset [1]) # (!\inst13|LessThan3~2_combout  $ (!\inst13|offset [0])))) ) ) ) # ( \inst13|counter [1] & ( !\inst13|istate~q  & ( (!\inst13|offset [1]) # (!\inst13|offset [0] $ (!\inst13|counter [0])) ) ) ) # ( !\inst13|counter [1] & ( 
// !\inst13|istate~q  & ( (!\inst13|offset [0] $ (!\inst13|counter [0])) # (\inst13|offset [1]) ) ) )

	.dataa(!\inst13|LessThan3~2_combout ),
	.datab(!\inst13|offset [1]),
	.datac(!\inst13|offset [0]),
	.datad(!\inst13|counter [0]),
	.datae(!\inst13|counter [1]),
	.dataf(!\inst13|istate~q ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[37]~19 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~19 .lut_mask = 64'h0000111100000303;
defparam \inst|shifter|auto_generated|sbit_w[37]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~21 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~21_combout  = ( !\inst|shifter|auto_generated|sbit_w[37]~20_combout  & ( (!\inst|shifter|auto_generated|sbit_w[37]~19_combout  & !\inst|shifter|auto_generated|sbit_w[37]~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[37]~18_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .lut_mask = 64'hF000F00000000000;
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~22 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~22_combout  = ( \inst|IR [4] & ( \inst|IR [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~22_combout ),
=======
defparam \inst13|Equal11~0 .extended_lut = "off";
defparam \inst13|Equal11~0 .lut_mask = 64'h3FF3CFFCF6DEFC7E;
defparam \inst13|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N26
dffeas \inst13|rstate (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Equal11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|rstate~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|rstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|rstate .is_wysiwyg = "true";
defparam \inst13|rstate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N51
cyclonev_lcell_comb \inst13|ram_write_buffer[19]~4 (
// Equation(s):
// \inst13|ram_write_buffer[19]~4_combout  = ( \inst13|ram_write_buffer[19]~0_combout  & ( (!\inst13|process_1~2_combout  & ((!\inst3|Equal7~1_combout ) # ((!\inst|IO_CYCLE~q  & \inst13|rstate~q )))) ) ) # ( !\inst13|ram_write_buffer[19]~0_combout  & ( 
// (\inst13|rstate~q  & (!\inst13|process_1~2_combout  & ((!\inst|IO_CYCLE~q ) # (!\inst3|Equal7~1_combout )))) ) )

	.dataa(!\inst|IO_CYCLE~q ),
	.datab(!\inst3|Equal7~1_combout ),
	.datac(!\inst13|rstate~q ),
	.datad(!\inst13|process_1~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|ram_write_buffer[19]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[19]~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|shifter|auto_generated|sbit_w[48]~22 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~22 .lut_mask = 64'h000000000000FFFF;
defparam \inst|shifter|auto_generated|sbit_w[48]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = ( \inst|state.ex_loadi~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (\inst|WideOr3~1_combout  & (!\inst|IR [1] & ((!\inst|state.ex_xor~q ) # (\inst|AC [1])))) ) ) ) # ( 
// !\inst|state.ex_loadi~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (\inst|WideOr3~1_combout  & ((!\inst|state.ex_xor~q ) # (\inst|AC [1]))) ) ) ) # ( \inst|state.ex_loadi~DUPLICATE_q  & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|IR [1] & ((!\inst|state.ex_xor~q ) # (!\inst|AC [1]))) ) ) ) # ( !\inst|state.ex_loadi~DUPLICATE_q  & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|state.ex_xor~q ) # 
// (!\inst|AC [1]) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|AC [1]),
	.datae(!\inst|state.ex_loadi~DUPLICATE_q ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
=======
defparam \inst13|ram_write_buffer[19]~4 .extended_lut = "off";
defparam \inst13|ram_write_buffer[19]~4 .lut_mask = 64'h0E000E00CE00CE00;
defparam \inst13|ram_write_buffer[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N57
cyclonev_lcell_comb \inst13|color~3 (
// Equation(s):
// \inst13|color~3_combout  = ( \inst13|color [1] & ( (!\inst13|color [0] & !\inst13|color [2]) ) ) # ( !\inst13|color [1] & ( \inst13|color [0] ) )

	.dataa(!\inst13|color [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|color [2]),
	.datae(!\inst13|color [1]),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector26~2 .extended_lut = "off";
defparam \inst|Selector26~2 .lut_mask = 64'hFFCCF0C044554050;
defparam \inst|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = ( \inst|AC [1] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q )) # (\inst|state.ex_and~DUPLICATE_q ) ) ) ) # ( \inst|AC [1] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( ((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|state.ex_and~DUPLICATE_q ),
	.datab(!\inst|WideOr3~2_combout ),
	.datac(!\inst|WideOr3~3_combout ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [1]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
=======
defparam \inst13|color~3 .extended_lut = "off";
defparam \inst13|color~3 .lut_mask = 64'h5555AA005555AA00;
defparam \inst13|color~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N57
cyclonev_lcell_comb \inst13|color[2]~1 (
// Equation(s):
// \inst13|color[2]~1_combout  = ( \inst13|LessThan3~1_combout  & ( (\inst13|istate~q  & (\inst13|ram_write_buffer[19]~0_combout  & \inst13|LessThan3~0_combout )) ) )

	.dataa(!\inst13|istate~q ),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(gnd),
	.datad(!\inst13|LessThan3~0_combout ),
	.datae(!\inst13|LessThan3~1_combout ),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector26~1 .extended_lut = "off";
defparam \inst|Selector26~1 .lut_mask = 64'h000003FF000057FF;
defparam \inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N30
cyclonev_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = ( !\inst|Selector26~1_combout  & ( \inst|Selector20~0_combout  & ( (\inst|Selector26~2_combout  & (!\inst|shifter|auto_generated|sbit_w[49]~25_combout  & ((!\inst|shifter|auto_generated|sbit_w[48]~22_combout ) # 
// (\inst|shifter|auto_generated|sbit_w[37]~21_combout )))) ) ) ) # ( !\inst|Selector26~1_combout  & ( !\inst|Selector20~0_combout  & ( \inst|Selector26~2_combout  ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[48]~22_combout ),
	.datac(!\inst|Selector26~2_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[49]~25_combout ),
	.datae(!\inst|Selector26~1_combout ),
	.dataf(!\inst|Selector20~0_combout ),
=======
defparam \inst13|color[2]~1 .extended_lut = "off";
defparam \inst13|color[2]~1 .lut_mask = 64'h0000001100000011;
defparam \inst13|color[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N59
dffeas \inst13|color[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|color~3_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|color[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|color[1] .is_wysiwyg = "true";
defparam \inst13|color[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N36
cyclonev_lcell_comb \inst13|color~2 (
// Equation(s):
// \inst13|color~2_combout  = ( !\inst13|color [0] & ( (!\inst13|color [2]) # (!\inst13|color [1]) ) )

	.dataa(!\inst13|color [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|color [1]),
	.datae(!\inst13|color [0]),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector26~3 .extended_lut = "off";
defparam \inst|Selector26~3 .lut_mask = 64'h0F0F00000D000000;
defparam \inst|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \inst|Add1~69_combout  ) + ( (\inst|AC [1] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~2  ))
// \inst|Add1~6  = CARRY(( \inst|Add1~69_combout  ) + ( (\inst|AC [1] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~DUPLICATE_q ))) ) + ( \inst|Add1~2  ))

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~69_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(\inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
=======
defparam \inst13|color~2 .extended_lut = "off";
defparam \inst13|color~2 .lut_mask = 64'hFFAA0000FFAA0000;
defparam \inst13|color~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N38
dffeas \inst13|color[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|color~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|color[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|color [0]),
	.prn(vcc));
>>>>>>> Stashed changes
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector27~1_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[41]~15_combout )) # (\inst|IR [2] & 
// (((\inst|shifter|auto_generated|sbit_w[45]~17_combout  & \inst|IR [4])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector27~1_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[41]~15_combout )) # 
// (\inst|IR [2] & (((!\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[45]~17_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[41]~15_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[45]~17_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.dataf(!\inst|Selector27~1_combout ),
=======
// Location: LABCELL_X48_Y24_N33
cyclonev_lcell_comb \inst13|color~0 (
// Equation(s):
// \inst13|color~0_combout  = ( !\inst13|color [2] & ( \inst13|color [1] & ( \inst13|color [0] ) ) ) # ( \inst13|color [2] & ( !\inst13|color [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|color [0]),
	.datae(!\inst13|color [2]),
	.dataf(!\inst13|color [1]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector26~0 .extended_lut = "off";
defparam \inst|Selector26~0 .lut_mask = 64'h0000000077474447;
defparam \inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N57
cyclonev_lcell_comb \inst|io_bus|dout[1]~4 (
// Equation(s):
// \inst|io_bus|dout[1]~4_combout  = ( \inst|io_bus|dout[0]~0_combout  & ( \inst11~combout  & ( (\inst7|B_DI [1] & (!\inst4|IO_BUS|dout[1]~1_combout  & !\inst|io_bus|dout[1]~3_combout )) ) ) ) # ( !\inst|io_bus|dout[0]~0_combout  & ( \inst11~combout  & ( 
// (\inst7|B_DI [1] & (!\inst4|IO_BUS|dout[1]~1_combout  & !\inst|io_bus|dout[1]~3_combout )) ) ) ) # ( \inst|io_bus|dout[0]~0_combout  & ( !\inst11~combout  ) ) # ( !\inst|io_bus|dout[0]~0_combout  & ( !\inst11~combout  & ( (!\inst4|IO_BUS|dout[1]~1_combout 
//  & !\inst|io_bus|dout[1]~3_combout ) ) ) )

	.dataa(!\inst7|B_DI [1]),
	.datab(!\inst4|IO_BUS|dout[1]~1_combout ),
	.datac(gnd),
	.datad(!\inst|io_bus|dout[1]~3_combout ),
	.datae(!\inst|io_bus|dout[0]~0_combout ),
	.dataf(!\inst11~combout ),
=======
defparam \inst13|color~0 .extended_lut = "off";
defparam \inst13|color~0 .lut_mask = 64'h0000FFFF00FF0000;
defparam \inst13|color~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N35
dffeas \inst13|color[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|color~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|color[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|color [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|color[2] .is_wysiwyg = "true";
defparam \inst13|color[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N3
cyclonev_lcell_comb \inst13|Selector11~0 (
// Equation(s):
// \inst13|Selector11~0_combout  = ( \IO_DATA[1]~1_combout  & ( \IO_DATA[4]~4_combout  & ( ((!\inst13|ram_write_buffer[19]~4_combout ) # ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color [2]))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( 
// !\IO_DATA[1]~1_combout  & ( \IO_DATA[4]~4_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color [2])))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( \IO_DATA[1]~1_combout  & ( !\IO_DATA[4]~4_combout 
//  & ( (!\inst13|wstate.W24_B~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|ram_write_buffer[19]~4_combout )) # (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|ram_write_buffer[19]~4_combout  & \inst13|color [2])))) ) ) ) # ( 
// !\IO_DATA[1]~1_combout  & ( !\IO_DATA[4]~4_combout  & ( (!\inst13|wstate.W24_B~q  & (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|ram_write_buffer[19]~4_combout  & \inst13|color [2]))) ) ) )

	.dataa(!\inst13|wstate.W24_B~q ),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(!\inst13|ram_write_buffer[19]~4_combout ),
	.datad(!\inst13|color [2]),
	.datae(!\IO_DATA[1]~1_combout ),
	.dataf(!\IO_DATA[4]~4_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[1]~4 .extended_lut = "off";
defparam \inst|io_bus|dout[1]~4 .lut_mask = 64'hCC00FFFF44004400;
defparam \inst|io_bus|dout[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N0
cyclonev_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = ( \inst|Selector26~0_combout  & ( \inst|io_bus|dout[1]~4_combout  ) ) # ( !\inst|Selector26~0_combout  & ( \inst|io_bus|dout[1]~4_combout  & ( ((!\inst|Selector26~3_combout ) # ((!\inst|WideOr3~0_combout  & 
// \inst|Add1~5_sumout ))) # (\inst|state.ex_in2~q ) ) ) ) # ( \inst|Selector26~0_combout  & ( !\inst|io_bus|dout[1]~4_combout  ) ) # ( !\inst|Selector26~0_combout  & ( !\inst|io_bus|dout[1]~4_combout  & ( (!\inst|Selector26~3_combout ) # 
// ((!\inst|WideOr3~0_combout  & \inst|Add1~5_sumout )) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Selector26~3_combout ),
	.datad(!\inst|Add1~5_sumout ),
	.datae(!\inst|Selector26~0_combout ),
	.dataf(!\inst|io_bus|dout[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~4_combout ),
=======
defparam \inst13|Selector11~0 .extended_lut = "off";
defparam \inst13|Selector11~0 .lut_mask = 64'h000280827577F5F7;
defparam \inst13|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N9
cyclonev_lcell_comb \inst13|ram_write_addr~3 (
// Equation(s):
// \inst13|ram_write_addr~3_combout  = ( \inst|IR [2] & ( (\inst11~0_combout  & (\inst3|Equal7~0_combout  & \inst|IR [1])) ) )

	.dataa(!\inst11~0_combout ),
	.datab(!\inst3|Equal7~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_addr~3 .extended_lut = "off";
defparam \inst13|ram_write_addr~3 .lut_mask = 64'h0000000001010101;
defparam \inst13|ram_write_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N24
cyclonev_lcell_comb \inst13|ram_write_buffer[3]~22 (
// Equation(s):
// \inst13|ram_write_buffer[3]~22_combout  = ( \inst|IO_CYCLE~q  & ( \inst13|process_1~2_combout  & ( (!\inst13|wstate.idle~q ) # (\inst13|ram_write_buffer[3]~3_combout ) ) ) ) # ( !\inst|IO_CYCLE~q  & ( \inst13|process_1~2_combout  & ( 
// (!\inst13|wstate.idle~q ) # (\inst13|ram_write_buffer[3]~3_combout ) ) ) ) # ( \inst|IO_CYCLE~q  & ( !\inst13|process_1~2_combout  & ( ((!\inst13|wstate.idle~q  & ((\inst13|ram_write_addr~3_combout ) # (\inst3|Equal7~1_combout )))) # 
// (\inst13|ram_write_buffer[3]~3_combout ) ) ) ) # ( !\inst|IO_CYCLE~q  & ( !\inst13|process_1~2_combout  & ( \inst13|ram_write_buffer[3]~3_combout  ) ) )

	.dataa(!\inst13|ram_write_buffer[3]~3_combout ),
	.datab(!\inst13|wstate.idle~q ),
	.datac(!\inst3|Equal7~1_combout ),
	.datad(!\inst13|ram_write_addr~3_combout ),
	.datae(!\inst|IO_CYCLE~q ),
	.dataf(!\inst13|process_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[3]~22_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector26~4 .extended_lut = "off";
defparam \inst|Selector26~4 .lut_mask = 64'hF0FCFFFFF5FDFFFF;
defparam \inst|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N2
dffeas \inst|AC[1] (
=======
defparam \inst13|ram_write_buffer[3]~22 .extended_lut = "off";
defparam \inst13|ram_write_buffer[3]~22 .lut_mask = 64'h55555DDDDDDDDDDD;
defparam \inst13|ram_write_buffer[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N4
dffeas \inst13|ram_write_buffer[4] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.ena(\inst13|ram_write_buffer[3]~22_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[1] .is_wysiwyg = "true";
defparam \inst|AC[1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X51_Y20_N12
cyclonev_lcell_comb \inst|Add1~69 (
=======
// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \~GND (
>>>>>>> Stashed changes
// Equation(s):
// \inst|Add1~69_combout  = ( \inst|IR [1] & ( (!\inst|state.ex_sub~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [1] & \inst|state.ex_add~q )) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~DUPLICATE_q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [1])))) ) ) # ( !\inst|IR [1] & ( (!\inst|state.ex_sub~DUPLICATE_q  & (!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [1] & \inst|state.ex_add~q ))) # 
// (\inst|state.ex_sub~DUPLICATE_q  & (((!\inst|altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~69 .extended_lut = "off";
defparam \inst|Add1~69 .lut_mask = 64'h50585058727A727A;
defparam \inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X37_Y25_N45
cyclonev_lcell_comb \inst|Selector25~0 (
=======
// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \inst13|Add4~1 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|Selector25~0_combout  = ( \inst|shifter|auto_generated|sbit_w[58]~28_combout  & ( \inst|Selector27~1_combout  ) ) # ( !\inst|shifter|auto_generated|sbit_w[58]~28_combout  & ( (\inst|Selector27~1_combout  & 
// ((\inst|shifter|auto_generated|sbit_w[58]~26_combout ) # (\inst|shifter|auto_generated|sbit_w[58]~27_combout ))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[58]~27_combout ),
	.datab(gnd),
	.datac(!\inst|shifter|auto_generated|sbit_w[58]~26_combout ),
	.datad(!\inst|Selector27~1_combout ),
	.datae(gnd),
<<<<<<< Updated upstream
	.dataf(!\inst|shifter|auto_generated|sbit_w[58]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~0_combout ),
=======
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst13|Add4~1_sumout ),
	.cout(\inst13|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst13|Add4~1 .extended_lut = "off";
defparam \inst13|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \inst13|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N30
cyclonev_lcell_comb \inst13|Equal4~1 (
// Equation(s):
// \inst13|Equal4~1_combout  = ( \inst13|reset_count~2_combout  & ( \inst13|Equal0~2_combout  & ( (\inst13|Add0~37_sumout ) # (\inst13|Add0~5_sumout ) ) ) ) # ( !\inst13|reset_count~2_combout  & ( \inst13|Equal0~2_combout  & ( (\inst13|Add0~37_sumout ) # 
// (\inst13|Add0~5_sumout ) ) ) ) # ( \inst13|reset_count~2_combout  & ( !\inst13|Equal0~2_combout  & ( (\inst13|Equal3~1_combout  & \inst13|Equal3~0_combout ) ) ) )

	.dataa(!\inst13|Equal3~1_combout ),
	.datab(!\inst13|Add0~5_sumout ),
	.datac(!\inst13|Add0~37_sumout ),
	.datad(!\inst13|Equal3~0_combout ),
	.datae(!\inst13|reset_count~2_combout ),
	.dataf(!\inst13|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal4~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector25~0 .extended_lut = "off";
defparam \inst|Selector25~0 .lut_mask = 64'h005F005F00FF00FF;
defparam \inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N15
cyclonev_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = ( \inst|AC [2] & ( \inst|altsyncram_component|auto_generated|q_a [2] & ( (((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q )) # (\inst|state.ex_and~DUPLICATE_q ) ) ) ) # ( \inst|AC [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( ((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|state.ex_and~DUPLICATE_q ),
	.datab(!\inst|WideOr3~2_combout ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|WideOr3~3_combout ),
	.datae(!\inst|AC [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~1_combout ),
=======
defparam \inst13|Equal4~1 .extended_lut = "off";
defparam \inst13|Equal4~1 .lut_mask = 64'h000000553F3F3F3F;
defparam \inst13|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N54
cyclonev_lcell_comb \inst13|Equal4~0 (
// Equation(s):
// \inst13|Equal4~0_combout  = ( \inst13|Equal0~1_combout  & ( \inst13|Equal0~0_combout  ) ) # ( !\inst13|Equal0~1_combout  & ( \inst13|Equal0~0_combout  & ( (!\inst13|Add0~21_sumout  & (!\inst13|Add0~29_sumout  & (!\inst13|Add0~25_sumout  & 
// !\inst13|Add0~33_sumout ))) ) ) ) # ( \inst13|Equal0~1_combout  & ( !\inst13|Equal0~0_combout  & ( (!\inst13|Add0~21_sumout  & (!\inst13|Add0~29_sumout  & (!\inst13|Add0~25_sumout  & !\inst13|Add0~33_sumout ))) ) ) ) # ( !\inst13|Equal0~1_combout  & ( 
// !\inst13|Equal0~0_combout  & ( (!\inst13|Add0~21_sumout  & (!\inst13|Add0~29_sumout  & (!\inst13|Add0~25_sumout  & !\inst13|Add0~33_sumout ))) ) ) )

	.dataa(!\inst13|Add0~21_sumout ),
	.datab(!\inst13|Add0~29_sumout ),
	.datac(!\inst13|Add0~25_sumout ),
	.datad(!\inst13|Add0~33_sumout ),
	.datae(!\inst13|Equal0~1_combout ),
	.dataf(!\inst13|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Equal4~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector25~1 .extended_lut = "off";
defparam \inst|Selector25~1 .lut_mask = 64'h00000F3F00005F7F;
defparam \inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = ( \inst|IR [1] & ( !\inst|IR [2] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[34]~30_combout )) # (\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) ) ) ) # ( !\inst|IR [1] & ( !\inst|IR [2] 
// & ( \inst|shifter|auto_generated|sbit_w[18]~8_combout  ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IR [2]),
=======
defparam \inst13|Equal4~0 .extended_lut = "off";
defparam \inst13|Equal4~0 .lut_mask = 64'h800080008000FFFF;
defparam \inst13|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \inst13|Equal4~2 (
// Equation(s):
// \inst13|Equal4~2_combout  = ( \inst13|Equal4~0_combout  & ( \inst13|reset_count~5_combout  & ( (!\inst13|reset_count~3_combout ) # (((!\inst13|reset_count~9_combout ) # (!\inst13|reset_count~4_combout )) # (\inst13|Equal4~1_combout )) ) ) ) # ( 
// !\inst13|Equal4~0_combout  & ( \inst13|reset_count~5_combout  ) ) # ( \inst13|Equal4~0_combout  & ( !\inst13|reset_count~5_combout  ) ) # ( !\inst13|Equal4~0_combout  & ( !\inst13|reset_count~5_combout  ) )

	.dataa(!\inst13|reset_count~3_combout ),
	.datab(!\inst13|Equal4~1_combout ),
	.datac(!\inst13|reset_count~9_combout ),
	.datad(!\inst13|reset_count~4_combout ),
	.datae(!\inst13|Equal4~0_combout ),
	.dataf(!\inst13|reset_count~5_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector25~2 .extended_lut = "off";
defparam \inst|Selector25~2 .lut_mask = 64'h0F0F227700000000;
defparam \inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N36
cyclonev_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = ( \inst|WideOr3~1_combout  & ( \inst|AC [2] & ( (!\inst|state.ex_loadi~DUPLICATE_q  & (((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [2])))) # (\inst|state.ex_loadi~DUPLICATE_q  & (!\inst|IR [2] & 
// ((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [2])))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( \inst|AC [2] & ( (!\inst|altsyncram_component|auto_generated|q_a [2] & (!\inst|state.ex_xor~q  & ((!\inst|state.ex_loadi~DUPLICATE_q 
// ) # (!\inst|IR [2])))) ) ) ) # ( \inst|WideOr3~1_combout  & ( !\inst|AC [2] & ( (!\inst|state.ex_loadi~DUPLICATE_q  & (((!\inst|altsyncram_component|auto_generated|q_a [2]) # (!\inst|state.ex_xor~q )))) # (\inst|state.ex_loadi~DUPLICATE_q  & (!\inst|IR 
// [2] & ((!\inst|altsyncram_component|auto_generated|q_a [2]) # (!\inst|state.ex_xor~q )))) ) ) ) # ( !\inst|WideOr3~1_combout  & ( !\inst|AC [2] & ( (!\inst|altsyncram_component|auto_generated|q_a [2] & ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR 
// [2]))) ) ) )

	.dataa(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|WideOr3~1_combout ),
	.dataf(!\inst|AC [2]),
=======
defparam \inst13|Equal4~2 .extended_lut = "off";
defparam \inst13|Equal4~2 .lut_mask = 64'hFFFFFFFFFFFFFFFB;
defparam \inst13|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \inst13|reset_count~13 (
// Equation(s):
// \inst13|reset_count~13_combout  = ( \inst13|Equal2~0_combout  & ( \inst13|Equal3~1_combout  & ( (\inst13|Equal1~0_combout  & (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & \inst13|Equal3~0_combout ))) ) ) )

	.dataa(!\inst13|Equal1~0_combout ),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Equal0~0_combout ),
	.datad(!\inst13|Equal3~0_combout ),
	.datae(!\inst13|Equal2~0_combout ),
	.dataf(!\inst13|Equal3~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~3 .extended_lut = "off";
defparam \inst|Selector25~3 .lut_mask = 64'hE0E0EEE0E000EE0E;
defparam \inst|Selector25~3 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = ( \inst|Selector25~2_combout  & ( \inst|Selector25~3_combout  & ( (!\inst|Selector25~1_combout  & !\inst|Selector20~0_combout ) ) ) ) # ( !\inst|Selector25~2_combout  & ( \inst|Selector25~3_combout  & ( 
// (!\inst|Selector25~1_combout  & ((!\inst|Selector20~0_combout ) # ((!\inst|shifter|auto_generated|sbit_w[48]~22_combout ) # (!\inst|shifter|auto_generated|sbit_w[38]~29_combout )))) ) ) )

	.dataa(!\inst|Selector25~1_combout ),
	.datab(!\inst|Selector20~0_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[48]~22_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.datae(!\inst|Selector25~2_combout ),
	.dataf(!\inst|Selector25~3_combout ),
=======
// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \inst13|Equal4~3 (
// Equation(s):
// \inst13|Equal4~3_combout  = ( \inst13|Add0~9_sumout  & ( \inst13|Add0~17_sumout  & ( (!\inst13|reset_count~13_combout  & !\inst13|Equal0~2_combout ) ) ) ) # ( !\inst13|Add0~9_sumout  & ( \inst13|Add0~17_sumout  & ( (!\inst13|reset_count~13_combout  & 
// !\inst13|Equal0~2_combout ) ) ) ) # ( \inst13|Add0~9_sumout  & ( !\inst13|Add0~17_sumout  & ( (!\inst13|reset_count~13_combout  & !\inst13|Equal0~2_combout ) ) ) ) # ( !\inst13|Add0~9_sumout  & ( !\inst13|Add0~17_sumout  & ( 
// (!\inst13|reset_count~13_combout  & ((!\inst13|Equal0~2_combout ) # ((!\inst13|Add0~1_sumout  & !\inst13|Add0~13_sumout )))) ) ) )

	.dataa(!\inst13|Add0~1_sumout ),
	.datab(!\inst13|Add0~13_sumout ),
	.datac(!\inst13|reset_count~13_combout ),
	.datad(!\inst13|Equal0~2_combout ),
	.datae(!\inst13|Add0~9_sumout ),
	.dataf(!\inst13|Add0~17_sumout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector25~4 .extended_lut = "off";
defparam \inst|Selector25~4 .lut_mask = 64'h00000000AAA88888;
defparam \inst|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N24
cyclonev_lcell_comb \inst|io_bus|dout[2]~6 (
// Equation(s):
// \inst|io_bus|dout[2]~6_combout  = ( \inst11~combout  & ( (!\inst4|IO_BUS|dout[2]~2_combout  & (\inst7|B_DI [2] & !\inst|io_bus|dout[2]~5_combout )) ) ) # ( !\inst11~combout  & ( ((!\inst4|IO_BUS|dout[2]~2_combout  & !\inst|io_bus|dout[2]~5_combout )) # 
// (\inst|io_bus|dout[0]~0_combout ) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst4|IO_BUS|dout[2]~2_combout ),
	.datac(!\inst7|B_DI [2]),
	.datad(!\inst|io_bus|dout[2]~5_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[2]~6_combout ),
=======
defparam \inst13|Equal4~3 .extended_lut = "off";
defparam \inst13|Equal4~3 .lut_mask = 64'hF080F000F000F000;
defparam \inst13|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N33
cyclonev_lcell_comb \inst13|ram_read_addr[0]~3 (
// Equation(s):
// \inst13|ram_read_addr[0]~3_combout  = (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & ((!\inst13|enc_count [0]) # (!\inst13|enc_count [1]))))

	.dataa(!\inst13|enc_count [0]),
	.datab(!\inst13|enc_count [1]),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_read_addr[0]~3_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[2]~6 .extended_lut = "off";
defparam \inst|io_bus|dout[2]~6 .lut_mask = 64'hDD55DD550C000C00;
defparam \inst|io_bus|dout[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N18
cyclonev_lcell_comb \inst|Selector25~5 (
// Equation(s):
// \inst|Selector25~5_combout  = ( \inst|Selector25~4_combout  & ( \inst|io_bus|dout[2]~6_combout  & ( (((\inst|Add1~9_sumout  & !\inst|WideOr3~0_combout )) # (\inst|state.ex_in2~q )) # (\inst|Selector25~0_combout ) ) ) ) # ( !\inst|Selector25~4_combout  & ( 
// \inst|io_bus|dout[2]~6_combout  ) ) # ( \inst|Selector25~4_combout  & ( !\inst|io_bus|dout[2]~6_combout  & ( ((\inst|Add1~9_sumout  & !\inst|WideOr3~0_combout )) # (\inst|Selector25~0_combout ) ) ) ) # ( !\inst|Selector25~4_combout  & ( 
// !\inst|io_bus|dout[2]~6_combout  ) )

	.dataa(!\inst|Add1~9_sumout ),
	.datab(!\inst|Selector25~0_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Selector25~4_combout ),
	.dataf(!\inst|io_bus|dout[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~5_combout ),
=======
defparam \inst13|ram_read_addr[0]~3 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~3 .lut_mask = 64'h000E000E000E000E;
defparam \inst13|ram_read_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N24
cyclonev_lcell_comb \inst13|ram_read_addr[0]~0 (
// Equation(s):
// \inst13|ram_read_addr[0]~0_combout  = ( \inst13|enc_count [2] & ( \inst13|enc_count [3] & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((!\inst13|Add3~2_combout ) # (!\inst13|enc_count [4])))) ) ) ) # ( !\inst13|enc_count [2] & ( 
// \inst13|enc_count [3] & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((!\inst13|Add3~2_combout ) # (\inst13|enc_count [4])))) ) ) ) # ( \inst13|enc_count [2] & ( !\inst13|enc_count [3] & ( (\inst13|Equal0~0_combout  & 
// \inst13|Equal0~1_combout ) ) ) ) # ( !\inst13|enc_count [2] & ( !\inst13|enc_count [3] & ( (\inst13|Equal0~0_combout  & (\inst13|Equal0~1_combout  & ((\inst13|enc_count [4]) # (\inst13|Add3~2_combout )))) ) ) )

	.dataa(!\inst13|Add3~2_combout ),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|enc_count [4]),
	.datae(!\inst13|enc_count [2]),
	.dataf(!\inst13|enc_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_read_addr[0]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector25~5 .extended_lut = "off";
defparam \inst|Selector25~5 .lut_mask = 64'hFFFF7733FFFF7F3F;
defparam \inst|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N20
dffeas \inst|AC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[2] .is_wysiwyg = "true";
defparam \inst|AC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N27
cyclonev_lcell_comb \inst|next_mem_addr[2]~2 (
// Equation(s):
// \inst|next_mem_addr[2]~2_combout  = ( \inst|PC [2] & ( ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout  & ((\inst|IR [2])))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [2] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout  & ((\inst|IR [2]))))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(!\inst|PC [2]),
	.dataf(gnd),
=======
defparam \inst13|ram_read_addr[0]~0 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~0 .lut_mask = 64'h0103030302030302;
defparam \inst13|ram_read_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N18
cyclonev_lcell_comb \inst13|ram_read_addr[0]~1 (
// Equation(s):
// \inst13|ram_read_addr[0]~1_combout  = ( !\inst13|ram_read_addr[0]~0_combout  & ( !\inst13|bit_count~2_combout  & ( (\inst13|bit_count~0_combout  & (!\inst13|bit_count~4_combout  & (!\inst13|ram_read_addr[0]~3_combout  & \inst13|bit_count~5_combout ))) ) ) 
// )

	.dataa(!\inst13|bit_count~0_combout ),
	.datab(!\inst13|bit_count~4_combout ),
	.datac(!\inst13|ram_read_addr[0]~3_combout ),
	.datad(!\inst13|bit_count~5_combout ),
	.datae(!\inst13|ram_read_addr[0]~0_combout ),
	.dataf(!\inst13|bit_count~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[2]~2 .extended_lut = "off";
defparam \inst|next_mem_addr[2]~2 .lut_mask = 64'h470047FF470047FF;
defparam \inst|next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [15],\inst|AC [14],\inst|AC [13],\inst|AC [12],\inst|AC [11]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "PixelTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_qm24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FCD219DC5298677";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N21
cyclonev_lcell_comb \inst|state~48 (
// Equation(s):
// \inst|state~48_combout  = ( \inst|state.decode~q  & ( (\inst|Selector30~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [15] & (!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|Selector30~0_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
=======
defparam \inst13|ram_read_addr[0]~1 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~1 .lut_mask = 64'h0040000000000000;
defparam \inst13|ram_read_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \inst13|ram_read_addr[0]~2 (
// Equation(s):
// \inst13|ram_read_addr[0]~2_combout  = ( \inst13|Equal4~0_combout  & ( \inst13|ram_read_addr[0]~1_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & (((!\inst13|Equal4~3_combout ) # (\inst13|Equal4~1_combout )) # (\inst13|bit_count~3_combout 
// ))) ) ) ) # ( !\inst13|Equal4~0_combout  & ( \inst13|ram_read_addr[0]~1_combout  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \inst13|Equal4~0_combout  & ( !\inst13|ram_read_addr[0]~1_combout  & ( 
// (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst13|Equal4~3_combout ) # (\inst13|Equal4~1_combout ))) ) ) ) # ( !\inst13|Equal4~0_combout  & ( !\inst13|ram_read_addr[0]~1_combout  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\inst13|bit_count~3_combout ),
	.datab(!\inst13|Equal4~1_combout ),
	.datac(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(!\inst13|Equal4~3_combout ),
	.datae(!\inst13|Equal4~0_combout ),
	.dataf(!\inst13|ram_read_addr[0]~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~48 .extended_lut = "off";
defparam \inst|state~48 .lut_mask = 64'h0000000000100010;
defparam \inst|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N23
dffeas \inst|state.ex_return (
=======
defparam \inst13|ram_read_addr[0]~2 .extended_lut = "off";
defparam \inst13|ram_read_addr[0]~2 .lut_mask = 64'h0F0F0F030F0F0F07;
defparam \inst13|ram_read_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N32
dffeas \inst13|ram_read_addr[0] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~48_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_return .is_wysiwyg = "true";
defparam \inst|state.ex_return .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X45_Y16_N34
dffeas \inst|PC_stack[8][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][1]~feeder_combout ),
	.asdata(\inst|PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \inst|PC_stack[9][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N33
cyclonev_lcell_comb \inst13|Add4~5 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[9][1]~feeder_combout  = ( \inst|PC_stack[8][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X37_Y24_N25
dffeas \inst|PC_stack[9][1] (
=======
// Location: FF_X40_Y24_N34
dffeas \inst13|ram_read_addr[1] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y16_N33
cyclonev_lcell_comb \inst|PC_stack[8][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \inst13|Add4~9 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[8][1]~feeder_combout  = \inst|PC_stack[9][1]~q 

	.dataa(!\inst|PC_stack[9][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X45_Y16_N35
dffeas \inst|PC_stack[8][1]~DUPLICATE (
=======
// Location: FF_X40_Y24_N37
dffeas \inst13|ram_read_addr[2] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][1]~feeder_combout ),
	.asdata(\inst|PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y16_N30
cyclonev_lcell_comb \inst|PC_stack[7][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \inst13|Add4~13 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[7][1]~feeder_combout  = \inst|PC_stack[8][1]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X45_Y16_N32
dffeas \inst|PC_stack[7][1] (
=======
// Location: FF_X40_Y24_N40
dffeas \inst13|ram_read_addr[3] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][1]~feeder_combout ),
	.asdata(\inst|PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N51
cyclonev_lcell_comb \inst|PC_stack[6][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \inst13|Add4~17 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[6][1]~feeder_combout  = ( \inst|PC_stack[7][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y20_N52
dffeas \inst|PC_stack[6][1] (
=======
// Location: FF_X40_Y24_N43
dffeas \inst13|ram_read_addr[4] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][1]~feeder_combout ),
	.asdata(\inst|PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N48
cyclonev_lcell_comb \inst|PC_stack[5][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N45
cyclonev_lcell_comb \inst13|Add4~21 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[5][1]~feeder_combout  = \inst|PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y20_N50
dffeas \inst|PC_stack[5][1] (
=======
// Location: FF_X40_Y24_N46
dffeas \inst13|ram_read_addr[5] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][1]~feeder_combout ),
	.asdata(\inst|PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N3
cyclonev_lcell_comb \inst|PC_stack[4][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \inst13|Add4~25 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[4][1]~feeder_combout  = \inst|PC_stack[5][1]~q 

	.dataa(!\inst|PC_stack[5][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y20_N5
dffeas \inst|PC_stack[4][1] (
=======
// Location: FF_X40_Y24_N49
dffeas \inst13|ram_read_addr[6] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][1]~feeder_combout ),
	.asdata(\inst|PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N45
cyclonev_lcell_comb \inst|PC_stack[3][1]~feeder (
=======
// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \inst13|Add4~29 (
>>>>>>> Stashed changes
// Equation(s):
// \inst|PC_stack[3][1]~feeder_combout  = \inst|PC_stack[4][1]~q 

	.dataa(!\inst|PC_stack[4][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y20_N47
dffeas \inst|PC_stack[3][1] (
=======
// Location: FF_X40_Y24_N52
dffeas \inst13|ram_read_addr[7] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][1]~feeder_combout ),
	.asdata(\inst|PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N0
cyclonev_lcell_comb \inst|PC_stack[2][1]~feeder (
// Equation(s):
// \inst|PC_stack[2][1]~feeder_combout  = \inst|PC_stack[3][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
// Location: MLABCELL_X52_Y26_N18
cyclonev_lcell_comb \inst13|Selector10~0 (
// Equation(s):
// \inst13|Selector10~0_combout  = ( \IO_DATA[5]~5_combout  & ( \IO_DATA[2]~2_combout  & ( ((!\inst13|ram_write_buffer[19]~4_combout ) # ((\inst13|color [2] & \inst13|ram_write_buffer[19]~0_combout ))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( 
// !\IO_DATA[5]~5_combout  & ( \IO_DATA[2]~2_combout  & ( (!\inst13|wstate.W24_B~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ))) # (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & 
// \inst13|ram_write_buffer[19]~4_combout )))) ) ) ) # ( \IO_DATA[5]~5_combout  & ( !\IO_DATA[2]~2_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color [2])))) # (\inst13|wstate.W24_B~q ) ) ) ) 
// # ( !\IO_DATA[5]~5_combout  & ( !\IO_DATA[2]~2_combout  & ( (\inst13|color [2] & (\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|wstate.W24_B~q  & \inst13|ram_write_buffer[19]~4_combout ))) ) ) )

	.dataa(!\inst13|color [2]),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(!\inst13|wstate.W24_B~q ),
	.datad(!\inst13|ram_write_buffer[19]~4_combout ),
	.datae(!\IO_DATA[5]~5_combout ),
	.dataf(!\IO_DATA[2]~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[2][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N2
dffeas \inst|PC_stack[2][1] (
=======
defparam \inst13|Selector10~0 .extended_lut = "off";
defparam \inst13|Selector10~0 .lut_mask = 64'h00103F1FC010FF1F;
defparam \inst13|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \inst13|ram_write_buffer[5] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][1]~feeder_combout ),
	.asdata(\inst|PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[3]~22_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N42
cyclonev_lcell_comb \inst|PC_stack[1][1]~feeder (
// Equation(s):
// \inst|PC_stack[1][1]~feeder_combout  = \inst|PC_stack[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
// Location: MLABCELL_X52_Y26_N0
cyclonev_lcell_comb \inst13|Selector9~0 (
// Equation(s):
// \inst13|Selector9~0_combout  = ( \IO_DATA[3]~3_combout  & ( \IO_DATA[6]~6_combout  & ( ((!\inst13|ram_write_buffer[19]~4_combout ) # ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color [2]))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( 
// !\IO_DATA[3]~3_combout  & ( \IO_DATA[6]~6_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color [2])))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( \IO_DATA[3]~3_combout  & ( !\IO_DATA[6]~6_combout 
//  & ( (!\inst13|wstate.W24_B~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ))) # (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & \inst13|ram_write_buffer[19]~4_combout )))) ) ) ) # ( 
// !\IO_DATA[3]~3_combout  & ( !\IO_DATA[6]~6_combout  & ( (!\inst13|wstate.W24_B~q  & (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & \inst13|ram_write_buffer[19]~4_combout ))) ) ) )

	.dataa(!\inst13|wstate.W24_B~q ),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(!\inst13|color [2]),
	.datad(!\inst13|ram_write_buffer[19]~4_combout ),
	.datae(!\IO_DATA[3]~3_combout ),
	.dataf(!\IO_DATA[6]~6_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[1][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N44
dffeas \inst|PC_stack[1][1] (
=======
defparam \inst13|Selector9~0 .extended_lut = "off";
defparam \inst13|Selector9~0 .lut_mask = 64'h000288027757FF57;
defparam \inst13|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N1
dffeas \inst13|ram_write_buffer[6] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][1]~feeder_combout ),
	.asdata(\inst|PC_stack[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[3]~22_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y20_N39
cyclonev_lcell_comb \inst|PC_stack[0][1]~feeder (
// Equation(s):
// \inst|PC_stack[0][1]~feeder_combout  = \inst|PC_stack[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
=======
// Location: MLABCELL_X52_Y26_N54
cyclonev_lcell_comb \inst13|Selector8~0 (
// Equation(s):
// \inst13|Selector8~0_combout  = ( \IO_DATA[4]~4_combout  & ( \IO_DATA[7]~7_combout  & ( ((!\inst13|ram_write_buffer[19]~4_combout ) # ((\inst13|color [2] & \inst13|ram_write_buffer[19]~0_combout ))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( 
// !\IO_DATA[4]~4_combout  & ( \IO_DATA[7]~7_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color [2])))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( \IO_DATA[4]~4_combout  & ( !\IO_DATA[7]~7_combout 
//  & ( (!\inst13|wstate.W24_B~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ))) # (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & \inst13|ram_write_buffer[19]~4_combout )))) ) ) ) # ( 
// !\IO_DATA[4]~4_combout  & ( !\IO_DATA[7]~7_combout  & ( (\inst13|color [2] & (\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|wstate.W24_B~q  & \inst13|ram_write_buffer[19]~4_combout ))) ) ) )

	.dataa(!\inst13|color [2]),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(!\inst13|wstate.W24_B~q ),
	.datad(!\inst13|ram_write_buffer[19]~4_combout ),
	.datae(!\IO_DATA[4]~4_combout ),
	.dataf(!\IO_DATA[7]~7_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|PC_stack[0][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N40
dffeas \inst|PC_stack[0][1] (
=======
defparam \inst13|Selector8~0 .extended_lut = "off";
defparam \inst13|Selector8~0 .lut_mask = 64'h0010C0103F1FFF1F;
defparam \inst13|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N55
dffeas \inst13|ram_write_buffer[7] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][1]~feeder_combout ),
	.asdata(\inst|PC[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
=======
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[3]~22_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y17_N6
cyclonev_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = ( \inst|IR [1] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~q  & !\inst|state.decode~q ))) # (\inst|altsyncram_component|auto_generated|q_a [1]) ) ) # ( !\inst|IR [1] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|state.decode~q ) # (\inst|state.ex_istore2~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~0_combout ),
=======
// Location: LABCELL_X51_Y25_N51
cyclonev_lcell_comb \IO_DATA[0]~19 (
// Equation(s):
// \IO_DATA[0]~19_combout  = ( \inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) ) # ( !\inst4|IO_COUNT [0] & ( (\inst|IO_WRITE_int~q  & \inst|AC [0]) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|AC [0]),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~19 .extended_lut = "off";
defparam \IO_DATA[0]~19 .lut_mask = 64'h005500550A5F0A5F;
defparam \IO_DATA[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N36
cyclonev_lcell_comb \IO_DATA[0]~16 (
// Equation(s):
// \IO_DATA[0]~16_combout  = ( \inst12~0_combout  & ( (!\inst|IO_WRITE_int~q  & ((!\inst11~1_combout ) # ((!\inst3|TIMER_EN~0_combout ) # (!\inst11~0_combout )))) ) ) # ( !\inst12~0_combout  & ( !\inst|IO_WRITE_int~q  ) )

	.dataa(!\inst11~1_combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst11~0_combout ),
	.datae(gnd),
	.dataf(!\inst12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~16 .extended_lut = "off";
defparam \IO_DATA[0]~16 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \IO_DATA[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N6
cyclonev_lcell_comb \inst13|ram_write_buffer~7 (
// Equation(s):
// \inst13|ram_write_buffer~7_combout  = ( !\inst13|color [0] & ( \inst13|color [2] & ( \inst13|color [1] ) ) ) # ( \inst13|color [0] & ( !\inst13|color [2] & ( !\inst13|color [1] ) ) ) # ( !\inst13|color [0] & ( !\inst13|color [2] ) )

	.dataa(!\inst13|color [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst13|color [0]),
	.dataf(!\inst13|color [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer~7 .extended_lut = "off";
defparam \inst13|ram_write_buffer~7 .lut_mask = 64'hFFFFAAAA55550000;
defparam \inst13|ram_write_buffer~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N45
cyclonev_lcell_comb \inst13|ram_write_buffer~17 (
// Equation(s):
// \inst13|ram_write_buffer~17_combout  = ( !\inst3|BIT24_R~combout  & ( (\inst13|ram_write_buffer[19]~0_combout  & \inst13|ram_write_buffer~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|ram_write_buffer[19]~0_combout ),
	.datad(!\inst13|ram_write_buffer~7_combout ),
	.datae(gnd),
	.dataf(!\inst3|BIT24_R~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer~17 .extended_lut = "off";
defparam \inst13|ram_write_buffer~17 .lut_mask = 64'h000F000F00000000;
defparam \inst13|ram_write_buffer~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N42
cyclonev_lcell_comb \inst13|ram_write_buffer~21 (
// Equation(s):
// \inst13|ram_write_buffer~21_combout  = ( \inst13|ram_write_buffer~17_combout  ) # ( !\inst13|ram_write_buffer~17_combout  & ( (\inst3|BIT24_R~combout  & (((\IO_DATA[0]~16_combout  & \inst7|B_DI [0])) # (\IO_DATA[0]~19_combout ))) ) )

	.dataa(!\IO_DATA[0]~19_combout ),
	.datab(!\inst3|BIT24_R~combout ),
	.datac(!\IO_DATA[0]~16_combout ),
	.datad(!\inst7|B_DI [0]),
	.datae(gnd),
	.dataf(!\inst13|ram_write_buffer~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~21_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector10~0 .extended_lut = "off";
defparam \inst|Selector10~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N57
cyclonev_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = ( \inst|Selector10~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # ((\inst|Add0~5_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][1]~q )))) ) ) # ( !\inst|Selector10~0_combout  
// & ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~5_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][1]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][1]~q ),
	.datad(!\inst|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~1_combout ),
=======
defparam \inst13|ram_write_buffer~21 .extended_lut = "off";
defparam \inst13|ram_write_buffer~21 .lut_mask = 64'h11131113FFFFFFFF;
defparam \inst13|ram_write_buffer~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N21
cyclonev_lcell_comb \inst13|ram_write_buffer[10]~19 (
// Equation(s):
// \inst13|ram_write_buffer[10]~19_combout  = ( \inst13|Selector20~2_combout  & ( !\inst13|wstate.idle~q  ) ) # ( !\inst13|Selector20~2_combout  & ( (!\inst13|wstate.idle~q  & \inst13|ram_write_buffer[10]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|wstate.idle~q ),
	.datad(!\inst13|ram_write_buffer[10]~2_combout ),
	.datae(gnd),
	.dataf(!\inst13|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[10]~19_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector10~1 .extended_lut = "off";
defparam \inst|Selector10~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N58
dffeas \inst|PC[1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~1_combout ),
=======
defparam \inst13|ram_write_buffer[10]~19 .extended_lut = "off";
defparam \inst13|ram_write_buffer[10]~19 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \inst13|ram_write_buffer[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N43
dffeas \inst13|ram_write_buffer[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~21_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst|PC[0]~2_combout ),
=======
	.ena(\inst13|ram_write_buffer[10]~19_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X51_Y20_N54
cyclonev_lcell_comb \inst|next_mem_addr[1]~1 (
// Equation(s):
// \inst|next_mem_addr[1]~1_combout  = ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst|IR [1] & ( (!\inst|state.fetch~DUPLICATE_q ) # (\inst|PC[1]~DUPLICATE_q ) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst|IR [1] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|PC[1]~DUPLICATE_q )) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|IR [1] & ( (!\inst|state.fetch~DUPLICATE_q  & 
// ((!\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|PC[1]~DUPLICATE_q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|IR [1] & ( (\inst|PC[1]~DUPLICATE_q  & \inst|state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\inst|PC[1]~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[1]~1_combout ),
=======
// Location: MLABCELL_X52_Y24_N42
cyclonev_lcell_comb \IO_DATA[1]~18 (
// Equation(s):
// \IO_DATA[1]~18_combout  = (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [1]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [1]))))

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst4|IO_COUNT [1]),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~18_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[1]~1 .extended_lut = "off";
defparam \inst|next_mem_addr[1]~1 .lut_mask = 64'h0505C5C53535F5F5;
defparam \inst|next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N24
cyclonev_lcell_comb \inst|state~45 (
// Equation(s):
// \inst|state~45_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|state~41_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst|state~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~45_combout ),
=======
defparam \IO_DATA[1]~18 .extended_lut = "off";
defparam \IO_DATA[1]~18 .lut_mask = 64'h0437043704370437;
defparam \IO_DATA[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N36
cyclonev_lcell_comb \inst13|ram_write_buffer~20 (
// Equation(s):
// \inst13|ram_write_buffer~20_combout  = ( \IO_DATA[1]~18_combout  & ( (\inst3|BIT24_R~combout ) # (\inst13|ram_write_buffer~17_combout ) ) ) # ( !\IO_DATA[1]~18_combout  & ( ((\IO_DATA[0]~16_combout  & (\inst7|B_DI [1] & \inst3|BIT24_R~combout ))) # 
// (\inst13|ram_write_buffer~17_combout ) ) )

	.dataa(!\IO_DATA[0]~16_combout ),
	.datab(!\inst13|ram_write_buffer~17_combout ),
	.datac(!\inst7|B_DI [1]),
	.datad(!\inst3|BIT24_R~combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer~20 .extended_lut = "off";
defparam \inst13|ram_write_buffer~20 .lut_mask = 64'h3337333733FF33FF;
defparam \inst13|ram_write_buffer~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N37
dffeas \inst13|ram_write_buffer[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~20_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[9] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N6
cyclonev_lcell_comb \IO_DATA[2]~20 (
// Equation(s):
// \IO_DATA[2]~20_combout  = ( \inst4|IO_COUNT [2] & ( (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q  & ((\inst|AC [2]))) ) ) # ( !\inst4|IO_COUNT [2] & ( (\inst|IO_WRITE_int~q  & \inst|AC [2]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~20 .extended_lut = "off";
defparam \IO_DATA[2]~20 .lut_mask = 64'h000F000F303F303F;
defparam \IO_DATA[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N39
cyclonev_lcell_comb \inst13|ram_write_buffer~18 (
// Equation(s):
// \inst13|ram_write_buffer~18_combout  = ( \inst7|B_DI [2] & ( ((\inst3|BIT24_R~combout  & ((\IO_DATA[2]~20_combout ) # (\IO_DATA[0]~16_combout )))) # (\inst13|ram_write_buffer~17_combout ) ) ) # ( !\inst7|B_DI [2] & ( ((\inst3|BIT24_R~combout  & 
// \IO_DATA[2]~20_combout )) # (\inst13|ram_write_buffer~17_combout ) ) )

	.dataa(!\IO_DATA[0]~16_combout ),
	.datab(!\inst13|ram_write_buffer~17_combout ),
	.datac(!\inst3|BIT24_R~combout ),
	.datad(!\IO_DATA[2]~20_combout ),
	.datae(gnd),
	.dataf(!\inst7|B_DI [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~18_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~45 .extended_lut = "off";
defparam \inst|state~45 .lut_mask = 64'h0005000500050005;
defparam \inst|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N25
dffeas \inst|state.ex_iload (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~45_combout ),
=======
defparam \inst13|ram_write_buffer~18 .extended_lut = "off";
defparam \inst13|ram_write_buffer~18 .lut_mask = 64'h333F333F373F373F;
defparam \inst13|ram_write_buffer~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N41
dffeas \inst13|ram_write_buffer[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~18_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(vcc),
=======
	.ena(\inst13|ram_write_buffer[10]~19_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_iload .is_wysiwyg = "true";
defparam \inst|state.ex_iload .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y17_N15
cyclonev_lcell_comb \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = ( !\inst|state.ex_istore2~q  & ( (!\inst|state.decode~q  & !\inst|state.ex_iload~q ) ) )
=======
// Location: MLABCELL_X52_Y25_N33
cyclonev_lcell_comb \inst13|ram_write_buffer[11]~9 (
// Equation(s):
// \inst13|ram_write_buffer[11]~9_combout  = ( \inst13|ram_write_buffer[19]~0_combout  & ( (\inst3|BIT24_R~combout  & \inst13|ram_write_buffer[11]~1_combout ) ) ) # ( !\inst13|ram_write_buffer[19]~0_combout  & ( (\inst13|ram_write_buffer[11]~1_combout  & 
// ((\inst13|rstate~q ) # (\inst3|BIT24_R~combout ))) ) )
>>>>>>> Stashed changes

	.dataa(!\inst3|BIT24_R~combout ),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|state.ex_iload~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideNor0~combout ),
=======
	.datac(!\inst13|rstate~q ),
	.datad(!\inst13|ram_write_buffer[11]~1_combout ),
	.datae(gnd),
	.dataf(!\inst13|ram_write_buffer[19]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer[11]~9 .extended_lut = "off";
defparam \inst13|ram_write_buffer[11]~9 .lut_mask = 64'h005F005F00550055;
defparam \inst13|ram_write_buffer[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N48
cyclonev_lcell_comb \inst13|ram_write_buffer[11]~8 (
// Equation(s):
// \inst13|ram_write_buffer[11]~8_combout  = ( \inst13|ram_write_buffer[19]~4_combout  & ( !\inst3|BIT24_R~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|BIT24_R~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|ram_write_buffer[19]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[11]~8_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|WideNor0 .extended_lut = "off";
defparam \inst|WideNor0 .lut_mask = 64'hF000F00000000000;
defparam \inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \inst|next_mem_addr[0]~0 (
// Equation(s):
// \inst|next_mem_addr[0]~0_combout  = ( \inst|PC [0] & ( ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [0]))) # (\inst|WideNor0~combout  & (\inst|IR [0]))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [0] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [0]))) # (\inst|WideNor0~combout  & (\inst|IR [0])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|IR [0]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst|PC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[0]~0_combout ),
=======
defparam \inst13|ram_write_buffer[11]~8 .extended_lut = "off";
defparam \inst13|ram_write_buffer[11]~8 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst13|ram_write_buffer[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N30
cyclonev_lcell_comb \inst13|ram_write_buffer~16 (
// Equation(s):
// \inst13|ram_write_buffer~16_combout  = ( \IO_DATA[11]~11_combout  & ( \inst13|ram_write_buffer[11]~8_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & \inst13|ram_write_buffer~7_combout ) ) ) ) # ( !\IO_DATA[11]~11_combout  & ( 
// \inst13|ram_write_buffer[11]~8_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & \inst13|ram_write_buffer~7_combout ) ) ) ) # ( \IO_DATA[11]~11_combout  & ( !\inst13|ram_write_buffer[11]~8_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout ) # 
// (\IO_DATA[3]~3_combout ) ) ) ) # ( !\IO_DATA[11]~11_combout  & ( !\inst13|ram_write_buffer[11]~8_combout  & ( (\IO_DATA[3]~3_combout  & \inst13|ram_write_buffer[11]~9_combout ) ) ) )

	.dataa(!\IO_DATA[3]~3_combout ),
	.datab(!\inst13|ram_write_buffer[11]~9_combout ),
	.datac(!\inst13|ram_write_buffer~7_combout ),
	.datad(gnd),
	.datae(!\IO_DATA[11]~11_combout ),
	.dataf(!\inst13|ram_write_buffer[11]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~16_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|next_mem_addr[0]~0 .extended_lut = "off";
defparam \inst|next_mem_addr[0]~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N18
cyclonev_lcell_comb \inst|state~33 (
// Equation(s):
// \inst|state~33_combout  = ( \inst|altsyncram_component|auto_generated|q_a [12] & ( (\inst|Selector30~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.decode~q  & !\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|Selector30~0_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~33 .extended_lut = "off";
defparam \inst|state~33 .lut_mask = 64'h0000000001000100;
defparam \inst|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N20
dffeas \inst|state.ex_in (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~33_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in .is_wysiwyg = "true";
defparam \inst|state.ex_in .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N8
dffeas \inst|state.ex_out2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_out~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
=======
defparam \inst13|ram_write_buffer~16 .extended_lut = "off";
defparam \inst13|ram_write_buffer~16 .lut_mask = 64'h1111DDDD0C0C0C0C;
defparam \inst13|ram_write_buffer~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N18
cyclonev_lcell_comb \inst13|ram_write_buffer[15]~11 (
// Equation(s):
// \inst13|ram_write_buffer[15]~11_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst13|wstate.idle~q  & ((\inst3|Equal7~2_combout ) # (\inst13|process_1~2_combout ))) ) ) # ( !\inst|IO_CYCLE~q  & ( (\inst13|process_1~2_combout  & !\inst13|wstate.idle~q ) ) )

	.dataa(!\inst13|process_1~2_combout ),
	.datab(!\inst3|Equal7~2_combout ),
	.datac(gnd),
	.datad(!\inst13|wstate.idle~q ),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer[15]~11 .extended_lut = "off";
defparam \inst13|ram_write_buffer[15]~11 .lut_mask = 64'h5500550077007700;
defparam \inst13|ram_write_buffer[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N31
dffeas \inst13|ram_write_buffer[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~16_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[15]~11_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out2 .is_wysiwyg = "true";
defparam \inst|state.ex_out2 .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y20_N6
cyclonev_lcell_comb \inst|Selector29~0 (
// Equation(s):
// \inst|Selector29~0_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|state.ex_in2~q  & !\inst|state.ex_out2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|state.ex_out2~q ),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~0_combout ),
=======
// Location: LABCELL_X48_Y24_N27
cyclonev_lcell_comb \inst13|ram_write_buffer~12 (
// Equation(s):
// \inst13|ram_write_buffer~12_combout  = ( \inst13|color [0] & ( \inst13|color [2] & ( \inst13|color [1] ) ) ) # ( !\inst13|color [0] & ( \inst13|color [2] & ( !\inst13|color [1] ) ) ) # ( \inst13|color [0] & ( !\inst13|color [2] & ( \inst13|color [1] ) ) )

	.dataa(!\inst13|color [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst13|color [0]),
	.dataf(!\inst13|color [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~12_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector29~0 .extended_lut = "off";
defparam \inst|Selector29~0 .lut_mask = 64'h00000000F000F000;
defparam \inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N54
cyclonev_lcell_comb \inst|Selector29~1 (
// Equation(s):
// \inst|Selector29~1_combout  = ( \inst|Selector29~0_combout  & ( (((!\inst|state.fetch~DUPLICATE_q  & \inst|state.init~q )) # (\inst|state.ex_out~q )) # (\inst|state.ex_in~q ) ) ) # ( !\inst|Selector29~0_combout  & ( (\inst|state.ex_out~q ) # 
// (\inst|state.ex_in~q ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.ex_in~q ),
	.datad(!\inst|state.ex_out~q ),
=======
defparam \inst13|ram_write_buffer~12 .extended_lut = "off";
defparam \inst13|ram_write_buffer~12 .lut_mask = 64'h00005555AAAA5555;
defparam \inst13|ram_write_buffer~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N12
cyclonev_lcell_comb \inst13|ram_write_buffer~15 (
// Equation(s):
// \inst13|ram_write_buffer~15_combout  = ( \IO_DATA[12]~12_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & ((!\inst13|ram_write_buffer[11]~8_combout ) # ((!\inst13|ram_write_buffer~12_combout )))) # (\inst13|ram_write_buffer[11]~9_combout  & 
// (!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[4]~4_combout ))) ) ) # ( !\IO_DATA[12]~12_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & (\inst13|ram_write_buffer[11]~8_combout  & ((!\inst13|ram_write_buffer~12_combout )))) # 
// (\inst13|ram_write_buffer[11]~9_combout  & (!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[4]~4_combout ))) ) )

	.dataa(!\inst13|ram_write_buffer[11]~9_combout ),
	.datab(!\inst13|ram_write_buffer[11]~8_combout ),
	.datac(!\IO_DATA[4]~4_combout ),
	.datad(!\inst13|ram_write_buffer~12_combout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst|Selector29~1_combout ),
=======
	.combout(\inst13|ram_write_buffer~15_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector29~1 .extended_lut = "off";
defparam \inst|Selector29~1 .lut_mask = 64'h0FFF0FFF2FFF2FFF;
defparam \inst|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y20_N14
dffeas \inst|IO_CYCLE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
defparam \inst13|ram_write_buffer~15 .extended_lut = "off";
defparam \inst13|ram_write_buffer~15 .lut_mask = 64'h26042604AE8CAE8C;
defparam \inst13|ram_write_buffer~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N13
dffeas \inst13|ram_write_buffer[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~15_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[15]~11_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_CYCLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_CYCLE .is_wysiwyg = "true";
defparam \inst|IO_CYCLE .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y21_N48
cyclonev_lcell_comb \inst13|datatrans_en~0 (
// Equation(s):
// \inst13|datatrans_en~0_combout  = ( \inst13|datatrans_en~q  & ( \inst13|istate~0_combout  & ( (\inst|IO_CYCLE~q  & (!\inst13|process_1~1_combout  & (!\inst|IO_WRITE_int~q  & \inst3|Equal6~0_combout ))) ) ) ) # ( !\inst13|datatrans_en~q  & ( 
// \inst13|istate~0_combout  & ( (\inst|IO_CYCLE~q  & (!\inst13|process_1~1_combout  & (!\inst|IO_WRITE_int~q  & \inst3|Equal6~0_combout ))) ) ) ) # ( \inst13|datatrans_en~q  & ( !\inst13|istate~0_combout  & ( !\inst13|process_1~1_combout  ) ) ) # ( 
// !\inst13|datatrans_en~q  & ( !\inst13|istate~0_combout  & ( (\inst|IO_CYCLE~q  & (!\inst13|process_1~1_combout  & (!\inst|IO_WRITE_int~q  & \inst3|Equal6~0_combout ))) ) ) )

	.dataa(!\inst|IO_CYCLE~q ),
	.datab(!\inst13|process_1~1_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst3|Equal6~0_combout ),
	.datae(!\inst13|datatrans_en~q ),
	.dataf(!\inst13|istate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|datatrans_en~0_combout ),
=======
// Location: LABCELL_X53_Y25_N3
cyclonev_lcell_comb \inst13|ram_write_buffer~14 (
// Equation(s):
// \inst13|ram_write_buffer~14_combout  = ( \IO_DATA[13]~13_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & ((!\inst13|ram_write_buffer[11]~8_combout ) # ((!\inst13|ram_write_buffer~12_combout )))) # (\inst13|ram_write_buffer[11]~9_combout  & 
// (!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[5]~5_combout ))) ) ) # ( !\IO_DATA[13]~13_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & (\inst13|ram_write_buffer[11]~8_combout  & ((!\inst13|ram_write_buffer~12_combout )))) # 
// (\inst13|ram_write_buffer[11]~9_combout  & (!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[5]~5_combout ))) ) )

	.dataa(!\inst13|ram_write_buffer[11]~9_combout ),
	.datab(!\inst13|ram_write_buffer[11]~8_combout ),
	.datac(!\IO_DATA[5]~5_combout ),
	.datad(!\inst13|ram_write_buffer~12_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~14_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|datatrans_en~0 .extended_lut = "off";
defparam \inst13|datatrans_en~0 .lut_mask = 64'h0040CCCC00400040;
defparam \inst13|datatrans_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N50
dffeas \inst13|datatrans_en (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|datatrans_en~0_combout ),
=======
defparam \inst13|ram_write_buffer~14 .extended_lut = "off";
defparam \inst13|ram_write_buffer~14 .lut_mask = 64'h26042604AE8CAE8C;
defparam \inst13|ram_write_buffer~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N5
dffeas \inst13|ram_write_buffer[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~14_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.ena(\inst13|ram_write_buffer[15]~11_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|datatrans_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|datatrans_en .is_wysiwyg = "true";
defparam \inst13|datatrans_en .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y18_N33
cyclonev_lcell_comb \inst7|IO_BUS|dout[11]~2 (
// Equation(s):
// \inst7|IO_BUS|dout[11]~2_combout  = ( \inst13|pixelRAM|auto_generated|q_b [11] & ( (\inst|IO_WRITE_int~q  & !\inst|AC [11]) ) ) # ( !\inst13|pixelRAM|auto_generated|q_b [11] & ( ((\inst|IO_WRITE_int~q  & !\inst|AC [11])) # (\inst13|datatrans_en~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst|AC [11]),
	.datad(!\inst13|datatrans_en~q ),
=======
// Location: LABCELL_X53_Y25_N0
cyclonev_lcell_comb \inst13|ram_write_buffer~13 (
// Equation(s):
// \inst13|ram_write_buffer~13_combout  = ( \IO_DATA[6]~6_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & ((!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[14]~14_combout )) # (\inst13|ram_write_buffer[11]~8_combout  & 
// ((!\inst13|ram_write_buffer~12_combout ))))) # (\inst13|ram_write_buffer[11]~9_combout  & (!\inst13|ram_write_buffer[11]~8_combout )) ) ) # ( !\IO_DATA[6]~6_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & ((!\inst13|ram_write_buffer[11]~8_combout 
//  & (\IO_DATA[14]~14_combout )) # (\inst13|ram_write_buffer[11]~8_combout  & ((!\inst13|ram_write_buffer~12_combout ))))) ) )

	.dataa(!\inst13|ram_write_buffer[11]~9_combout ),
	.datab(!\inst13|ram_write_buffer[11]~8_combout ),
	.datac(!\IO_DATA[14]~14_combout ),
	.datad(!\inst13|ram_write_buffer~12_combout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst7|IO_BUS|dout[11]~2_combout ),
=======
	.combout(\inst13|ram_write_buffer~13_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[11]~2 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[11]~2 .lut_mask = 64'h50FF50FF50505050;
defparam \inst7|IO_BUS|dout[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N21
cyclonev_lcell_comb \inst|Selector16~3 (
// Equation(s):
// \inst|Selector16~3_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( \inst|WideOr3~1_combout  & ( (!\inst|state.ex_xor~q  & ((!\inst|state.ex_loadi~DUPLICATE_q ) # ((!\inst|IR [10])))) # (\inst|state.ex_xor~q  & (\inst|AC [11] & 
// ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10])))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( \inst|WideOr3~1_combout  & ( (!\inst|state.ex_xor~q  & ((!\inst|state.ex_loadi~DUPLICATE_q ) # ((!\inst|IR [10])))) # 
// (\inst|state.ex_xor~q  & (!\inst|AC [11] & ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10])))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( !\inst|WideOr3~1_combout  & ( (!\inst|state.ex_xor~q  & 
// ((!\inst|state.ex_loadi~DUPLICATE_q ) # ((!\inst|IR [10])))) # (\inst|state.ex_xor~q  & (!\inst|AC [11] & ((!\inst|state.ex_loadi~DUPLICATE_q ) # (!\inst|IR [10])))) ) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(!\inst|AC [11]),
	.datad(!\inst|IR [10]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\inst|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~3_combout ),
=======
defparam \inst13|ram_write_buffer~13 .extended_lut = "off";
defparam \inst13|ram_write_buffer~13 .lut_mask = 64'h2A082A086E4C6E4C;
defparam \inst13|ram_write_buffer~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N1
dffeas \inst13|ram_write_buffer[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~13_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[14] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N15
cyclonev_lcell_comb \inst13|ram_write_buffer~10 (
// Equation(s):
// \inst13|ram_write_buffer~10_combout  = ( \IO_DATA[15]~15_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & ((!\inst13|ram_write_buffer[11]~8_combout ) # ((\inst13|ram_write_buffer~7_combout )))) # (\inst13|ram_write_buffer[11]~9_combout  & 
// (!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[7]~7_combout ))) ) ) # ( !\IO_DATA[15]~15_combout  & ( (!\inst13|ram_write_buffer[11]~9_combout  & (\inst13|ram_write_buffer[11]~8_combout  & ((\inst13|ram_write_buffer~7_combout )))) # 
// (\inst13|ram_write_buffer[11]~9_combout  & (!\inst13|ram_write_buffer[11]~8_combout  & (\IO_DATA[7]~7_combout ))) ) )

	.dataa(!\inst13|ram_write_buffer[11]~9_combout ),
	.datab(!\inst13|ram_write_buffer[11]~8_combout ),
	.datac(!\IO_DATA[7]~7_combout ),
	.datad(!\inst13|ram_write_buffer~7_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer~10_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector16~3 .extended_lut = "off";
defparam \inst|Selector16~3 .lut_mask = 64'hFAC80000FAC8AF8C;
defparam \inst|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N24
cyclonev_lcell_comb \inst|Selector16~4 (
// Equation(s):
// \inst|Selector16~4_combout  = ( \inst|Selector16~3_combout  & ( \inst4|IO_BUS|dout[11]~11_combout  & ( (!\inst|io_bus|dout[0]~0_combout ) # ((!\inst|state.ex_in2~q ) # (\inst11~combout )) ) ) ) # ( \inst|Selector16~3_combout  & ( 
// !\inst4|IO_BUS|dout[11]~11_combout  & ( (!\inst|state.ex_in2~q ) # (((\inst7|IO_BUS|dout[11]~2_combout  & !\inst|io_bus|dout[0]~0_combout )) # (\inst11~combout )) ) ) )

	.dataa(!\inst7|IO_BUS|dout[11]~2_combout ),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst11~combout ),
	.datae(!\inst|Selector16~3_combout ),
	.dataf(!\inst4|IO_BUS|dout[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~4 .extended_lut = "off";
defparam \inst|Selector16~4 .lut_mask = 64'h0000F4FF0000FCFF;
defparam \inst|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N45
cyclonev_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = ( \inst|AC [11] & ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_and~DUPLICATE_q )) # (\inst|state.ex_or~q ) ) ) ) # ( \inst|AC [11] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [11] & ( ((\inst|WideOr3~2_combout  & \inst|WideOr3~3_combout )) # (\inst|state.ex_or~q ) ) ) )

	.dataa(!\inst|WideOr3~2_combout ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_and~DUPLICATE_q ),
	.datad(!\inst|WideOr3~3_combout ),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~0 .extended_lut = "off";
defparam \inst|Selector16~0 .lut_mask = 64'h0000337700003F7F;
defparam \inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N3
cyclonev_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = ( \inst|shifter|auto_generated|sbit_w[17]~24_combout  & ( (!\inst|IR [4] & (!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[19]~23_combout ) # (\inst|IR [1])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[17]~24_combout  & ( (!\inst|IR [4] & (!\inst|IR [1] & (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[19]~23_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[19]~23_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[17]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~1_combout ),
=======
defparam \inst13|ram_write_buffer~10 .extended_lut = "off";
defparam \inst13|ram_write_buffer~10 .lut_mask = 64'h042604268CAE8CAE;
defparam \inst13|ram_write_buffer~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N16
dffeas \inst13|ram_write_buffer[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_write_buffer~10_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[15] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N15
cyclonev_lcell_comb \inst13|color~4 (
// Equation(s):
// \inst13|color~4_combout  = ( !\inst13|color [2] & ( \inst13|color [1] ) )

	.dataa(!\inst13|color [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|color [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|color~4_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector16~1 .extended_lut = "off";
defparam \inst|Selector16~1 .lut_mask = 64'h0080008020A020A0;
defparam \inst|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \inst|Selector16~2 (
// Equation(s):
// \inst|Selector16~2_combout  = ( \inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[59]~35_combout  & ( (\inst|IR [3] & (!\inst|Selector16~1_combout  & !\inst|shifter|auto_generated|sbit_w[59]~49_combout )) ) ) ) # ( !\inst|IR [2] & ( 
// \inst|shifter|auto_generated|sbit_w[59]~35_combout  & ( (\inst|IR [3] & (!\inst|Selector16~1_combout  & !\inst|shifter|auto_generated|sbit_w[59]~49_combout )) ) ) ) # ( \inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[59]~35_combout  & ( 
// (!\inst|shifter|auto_generated|sbit_w[59]~49_combout  & ((!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[59]~34_combout )) # (\inst|IR [3] & ((!\inst|Selector16~1_combout ))))) ) ) ) # ( !\inst|IR [2] & ( 
// !\inst|shifter|auto_generated|sbit_w[59]~35_combout  & ( (!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[59]~34_combout )) # (\inst|IR [3] & (((!\inst|Selector16~1_combout  & !\inst|shifter|auto_generated|sbit_w[59]~49_combout )))) ) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|shifter|auto_generated|sbit_w[59]~34_combout ),
	.datac(!\inst|Selector16~1_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[59]~49_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[59]~35_combout ),
=======
defparam \inst13|color~4 .extended_lut = "off";
defparam \inst13|color~4 .lut_mask = 64'h5555555500000000;
defparam \inst13|color~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N36
cyclonev_lcell_comb \inst13|Selector7~0 (
// Equation(s):
// \inst13|Selector7~0_combout  = ( \IO_DATA[0]~19_combout  & ( \inst7|B_DI [0] & ( ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color~4_combout )) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[0]~19_combout  & ( \inst7|B_DI [0] & ( 
// (!\inst13|wstate.W24_G~q  & (\inst13|ram_write_buffer[19]~0_combout  & ((\inst13|color~4_combout )))) # (\inst13|wstate.W24_G~q  & (((\IO_DATA[0]~16_combout )))) ) ) ) # ( \IO_DATA[0]~19_combout  & ( !\inst7|B_DI [0] & ( 
// ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color~4_combout )) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[0]~19_combout  & ( !\inst7|B_DI [0] & ( (\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|wstate.W24_G~q  & \inst13|color~4_combout 
// )) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\IO_DATA[0]~16_combout ),
	.datac(!\inst13|wstate.W24_G~q ),
	.datad(!\inst13|color~4_combout ),
	.datae(!\IO_DATA[0]~19_combout ),
	.dataf(!\inst7|B_DI [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector16~2 .extended_lut = "off";
defparam \inst|Selector16~2 .lut_mask = 64'hD888D80050005000;
defparam \inst|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N36
cyclonev_lcell_comb \inst|Selector16~5 (
// Equation(s):
// \inst|Selector16~5_combout  = ( \inst|Selector16~2_combout  & ( \inst|Add1~45_sumout  & ( (!\inst|Selector16~4_combout ) # ((!\inst|WideOr3~0_combout ) # (\inst|Selector16~0_combout )) ) ) ) # ( !\inst|Selector16~2_combout  & ( \inst|Add1~45_sumout  & ( 
// (!\inst|Selector16~4_combout ) # (((!\inst|WideOr3~0_combout ) # (\inst|state.ex_shift~q )) # (\inst|Selector16~0_combout )) ) ) ) # ( \inst|Selector16~2_combout  & ( !\inst|Add1~45_sumout  & ( (!\inst|Selector16~4_combout ) # (\inst|Selector16~0_combout 
// ) ) ) ) # ( !\inst|Selector16~2_combout  & ( !\inst|Add1~45_sumout  & ( (!\inst|Selector16~4_combout ) # ((\inst|state.ex_shift~q ) # (\inst|Selector16~0_combout )) ) ) )

	.dataa(!\inst|Selector16~4_combout ),
	.datab(!\inst|Selector16~0_combout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Selector16~2_combout ),
	.dataf(!\inst|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~5_combout ),
=======
defparam \inst13|Selector7~0 .extended_lut = "off";
defparam \inst13|Selector7~0 .lut_mask = 64'h00500F5F03530F5F;
defparam \inst13|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N42
cyclonev_lcell_comb \inst13|ram_write_buffer[17]~6 (
// Equation(s):
// \inst13|ram_write_buffer[17]~6_combout  = ( \inst13|Selector0~3_combout  ) # ( !\inst13|Selector0~3_combout  & ( (!\inst13|wstate.idle~q  & ((\inst13|Selector20~2_combout ) # (\inst13|process_1~2_combout ))) ) )

	.dataa(!\inst13|process_1~2_combout ),
	.datab(!\inst13|Selector20~2_combout ),
	.datac(!\inst13|wstate.idle~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[17]~6_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector16~5 .extended_lut = "off";
defparam \inst|Selector16~5 .lut_mask = 64'hBFBFBBBBFFBFFFBB;
defparam \inst|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N38
dffeas \inst|AC[11] (
=======
defparam \inst13|ram_write_buffer[17]~6 .extended_lut = "off";
defparam \inst13|ram_write_buffer[17]~6 .lut_mask = 64'h70707070FFFFFFFF;
defparam \inst13|ram_write_buffer[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N37
dffeas \inst13|ram_write_buffer[16] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.ena(\inst13|ram_write_buffer[17]~6_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[11] .is_wysiwyg = "true";
defparam \inst|AC[11] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \inst|state~37 (
// Equation(s):
// \inst|state~37_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [12] & !\inst|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~37_combout ),
=======
// Location: LABCELL_X51_Y25_N39
cyclonev_lcell_comb \inst13|Selector6~0 (
// Equation(s):
// \inst13|Selector6~0_combout  = ( \IO_DATA[1]~18_combout  & ( \inst7|B_DI [1] & ( ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color~4_combout )) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[1]~18_combout  & ( \inst7|B_DI [1] & ( 
// (!\inst13|wstate.W24_G~q  & (\inst13|ram_write_buffer[19]~0_combout  & ((\inst13|color~4_combout )))) # (\inst13|wstate.W24_G~q  & (((\IO_DATA[0]~16_combout )))) ) ) ) # ( \IO_DATA[1]~18_combout  & ( !\inst7|B_DI [1] & ( 
// ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color~4_combout )) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[1]~18_combout  & ( !\inst7|B_DI [1] & ( (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color~4_combout  & !\inst13|wstate.W24_G~q 
// )) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\IO_DATA[0]~16_combout ),
	.datac(!\inst13|color~4_combout ),
	.datad(!\inst13|wstate.W24_G~q ),
	.datae(!\IO_DATA[1]~18_combout ),
	.dataf(!\inst7|B_DI [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector6~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~37 .extended_lut = "off";
defparam \inst|state~37 .lut_mask = 64'h0000101000001010;
defparam \inst|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N33
cyclonev_lcell_comb \inst|state~47 (
// Equation(s):
// \inst|state~47_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~37_combout  & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state~37_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
=======
defparam \inst13|Selector6~0 .extended_lut = "off";
defparam \inst13|Selector6~0 .lut_mask = 64'h050005FF053305FF;
defparam \inst13|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N40
dffeas \inst13|ram_write_buffer[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[17] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N6
cyclonev_lcell_comb \inst13|Selector5~0 (
// Equation(s):
// \inst13|Selector5~0_combout  = ( \inst13|wstate.W24_G~q  & ( \inst13|ram_write_buffer[19]~0_combout  & ( \IO_DATA[2]~2_combout  ) ) ) # ( !\inst13|wstate.W24_G~q  & ( \inst13|ram_write_buffer[19]~0_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout  & 
// ((\IO_DATA[2]~2_combout ))) # (\inst13|ram_write_buffer[19]~4_combout  & (\inst13|color~4_combout )) ) ) ) # ( \inst13|wstate.W24_G~q  & ( !\inst13|ram_write_buffer[19]~0_combout  & ( \IO_DATA[2]~2_combout  ) ) ) # ( !\inst13|wstate.W24_G~q  & ( 
// !\inst13|ram_write_buffer[19]~0_combout  & ( (\IO_DATA[5]~5_combout  & !\inst13|ram_write_buffer[19]~4_combout ) ) ) )

	.dataa(!\IO_DATA[5]~5_combout ),
	.datab(!\inst13|ram_write_buffer[19]~4_combout ),
	.datac(!\inst13|color~4_combout ),
	.datad(!\IO_DATA[2]~2_combout ),
	.datae(!\inst13|wstate.W24_G~q ),
	.dataf(!\inst13|ram_write_buffer[19]~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~47 .extended_lut = "off";
defparam \inst|state~47 .lut_mask = 64'h00000000000F000F;
defparam \inst|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N34
dffeas \inst|state.ex_istore (
=======
defparam \inst13|Selector5~0 .extended_lut = "off";
defparam \inst13|Selector5~0 .lut_mask = 64'h444400FF03CF00FF;
defparam \inst13|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N24
cyclonev_lcell_comb \inst13|ram_write_buffer[19]~5 (
// Equation(s):
// \inst13|ram_write_buffer[19]~5_combout  = ( \inst3|Equal7~1_combout  & ( \inst13|Selector0~3_combout  ) ) # ( !\inst3|Equal7~1_combout  & ( \inst13|Selector0~3_combout  ) ) # ( \inst3|Equal7~1_combout  & ( !\inst13|Selector0~3_combout  & ( 
// (!\inst13|wstate.idle~q  & ((\inst13|process_1~2_combout ) # (\inst|IO_CYCLE~q ))) ) ) ) # ( !\inst3|Equal7~1_combout  & ( !\inst13|Selector0~3_combout  & ( (!\inst13|wstate.idle~q  & (((\inst|IO_CYCLE~q  & \inst13|ram_write_addr~3_combout )) # 
// (\inst13|process_1~2_combout ))) ) ) )

	.dataa(!\inst|IO_CYCLE~q ),
	.datab(!\inst13|wstate.idle~q ),
	.datac(!\inst13|process_1~2_combout ),
	.datad(!\inst13|ram_write_addr~3_combout ),
	.datae(!\inst3|Equal7~1_combout ),
	.dataf(!\inst13|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer[19]~5 .extended_lut = "off";
defparam \inst13|ram_write_buffer[19]~5 .lut_mask = 64'h0C4C4C4CFFFFFFFF;
defparam \inst13|ram_write_buffer[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N7
dffeas \inst13|ram_write_buffer[18] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~47_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(vcc),
=======
	.ena(\inst13|ram_write_buffer[19]~5_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore .is_wysiwyg = "true";
defparam \inst|state.ex_istore .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y20_N51
cyclonev_lcell_comb \inst|state~46 (
// Equation(s):
// \inst|state~46_combout  = ( \inst|Selector30~0_combout  & ( \inst|state~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state~41_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
=======
// Location: LABCELL_X53_Y25_N51
cyclonev_lcell_comb \inst13|Selector4~0 (
// Equation(s):
// \inst13|Selector4~0_combout  = ( \IO_DATA[3]~3_combout  & ( \IO_DATA[6]~6_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout ) # (((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color~4_combout )) # (\inst13|wstate.W24_G~q )) ) ) ) # ( 
// !\IO_DATA[3]~3_combout  & ( \IO_DATA[6]~6_combout  & ( (!\inst13|wstate.W24_G~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|ram_write_buffer[19]~4_combout )) # (\inst13|ram_write_buffer[19]~0_combout  & 
// (\inst13|ram_write_buffer[19]~4_combout  & \inst13|color~4_combout )))) ) ) ) # ( \IO_DATA[3]~3_combout  & ( !\IO_DATA[6]~6_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color~4_combout 
// )))) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[3]~3_combout  & ( !\IO_DATA[6]~6_combout  & ( (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|ram_write_buffer[19]~4_combout  & (\inst13|color~4_combout  & !\inst13|wstate.W24_G~q ))) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\inst13|ram_write_buffer[19]~4_combout ),
	.datac(!\inst13|color~4_combout ),
	.datad(!\inst13|wstate.W24_G~q ),
	.datae(!\IO_DATA[3]~3_combout ),
	.dataf(!\IO_DATA[6]~6_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~46 .extended_lut = "off";
defparam \inst|state~46 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N52
dffeas \inst|state.ex_store (
=======
defparam \inst13|Selector4~0 .extended_lut = "off";
defparam \inst13|Selector4~0 .lut_mask = 64'h010045FF8900CDFF;
defparam \inst13|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N52
dffeas \inst13|ram_write_buffer[19] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~46_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(vcc),
=======
	.ena(\inst13|ram_write_buffer[19]~5_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store .is_wysiwyg = "true";
defparam \inst|state.ex_store .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N59
dffeas \inst|state.ex_store2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_store~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store2 .is_wysiwyg = "true";
defparam \inst|state.ex_store2 .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y17_N48
cyclonev_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = ( \inst|MW~q  & ( \inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( \inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # (\inst|state.ex_istore~q ) ) ) ) # ( 
// \inst|MW~q  & ( !\inst|state.ex_istore2~q  & ( (((!\inst|state.ex_store2~q  & \inst|state.init~q )) # (\inst|state.ex_store~q )) # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( !\inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # 
// (\inst|state.ex_istore~q ) ) ) )

	.dataa(!\inst|state.ex_istore~q ),
	.datab(!\inst|state.ex_store2~q ),
	.datac(!\inst|state.ex_store~q ),
	.datad(!\inst|state.init~q ),
	.datae(!\inst|MW~q ),
	.dataf(!\inst|state.ex_istore2~q ),
=======
// Location: LABCELL_X53_Y25_N48
cyclonev_lcell_comb \inst13|Selector3~0 (
// Equation(s):
// \inst13|Selector3~0_combout  = ( \IO_DATA[4]~4_combout  & ( \IO_DATA[7]~7_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout ) # (((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color~4_combout )) # (\inst13|wstate.W24_G~q )) ) ) ) # ( 
// !\IO_DATA[4]~4_combout  & ( \IO_DATA[7]~7_combout  & ( (!\inst13|wstate.W24_G~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|ram_write_buffer[19]~4_combout )) # (\inst13|ram_write_buffer[19]~0_combout  & 
// (\inst13|ram_write_buffer[19]~4_combout  & \inst13|color~4_combout )))) ) ) ) # ( \IO_DATA[4]~4_combout  & ( !\IO_DATA[7]~7_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color~4_combout 
// )))) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( !\IO_DATA[7]~7_combout  & ( (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|ram_write_buffer[19]~4_combout  & (!\inst13|wstate.W24_G~q  & \inst13|color~4_combout ))) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\inst13|ram_write_buffer[19]~4_combout ),
	.datac(!\inst13|wstate.W24_G~q ),
	.datad(!\inst13|color~4_combout ),
	.datae(!\IO_DATA[4]~4_combout ),
	.dataf(!\IO_DATA[7]~7_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector0~0 .extended_lut = "off";
defparam \inst|Selector0~0 .lut_mask = 64'h5F5F5FDF5F5F5F5F;
defparam \inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y17_N49
dffeas \inst|MW (
=======
// Location: FF_X53_Y25_N49
dffeas \inst13|ram_write_buffer[20] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
	.ena(\inst13|ram_write_buffer[19]~5_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MW .is_wysiwyg = "true";
defparam \inst|MW .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y20_N3
cyclonev_lcell_comb \inst|Selector30~0 (
// Equation(s):
// \inst|Selector30~0_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
=======
// Location: LABCELL_X53_Y25_N57
cyclonev_lcell_comb \inst13|Selector2~0 (
// Equation(s):
// \inst13|Selector2~0_combout  = ( \IO_DATA[8]~8_combout  & ( \inst13|ram_write_buffer[19]~0_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout  & (\IO_DATA[5]~5_combout )) # (\inst13|ram_write_buffer[19]~4_combout  & ((!\inst13|wstate.W24_G~q  & 
// ((\inst13|color~4_combout ))) # (\inst13|wstate.W24_G~q  & (\IO_DATA[5]~5_combout )))) ) ) ) # ( !\IO_DATA[8]~8_combout  & ( \inst13|ram_write_buffer[19]~0_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout  & (\IO_DATA[5]~5_combout )) # 
// (\inst13|ram_write_buffer[19]~4_combout  & ((!\inst13|wstate.W24_G~q  & ((\inst13|color~4_combout ))) # (\inst13|wstate.W24_G~q  & (\IO_DATA[5]~5_combout )))) ) ) ) # ( \IO_DATA[8]~8_combout  & ( !\inst13|ram_write_buffer[19]~0_combout  & ( 
// (!\inst13|wstate.W24_G~q  & ((!\inst13|ram_write_buffer[19]~4_combout ))) # (\inst13|wstate.W24_G~q  & (\IO_DATA[5]~5_combout )) ) ) ) # ( !\IO_DATA[8]~8_combout  & ( !\inst13|ram_write_buffer[19]~0_combout  & ( (\IO_DATA[5]~5_combout  & 
// \inst13|wstate.W24_G~q ) ) ) )

	.dataa(!\IO_DATA[5]~5_combout ),
	.datab(!\inst13|ram_write_buffer[19]~4_combout ),
	.datac(!\inst13|wstate.W24_G~q ),
	.datad(!\inst13|color~4_combout ),
	.datae(!\IO_DATA[8]~8_combout ),
	.dataf(!\inst13|ram_write_buffer[19]~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector30~0 .extended_lut = "off";
defparam \inst|Selector30~0 .lut_mask = 64'hFF00FF0000000000;
defparam \inst|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N9
cyclonev_lcell_comb \inst|state~32 (
// Equation(s):
// \inst|state~32_combout  = ( \inst|altsyncram_component|auto_generated|q_a [12] & ( (\inst|Selector30~0_combout  & (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [15] & \inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|Selector30~0_combout ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
=======
defparam \inst13|Selector2~0 .extended_lut = "off";
defparam \inst13|Selector2~0 .lut_mask = 64'h0505C5C545754575;
defparam \inst13|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N58
dffeas \inst13|ram_write_buffer[21] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[19]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[21] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N36
cyclonev_lcell_comb \inst13|Selector1~0 (
// Equation(s):
// \inst13|Selector1~0_combout  = ( \IO_DATA[6]~6_combout  & ( \inst13|ram_write_buffer[19]~0_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout ) # ((\inst13|wstate.W24_G~q ) # (\inst13|color~4_combout )) ) ) ) # ( !\IO_DATA[6]~6_combout  & ( 
// \inst13|ram_write_buffer[19]~0_combout  & ( (\inst13|ram_write_buffer[19]~4_combout  & (\inst13|color~4_combout  & !\inst13|wstate.W24_G~q )) ) ) ) # ( \IO_DATA[6]~6_combout  & ( !\inst13|ram_write_buffer[19]~0_combout  & ( ((\IO_DATA[9]~9_combout  & 
// !\inst13|ram_write_buffer[19]~4_combout )) # (\inst13|wstate.W24_G~q ) ) ) ) # ( !\IO_DATA[6]~6_combout  & ( !\inst13|ram_write_buffer[19]~0_combout  & ( (\IO_DATA[9]~9_combout  & (!\inst13|ram_write_buffer[19]~4_combout  & !\inst13|wstate.W24_G~q )) ) ) 
// )

	.dataa(!\IO_DATA[9]~9_combout ),
	.datab(!\inst13|ram_write_buffer[19]~4_combout ),
	.datac(!\inst13|color~4_combout ),
	.datad(!\inst13|wstate.W24_G~q ),
	.datae(!\IO_DATA[6]~6_combout ),
	.dataf(!\inst13|ram_write_buffer[19]~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|state~32 .extended_lut = "off";
defparam \inst|state~32 .lut_mask = 64'h0000000000010001;
defparam \inst|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N11
dffeas \inst|state.ex_out (
=======
defparam \inst13|Selector1~0 .extended_lut = "off";
defparam \inst13|Selector1~0 .lut_mask = 64'h440044FF0300CFFF;
defparam \inst13|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N37
dffeas \inst13|ram_write_buffer[22] (
>>>>>>> Stashed changes
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~32_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
<<<<<<< Updated upstream
	.ena(vcc),
=======
	.ena(\inst13|ram_write_buffer[19]~5_combout ),
>>>>>>> Stashed changes
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out .is_wysiwyg = "true";
defparam \inst|state.ex_out .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y20_N30
cyclonev_lcell_comb \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = ( !\inst|state.ex_in~q  & ( (!\inst|state.fetch~DUPLICATE_q  & !\inst|state.ex_out~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr7~0_combout ),
=======
// Location: MLABCELL_X52_Y25_N57
cyclonev_lcell_comb \inst13|Selector0~0 (
// Equation(s):
// \inst13|Selector0~0_combout  = ( \inst3|RUN_PXL~combout  & ( (\inst3|BIT24_R~combout  & \inst13|ram_write_buffer [23]) ) ) # ( !\inst3|RUN_PXL~combout  & ( (\inst13|ram_write_buffer [23] & ((!\inst13|ram_write_buffer[19]~0_combout ) # 
// (\inst3|BIT24_R~combout ))) ) )

	.dataa(!\inst3|BIT24_R~combout ),
	.datab(gnd),
	.datac(!\inst13|ram_write_buffer[19]~0_combout ),
	.datad(!\inst13|ram_write_buffer [23]),
	.datae(gnd),
	.dataf(!\inst3|RUN_PXL~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector0~0 .extended_lut = "off";
defparam \inst13|Selector0~0 .lut_mask = 64'h00F500F500550055;
defparam \inst13|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N42
cyclonev_lcell_comb \inst13|Selector0~1 (
// Equation(s):
// \inst13|Selector0~1_combout  = ( \inst13|color [1] & ( !\inst13|color [2] ) ) # ( !\inst13|color [1] & ( (!\inst13|color [2] & \inst13|color [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|color [2]),
	.datad(!\inst13|color [0]),
	.datae(gnd),
	.dataf(!\inst13|color [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector0~1_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|WideOr7~0 .extended_lut = "off";
defparam \inst|WideOr7~0 .lut_mask = 64'hF000F00000000000;
defparam \inst|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N18
cyclonev_lcell_comb \inst|WideOr7 (
// Equation(s):
// \inst|WideOr7~combout  = ( !\inst|state.ex_store~q  & ( !\inst|state.ex_istore~q  & ( (\inst|WideOr7~0_combout  & (!\inst|state.ex_iload~q  & !\inst|state.decode~q )) ) ) )

	.dataa(gnd),
	.datab(!\inst|WideOr7~0_combout ),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|state.decode~q ),
	.datae(!\inst|state.ex_store~q ),
	.dataf(!\inst|state.ex_istore~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr7~combout ),
=======
defparam \inst13|Selector0~1 .extended_lut = "off";
defparam \inst13|Selector0~1 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \inst13|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N39
cyclonev_lcell_comb \inst13|Selector0~2 (
// Equation(s):
// \inst13|Selector0~2_combout  = ( !\inst3|BIT24_R~combout  & ( \IO_DATA[10]~10_combout  & ( (!\inst13|ram_write_buffer[19]~0_combout  & (\inst3|RUN_PXL~combout  & ((!\inst13|rstate~q )))) # (\inst13|ram_write_buffer[19]~0_combout  & 
// (((\inst13|Selector0~1_combout )))) ) ) ) # ( !\inst3|BIT24_R~combout  & ( !\IO_DATA[10]~10_combout  & ( (\inst13|ram_write_buffer[19]~0_combout  & \inst13|Selector0~1_combout ) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\inst3|RUN_PXL~combout ),
	.datac(!\inst13|Selector0~1_combout ),
	.datad(!\inst13|rstate~q ),
	.datae(!\inst3|BIT24_R~combout ),
	.dataf(!\IO_DATA[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector0~2_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|WideOr7 .extended_lut = "off";
defparam \inst|WideOr7 .lut_mask = 64'h3000000000000000;
defparam \inst|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N19
dffeas \inst|state.fetch~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.fetch~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N57
cyclonev_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = ( \inst|state~32_combout  ) # ( !\inst|state~32_combout  & ( (\inst|IO_WRITE_int~q  & (((!\inst|state.fetch~DUPLICATE_q  & \inst|state.init~q )) # (\inst|state.decode~q ))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~0_combout ),
=======
defparam \inst13|Selector0~2 .extended_lut = "off";
defparam \inst13|Selector0~2 .lut_mask = 64'h0505000027050000;
defparam \inst13|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N54
cyclonev_lcell_comb \IO_DATA[7]~17 (
// Equation(s):
// \IO_DATA[7]~17_combout  = ( \inst|AC [7] & ( ((\inst4|IO_COUNT [7] & \inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q ) ) ) # ( !\inst|AC [7] & ( (\inst4|IO_COUNT [7] & (!\inst|IO_WRITE_int~q  & \inst3|TIMER_EN~combout )) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [7]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~17_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|Selector28~0 .extended_lut = "off";
defparam \inst|Selector28~0 .lut_mask = 64'h002F002FFFFFFFFF;
defparam \inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N59
dffeas \inst|IO_WRITE_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_WRITE_int .is_wysiwyg = "true";
defparam \inst|IO_WRITE_int .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \inst13|ram_we~0 (
// Equation(s):
// \inst13|ram_we~0_combout  = ( \inst13|process_1~2_combout  & ( (!\inst13|wstate~q  & (((\inst|IO_WRITE_int~q  & \inst|IO_CYCLE~q )) # (\inst13|ram_we~q ))) ) ) # ( !\inst13|process_1~2_combout  & ( (!\inst13|wstate~q  & \inst13|ram_we~q ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|IO_CYCLE~q ),
	.datac(!\inst13|wstate~q ),
	.datad(!\inst13|ram_we~q ),
	.datae(gnd),
	.dataf(!\inst13|process_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_we~0_combout ),
=======
defparam \IO_DATA[7]~17 .extended_lut = "off";
defparam \IO_DATA[7]~17 .lut_mask = 64'h003000300F3F0F3F;
defparam \IO_DATA[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N42
cyclonev_lcell_comb \inst13|Selector0~4 (
// Equation(s):
// \inst13|Selector0~4_combout  = ( \IO_DATA[7]~17_combout  & ( \inst13|Selector0~3_combout  & ( \inst13|wstate.idle~q  ) ) ) # ( !\IO_DATA[7]~17_combout  & ( \inst13|Selector0~3_combout  & ( (\inst7|B_DI [7] & (\inst13|wstate.idle~q  & 
// \IO_DATA[0]~16_combout )) ) ) ) # ( \IO_DATA[7]~17_combout  & ( !\inst13|Selector0~3_combout  & ( (\inst13|wstate.idle~q  & \inst13|ram_write_buffer [23]) ) ) ) # ( !\IO_DATA[7]~17_combout  & ( !\inst13|Selector0~3_combout  & ( (\inst13|wstate.idle~q  & 
// \inst13|ram_write_buffer [23]) ) ) )

	.dataa(!\inst7|B_DI [7]),
	.datab(!\inst13|wstate.idle~q ),
	.datac(!\inst13|ram_write_buffer [23]),
	.datad(!\IO_DATA[0]~16_combout ),
	.datae(!\IO_DATA[7]~17_combout ),
	.dataf(!\inst13|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector0~4 .extended_lut = "off";
defparam \inst13|Selector0~4 .lut_mask = 64'h0303030300113333;
defparam \inst13|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N0
cyclonev_lcell_comb \inst13|Selector0~5 (
// Equation(s):
// \inst13|Selector0~5_combout  = ( \IO_DATA[10]~10_combout  & ( \inst13|Selector0~4_combout  ) ) # ( !\IO_DATA[10]~10_combout  & ( \inst13|Selector0~4_combout  ) ) # ( \IO_DATA[10]~10_combout  & ( !\inst13|Selector0~4_combout  & ( (!\inst13|wstate.idle~q  & 
// ((!\inst13|ram_write_buffer[11]~1_combout ) # ((\inst13|Selector0~2_combout ) # (\inst13|Selector0~0_combout )))) ) ) ) # ( !\IO_DATA[10]~10_combout  & ( !\inst13|Selector0~4_combout  & ( (\inst13|ram_write_buffer[11]~1_combout  & (!\inst13|wstate.idle~q  
// & ((\inst13|Selector0~2_combout ) # (\inst13|Selector0~0_combout )))) ) ) )

	.dataa(!\inst13|ram_write_buffer[11]~1_combout ),
	.datab(!\inst13|Selector0~0_combout ),
	.datac(!\inst13|Selector0~2_combout ),
	.datad(!\inst13|wstate.idle~q ),
	.datae(!\IO_DATA[10]~10_combout ),
	.dataf(!\inst13|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector0~5_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_we~0 .extended_lut = "off";
defparam \inst13|ram_we~0 .lut_mask = 64'h00F000F010F010F0;
defparam \inst13|ram_we~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N35
dffeas \inst13|ram_we (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|ram_we~0_combout ),
=======
defparam \inst13|Selector0~5 .extended_lut = "off";
defparam \inst13|Selector0~5 .lut_mask = 64'h1500BF00FFFFFFFF;
defparam \inst13|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N2
dffeas \inst13|ram_write_buffer[23] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector0~5_combout ),
>>>>>>> Stashed changes
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_we~q ),
	.prn(vcc));
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|ram_we .is_wysiwyg = "true";
defparam \inst13|ram_we .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
=======
defparam \inst13|ram_write_buffer[23] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \inst13|pixelRAM|auto_generated|ram_block1a4 (
	.portawe(\inst13|ram_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst13|ram_write_buffer [23],\inst13|ram_write_buffer [22],\inst13|ram_write_buffer [21],\inst13|ram_write_buffer [20],\inst13|ram_write_buffer [19],\inst13|ram_write_buffer [18],\inst13|ram_write_buffer [17],\inst13|ram_write_buffer [16],\inst13|ram_write_buffer [15],\inst13|ram_write_buffer [14],
\inst13|ram_write_buffer [13],\inst13|ram_write_buffer [12],\inst13|ram_write_buffer [11],\inst13|ram_write_buffer [10],\inst13|ram_write_buffer [9],\inst13|ram_write_buffer [8],\inst13|ram_write_buffer [7],\inst13|ram_write_buffer [6],\inst13|ram_write_buffer [5],\inst13|ram_write_buffer [4]}),
	.portaaddr({\inst13|ram_write_addr [7],\inst13|ram_write_addr [6],\inst13|ram_write_addr [5],\inst13|ram_write_addr [4],\inst13|ram_write_addr [3],\inst13|ram_write_addr [2],\inst13|ram_write_addr [1],\inst13|ram_write_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\inst13|ram_read_addr [7],\inst13|ram_read_addr [6],\inst13|ram_read_addr [5],\inst13|ram_read_addr [4],\inst13|ram_read_addr [3],\inst13|ram_read_addr [2],\inst13|ram_read_addr [1],\inst13|ram_read_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .init_file = "pixeldata.mif";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .logical_ram_name = "NeoPixelController:inst13|altsyncram:pixelRAM|altsyncram_2c24:auto_generated|ALTSYNCRAM";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_data_width = 20;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_data_width = 20;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|pixelRAM|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000010";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[23]~feeder (
// Equation(s):
// \inst13|pixel_buffer[23]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [23]

	.dataa(gnd),
<<<<<<< Updated upstream
	.datab(!\inst13|pixelRAM|auto_generated|q_b [23]),
	.datac(gnd),
=======
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [23]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[23]~feeder .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst13|pixel_buffer[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst13|pixel_buffer[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
=======
defparam \inst13|pixel_buffer[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[22]~feeder (
// Equation(s):
// \inst13|pixel_buffer[22]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[22]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[22]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X42_Y20_N27
=======
// Location: LABCELL_X43_Y24_N18
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[21]~feeder (
// Equation(s):
// \inst13|pixel_buffer[21]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[21]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[21]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N48
=======
// Location: LABCELL_X43_Y24_N21
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[20]~feeder (
// Equation(s):
// \inst13|pixel_buffer[20]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[20]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[20]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N51
=======
// Location: LABCELL_X42_Y24_N39
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[19]~feeder (
// Equation(s):
// \inst13|pixel_buffer[19]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [19]

	.dataa(!\inst13|pixelRAM|auto_generated|q_b [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[19]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst13|pixel_buffer[19]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N42
=======
// Location: LABCELL_X42_Y24_N57
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[18]~feeder (
// Equation(s):
// \inst13|pixel_buffer[18]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[18]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[18]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N51
=======
// Location: LABCELL_X42_Y24_N54
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[17]~feeder (
// Equation(s):
// \inst13|pixel_buffer[17]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[17]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[17]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N48
=======
// Location: LABCELL_X42_Y24_N48
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[16]~feeder (
// Equation(s):
// \inst13|pixel_buffer[16]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(!\inst13|pixelRAM|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[16]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst13|pixel_buffer[16]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N9
=======
// Location: LABCELL_X43_Y24_N24
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[15]~feeder (
// Equation(s):
// \inst13|pixel_buffer[15]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[15]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[15]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N6
=======
// Location: LABCELL_X43_Y24_N27
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[14]~feeder (
// Equation(s):
// \inst13|pixel_buffer[14]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[14]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[14]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N3
=======
// Location: LABCELL_X42_Y24_N30
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[13]~feeder (
// Equation(s):
// \inst13|pixel_buffer[13]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[13]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[13]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N0
=======
// Location: LABCELL_X42_Y24_N36
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[12]~feeder (
// Equation(s):
// \inst13|pixel_buffer[12]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[12]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[12]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N45
=======
// Location: LABCELL_X42_Y24_N24
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[11]~feeder (
// Equation(s):
// \inst13|pixel_buffer[11]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[11]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[11]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N42
=======
// Location: LABCELL_X42_Y24_N21
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[10]~feeder (
// Equation(s):
// \inst13|pixel_buffer[10]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[10]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[10]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N39
=======
// Location: LABCELL_X42_Y24_N27
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[9]~feeder (
// Equation(s):
// \inst13|pixel_buffer[9]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[9]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[9]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: M10K_X41_Y19_N0
cyclonev_ram_block \inst13|pixelRAM|auto_generated|ram_block1a0 (
	.portawe(\inst13|ram_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\inst13|ram_write_addr [7],\inst13|ram_write_addr [6],\inst13|ram_write_addr [5],\inst13|ram_write_addr [4],\inst13|ram_write_addr [3],\inst13|ram_write_addr [2],\inst13|ram_write_addr [1],\inst13|ram_write_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\inst13|ram_read_addr [7],\inst13|ram_read_addr [6],\inst13|ram_read_addr [5],\inst13|ram_read_addr [4],\inst13|ram_read_addr [3],\inst13|ram_read_addr [2],\inst13|ram_read_addr [1],\inst13|ram_read_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .init_file = "pixeldata.mif";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .logical_ram_name = "NeoPixelController:inst13|altsyncram:pixelRAM|altsyncram_2c24:auto_generated|ALTSYNCRAM";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|pixelRAM|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000008";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N36
=======
// Location: LABCELL_X42_Y24_N0
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[8]~feeder (
// Equation(s):
// \inst13|pixel_buffer[8]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
<<<<<<< Updated upstream
	.datac(gnd),
=======
	.datac(!\inst13|pixelRAM|auto_generated|q_b [8]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[8]~feeder .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst13|pixel_buffer[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N21
=======
defparam \inst13|pixel_buffer[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[7]~feeder (
// Equation(s):
// \inst13|pixel_buffer[7]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [7]

	.dataa(!\inst13|pixelRAM|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[7]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst13|pixel_buffer[7]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N18
=======
// Location: LABCELL_X42_Y24_N6
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[6]~feeder (
// Equation(s):
// \inst13|pixel_buffer[6]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(!\inst13|pixelRAM|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[6]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst13|pixel_buffer[6]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N15
=======
// Location: LABCELL_X42_Y24_N15
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[5]~feeder (
// Equation(s):
// \inst13|pixel_buffer[5]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
<<<<<<< Updated upstream
=======
// synopsys translate_off
defparam \inst13|pixel_buffer[5]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N15
cyclonev_lcell_comb \inst13|pixel_buffer[4]~feeder (
// Equation(s):
// \inst13|pixel_buffer[4]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[4]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N30
cyclonev_lcell_comb \inst13|Selector15~0 (
// Equation(s):
// \inst13|Selector15~0_combout  = ( \IO_DATA[0]~19_combout  & ( \inst7|B_DI [0] & ( ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color [2])) # (\inst13|wstate.W24_B~q ) ) ) ) # ( !\IO_DATA[0]~19_combout  & ( \inst7|B_DI [0] & ( 
// (!\inst13|wstate.W24_B~q  & (\inst13|ram_write_buffer[19]~0_combout  & ((\inst13|color [2])))) # (\inst13|wstate.W24_B~q  & (((\IO_DATA[0]~16_combout )))) ) ) ) # ( \IO_DATA[0]~19_combout  & ( !\inst7|B_DI [0] & ( ((\inst13|ram_write_buffer[19]~0_combout  
// & \inst13|color [2])) # (\inst13|wstate.W24_B~q ) ) ) ) # ( !\IO_DATA[0]~19_combout  & ( !\inst7|B_DI [0] & ( (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & !\inst13|wstate.W24_B~q )) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\IO_DATA[0]~16_combout ),
	.datac(!\inst13|color [2]),
	.datad(!\inst13|wstate.W24_B~q ),
	.datae(!\IO_DATA[0]~19_combout ),
	.dataf(!\inst7|B_DI [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector15~0 .extended_lut = "off";
defparam \inst13|Selector15~0 .lut_mask = 64'h050005FF053305FF;
defparam \inst13|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N45
cyclonev_lcell_comb \inst13|ram_write_buffer[0]~23 (
// Equation(s):
// \inst13|ram_write_buffer[0]~23_combout  = ( \inst13|ram_write_buffer[3]~3_combout  ) # ( !\inst13|ram_write_buffer[3]~3_combout  & ( (!\inst13|wstate.idle~q  & ((\inst13|Selector20~2_combout ) # (\inst13|process_1~2_combout ))) ) )

	.dataa(!\inst13|process_1~2_combout ),
	.datab(!\inst13|Selector20~2_combout ),
	.datac(!\inst13|wstate.idle~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|ram_write_buffer[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|ram_write_buffer[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|ram_write_buffer[0]~23 .extended_lut = "off";
defparam \inst13|ram_write_buffer[0]~23 .lut_mask = 64'h70707070FFFFFFFF;
defparam \inst13|ram_write_buffer[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N31
dffeas \inst13|ram_write_buffer[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[0] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N33
cyclonev_lcell_comb \inst13|Selector14~0 (
// Equation(s):
// \inst13|Selector14~0_combout  = ( \IO_DATA[1]~18_combout  & ( \inst7|B_DI [1] & ( ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color [2])) # (\inst13|wstate.W24_B~q ) ) ) ) # ( !\IO_DATA[1]~18_combout  & ( \inst7|B_DI [1] & ( 
// (!\inst13|wstate.W24_B~q  & (\inst13|ram_write_buffer[19]~0_combout  & ((\inst13|color [2])))) # (\inst13|wstate.W24_B~q  & (((\IO_DATA[0]~16_combout )))) ) ) ) # ( \IO_DATA[1]~18_combout  & ( !\inst7|B_DI [1] & ( ((\inst13|ram_write_buffer[19]~0_combout  
// & \inst13|color [2])) # (\inst13|wstate.W24_B~q ) ) ) ) # ( !\IO_DATA[1]~18_combout  & ( !\inst7|B_DI [1] & ( (\inst13|ram_write_buffer[19]~0_combout  & (!\inst13|wstate.W24_B~q  & \inst13|color [2])) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\IO_DATA[0]~16_combout ),
	.datac(!\inst13|wstate.W24_B~q ),
	.datad(!\inst13|color [2]),
	.datae(!\IO_DATA[1]~18_combout ),
	.dataf(!\inst7|B_DI [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector14~0 .extended_lut = "off";
defparam \inst13|Selector14~0 .lut_mask = 64'h00500F5F03530F5F;
defparam \inst13|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N34
dffeas \inst13|ram_write_buffer[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[1] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N12
cyclonev_lcell_comb \inst13|Selector13~0 (
// Equation(s):
// \inst13|Selector13~0_combout  = ( \inst7|B_DI [2] & ( \IO_DATA[2]~20_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color [2])) # (\inst13|wstate.W24_B~q ) ) ) ) # ( !\inst7|B_DI [2] & ( \IO_DATA[2]~20_combout  & ( 
// ((\inst13|ram_write_buffer[19]~0_combout  & \inst13|color [2])) # (\inst13|wstate.W24_B~q ) ) ) ) # ( \inst7|B_DI [2] & ( !\IO_DATA[2]~20_combout  & ( (!\inst13|wstate.W24_B~q  & (\inst13|ram_write_buffer[19]~0_combout  & ((\inst13|color [2])))) # 
// (\inst13|wstate.W24_B~q  & (((\IO_DATA[0]~16_combout )))) ) ) ) # ( !\inst7|B_DI [2] & ( !\IO_DATA[2]~20_combout  & ( (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & !\inst13|wstate.W24_B~q )) ) ) )

	.dataa(!\inst13|ram_write_buffer[19]~0_combout ),
	.datab(!\IO_DATA[0]~16_combout ),
	.datac(!\inst13|color [2]),
	.datad(!\inst13|wstate.W24_B~q ),
	.datae(!\inst7|B_DI [2]),
	.dataf(!\IO_DATA[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector13~0 .extended_lut = "off";
defparam \inst13|Selector13~0 .lut_mask = 64'h0500053305FF05FF;
defparam \inst13|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N13
dffeas \inst13|ram_write_buffer[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[2] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N57
cyclonev_lcell_comb \inst13|Selector12~0 (
// Equation(s):
// \inst13|Selector12~0_combout  = ( \IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( (!\inst13|ram_write_buffer[19]~4_combout ) # (((\inst13|color [2] & \inst13|ram_write_buffer[19]~0_combout )) # (\inst13|wstate.W24_B~q )) ) ) ) # ( 
// !\IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( ((\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ) # (\inst13|color [2])))) # (\inst13|wstate.W24_B~q ) ) ) ) # ( \IO_DATA[0]~0_combout  & ( !\IO_DATA[3]~3_combout 
//  & ( (!\inst13|wstate.W24_B~q  & ((!\inst13|ram_write_buffer[19]~0_combout  & ((!\inst13|ram_write_buffer[19]~4_combout ))) # (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|color [2] & \inst13|ram_write_buffer[19]~4_combout )))) ) ) ) # ( 
// !\IO_DATA[0]~0_combout  & ( !\IO_DATA[3]~3_combout  & ( (\inst13|color [2] & (\inst13|ram_write_buffer[19]~0_combout  & (\inst13|ram_write_buffer[19]~4_combout  & !\inst13|wstate.W24_B~q ))) ) ) )

	.dataa(!\inst13|color [2]),
	.datab(!\inst13|ram_write_buffer[19]~0_combout ),
	.datac(!\inst13|ram_write_buffer[19]~4_combout ),
	.datad(!\inst13|wstate.W24_B~q ),
	.datae(!\IO_DATA[0]~0_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Selector12~0 .extended_lut = "off";
defparam \inst13|Selector12~0 .lut_mask = 64'h0100C10031FFF1FF;
defparam \inst13|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N59
dffeas \inst13|ram_write_buffer[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|ram_write_buffer[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|ram_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|ram_write_buffer[3] .is_wysiwyg = "true";
defparam \inst13|ram_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \inst13|pixelRAM|auto_generated|ram_block1a0 (
	.portawe(\inst13|ram_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst13|ram_write_buffer [3],\inst13|ram_write_buffer [2],\inst13|ram_write_buffer [1],\inst13|ram_write_buffer [0]}),
	.portaaddr({\inst13|ram_write_addr [7],\inst13|ram_write_addr [6],\inst13|ram_write_addr [5],\inst13|ram_write_addr [4],\inst13|ram_write_addr [3],\inst13|ram_write_addr [2],\inst13|ram_write_addr [1],\inst13|ram_write_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\inst13|ram_read_addr [7],\inst13|ram_read_addr [6],\inst13|ram_read_addr [5],\inst13|ram_read_addr [4],\inst13|ram_read_addr [3],\inst13|ram_read_addr [2],\inst13|ram_read_addr [1],\inst13|ram_read_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
>>>>>>> Stashed changes
// synopsys translate_off
defparam \inst13|pixel_buffer[5]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[5]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N54
cyclonev_lcell_comb \inst13|pixel_buffer[4]~feeder (
// Equation(s):
// \inst13|pixel_buffer[4]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(!\inst13|pixelRAM|auto_generated|q_b [4]),
=======
// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \inst13|pixel_buffer[3]~feeder (
// Equation(s):
// \inst13|pixel_buffer[3]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
>>>>>>> Stashed changes
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[4]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst13|pixel_buffer[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N57
cyclonev_lcell_comb \inst13|pixel_buffer[3]~feeder (
// Equation(s):
// \inst13|pixel_buffer[3]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[3]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[3]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N24
=======
// Location: LABCELL_X45_Y25_N51
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[2]~feeder (
// Equation(s):
// \inst13|pixel_buffer[2]~feeder_combout  = \inst13|pixelRAM|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|pixelRAM|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[2]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst13|pixel_buffer[2]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y19_N27
=======
// Location: LABCELL_X45_Y25_N48
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst13|pixel_buffer[1]~feeder (
// Equation(s):
// \inst13|pixel_buffer[1]~feeder_combout  = ( \inst13|pixelRAM|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|pixelRAM|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[1]~feeder .extended_lut = "off";
defparam \inst13|pixel_buffer[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst13|pixel_buffer[1]~feeder .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y16_N18
cyclonev_lcell_comb \inst13|pixel_buffer~2 (
// Equation(s):
// \inst13|pixel_buffer~2_combout  = ( \inst13|pixel_buffer [0] & ( \inst13|Equal2~0_combout  & ( ((!\inst13|Equal1~0_combout  & !\inst13|Equal0~2_combout )) # (\inst13|pixelRAM|auto_generated|q_b [0]) ) ) ) # ( !\inst13|pixel_buffer [0] & ( 
// \inst13|Equal2~0_combout  & ( (\inst13|pixelRAM|auto_generated|q_b [0] & ((\inst13|Equal0~2_combout ) # (\inst13|Equal1~0_combout ))) ) ) ) # ( \inst13|pixel_buffer [0] & ( !\inst13|Equal2~0_combout  & ( (!\inst13|Equal0~2_combout  & 
// (!\inst13|Equal1~0_combout )) # (\inst13|Equal0~2_combout  & ((\inst13|pixelRAM|auto_generated|q_b [0]))) ) ) ) # ( !\inst13|pixel_buffer [0] & ( !\inst13|Equal2~0_combout  & ( (\inst13|pixelRAM|auto_generated|q_b [0] & \inst13|Equal0~2_combout ) ) ) )

	.dataa(!\inst13|Equal1~0_combout ),
	.datab(!\inst13|pixelRAM|auto_generated|q_b [0]),
	.datac(!\inst13|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\inst13|pixel_buffer [0]),
	.dataf(!\inst13|Equal2~0_combout ),
=======
// Location: LABCELL_X45_Y25_N30
cyclonev_lcell_comb \inst13|pixel_buffer~2 (
// Equation(s):
// \inst13|pixel_buffer~2_combout  = ( \inst13|Equal0~2_combout  & ( \inst13|pixelRAM|auto_generated|q_b [0] ) ) # ( !\inst13|Equal0~2_combout  & ( (!\inst13|Equal1~0_combout  & (((\inst13|pixel_buffer [0])))) # (\inst13|Equal1~0_combout  & 
// (\inst13|pixelRAM|auto_generated|q_b [0] & (\inst13|Equal2~0_combout ))) ) )

	.dataa(!\inst13|pixelRAM|auto_generated|q_b [0]),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|Equal2~0_combout ),
	.datad(!\inst13|pixel_buffer [0]),
	.datae(gnd),
	.dataf(!\inst13|Equal0~2_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer~2 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst13|pixel_buffer~2 .lut_mask = 64'h0303A3A31313B3B3;
defparam \inst13|pixel_buffer~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N19
=======
defparam \inst13|pixel_buffer~2 .lut_mask = 64'h01CD01CD55555555;
defparam \inst13|pixel_buffer~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N32
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[0] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X50_Y16_N33
cyclonev_lcell_comb \inst13|pixel_buffer[21]~0 (
// Equation(s):
// \inst13|pixel_buffer[21]~0_combout  = ( \inst13|Equal0~0_combout  & ( (\inst13|Equal0~1_combout  & !\inst13|Equal2~0_combout ) ) )

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\inst13|Equal2~0_combout ),
=======
// Location: LABCELL_X46_Y25_N51
cyclonev_lcell_comb \inst13|pixel_buffer[16]~0 (
// Equation(s):
// \inst13|pixel_buffer[16]~0_combout  = ( !\inst13|Equal2~0_combout  & ( (\inst13|Equal0~1_combout  & \inst13|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(!\inst13|Equal0~0_combout ),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
<<<<<<< Updated upstream
	.combout(\inst13|pixel_buffer[21]~0_combout ),
=======
	.combout(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|pixel_buffer[21]~0 .extended_lut = "off";
defparam \inst13|pixel_buffer[21]~0 .lut_mask = 64'h0000000050505050;
defparam \inst13|pixel_buffer[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N45
cyclonev_lcell_comb \inst13|pixel_buffer[23]~1 (
// Equation(s):
// \inst13|pixel_buffer[23]~1_combout  = ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( ((!\inst13|Equal0~1_combout ) # (!\inst13|Equal0~0_combout )) # (\inst13|Equal1~0_combout ) ) )

	.dataa(!\inst13|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\inst13|Equal0~1_combout ),
	.datad(!\inst13|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
=======
defparam \inst13|pixel_buffer[16]~0 .extended_lut = "off";
defparam \inst13|pixel_buffer[16]~0 .lut_mask = 64'h0303030300000000;
defparam \inst13|pixel_buffer[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \inst13|pixel_buffer[23]~1 (
// Equation(s):
// \inst13|pixel_buffer[23]~1_combout  = ( \inst13|Equal0~1_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst13|Equal0~0_combout ) # (\inst13|Equal1~0_combout ))) ) ) # ( !\inst13|Equal0~1_combout  & ( 
// \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\inst13|Equal1~0_combout ),
	.datac(!\inst13|Equal0~0_combout ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\inst13|Equal0~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|pixel_buffer[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|pixel_buffer[23]~1 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst13|pixel_buffer[23]~1 .lut_mask = 64'h00000000FFF5FFF5;
defparam \inst13|pixel_buffer[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N29
=======
defparam \inst13|pixel_buffer[23]~1 .lut_mask = 64'h00FF00FF00F300F3;
defparam \inst13|pixel_buffer[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N50
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[1]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[1] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N26
=======
// Location: FF_X45_Y25_N52
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[2]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[2] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N59
=======
// Location: FF_X43_Y25_N49
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[3]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[3] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N56
=======
// Location: FF_X45_Y24_N17
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[4]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[4] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[4] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N17
=======
// Location: FF_X42_Y24_N17
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[5]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[5] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[5] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N20
=======
// Location: FF_X42_Y24_N8
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[6]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[6] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[6] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N23
=======
// Location: FF_X42_Y24_N5
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[7]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[7] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[7] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N38
=======
// Location: FF_X42_Y24_N2
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[8]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[8] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[8] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N41
=======
// Location: FF_X42_Y24_N29
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[9]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[9] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[9] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N44
=======
// Location: FF_X42_Y24_N23
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[10]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[10] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[10] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N47
=======
// Location: FF_X42_Y24_N26
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[11]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[11] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[11] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N2
=======
// Location: FF_X42_Y24_N38
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[12]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[12] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[12] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N5
=======
// Location: FF_X42_Y24_N31
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[13]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[13] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[13] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N8
=======
// Location: FF_X43_Y24_N29
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[14]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[14] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[14] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N11
=======
// Location: FF_X43_Y24_N26
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[15]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[15] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[15] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N50
=======
// Location: FF_X42_Y24_N50
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[16]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[16] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[16] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X50_Y19_N52
=======
// Location: FF_X42_Y24_N56
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[17]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[17] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[17] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y16_N44
=======
// Location: FF_X42_Y24_N59
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[18]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[18] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[18] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y16_N53
=======
// Location: FF_X42_Y24_N40
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[19] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[19]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[19] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[19] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y16_N49
=======
// Location: FF_X43_Y24_N23
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[20] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[20]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[20] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[20] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y20_N29
=======
// Location: FF_X43_Y24_N20
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[21] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[21]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[21] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[21] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y20_N59
=======
// Location: FF_X43_Y24_N41
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[22] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[22]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[22] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[22] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X42_Y20_N25
=======
// Location: FF_X43_Y24_N37
>>>>>>> Stashed changes
dffeas \inst13|pixel_buffer[23] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|pixel_buffer[23]~feeder_combout ),
	.asdata(\inst13|pixel_buffer [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
<<<<<<< Updated upstream
	.sload(\inst13|pixel_buffer[21]~0_combout ),
=======
	.sload(\inst13|pixel_buffer[16]~0_combout ),
>>>>>>> Stashed changes
	.ena(\inst13|pixel_buffer[23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|pixel_buffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|pixel_buffer[23] .is_wysiwyg = "true";
defparam \inst13|pixel_buffer[23] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X48_Y16_N0
cyclonev_lcell_comb \inst13|sda~3 (
// Equation(s):
// \inst13|sda~3_combout  = ( \inst13|Add3~0_combout  & ( !\inst13|Equal1~0_combout  & ( !\inst13|Equal0~2_combout  ) ) ) # ( !\inst13|Add3~0_combout  & ( !\inst13|Equal1~0_combout  & ( (!\inst13|Equal0~2_combout  & (((!\inst13|sda~2_combout  & 
// !\inst13|pixel_buffer [23])) # (\inst13|Add3~1_combout ))) ) ) )

	.dataa(!\inst13|Equal0~2_combout ),
	.datab(!\inst13|sda~2_combout ),
	.datac(!\inst13|Add3~1_combout ),
	.datad(!\inst13|pixel_buffer [23]),
	.datae(!\inst13|Add3~0_combout ),
=======
// Location: LABCELL_X45_Y25_N42
cyclonev_lcell_comb \inst13|sda~3 (
// Equation(s):
// \inst13|sda~3_combout  = ( \inst13|Add3~1_combout  & ( !\inst13|Equal1~0_combout  & ( !\inst13|Equal0~2_combout  ) ) ) # ( !\inst13|Add3~1_combout  & ( !\inst13|Equal1~0_combout  & ( (!\inst13|Equal0~2_combout  & (((!\inst13|sda~2_combout  & 
// !\inst13|pixel_buffer [23])) # (\inst13|Add3~0_combout ))) ) ) )

	.dataa(!\inst13|Add3~0_combout ),
	.datab(!\inst13|sda~2_combout ),
	.datac(!\inst13|Equal0~2_combout ),
	.datad(!\inst13|pixel_buffer [23]),
	.datae(!\inst13|Add3~1_combout ),
>>>>>>> Stashed changes
	.dataf(!\inst13|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~3 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst13|sda~3 .lut_mask = 64'h8A0AAAAA00000000;
defparam \inst13|sda~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N12
cyclonev_lcell_comb \inst13|reset_count~1 (
// Equation(s):
// \inst13|reset_count~1_combout  = (\inst13|Equal0~1_combout  & (\inst13|Equal0~0_combout  & (\inst13|Equal2~0_combout  & \inst13|Equal1~0_combout )))

	.dataa(!\inst13|Equal0~1_combout ),
	.datab(!\inst13|Equal0~0_combout ),
	.datac(!\inst13|Equal2~0_combout ),
	.datad(!\inst13|Equal1~0_combout ),
=======
defparam \inst13|sda~3 .lut_mask = 64'hD050F0F000000000;
defparam \inst13|sda~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N51
cyclonev_lcell_comb \inst13|reset_count~0 (
// Equation(s):
// \inst13|reset_count~0_combout  = (\inst13|Add0~1_sumout  & ((!\inst13|Equal0~0_combout ) # (!\inst13|Equal0~1_combout )))

	.dataa(!\inst13|Equal0~0_combout ),
	.datab(!\inst13|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\inst13|Add0~1_sumout ),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|reset_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst13|reset_count~1 .extended_lut = "off";
defparam \inst13|reset_count~1 .lut_mask = 64'h0001000100010001;
defparam \inst13|reset_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N0
cyclonev_lcell_comb \inst13|sda~4 (
// Equation(s):
// \inst13|sda~4_combout  = ( \inst13|Equal3~1_combout  & ( \inst13|Equal3~0_combout  & ( (!\inst13|sda~1_combout  & (!\inst13|reset_count~0_combout  & (!\inst13|sda~3_combout  & !\inst13|reset_count~1_combout ))) ) ) ) # ( !\inst13|Equal3~1_combout  & ( 
// \inst13|Equal3~0_combout  & ( (!\inst13|sda~1_combout  & (!\inst13|reset_count~0_combout  & !\inst13|sda~3_combout )) ) ) ) # ( \inst13|Equal3~1_combout  & ( !\inst13|Equal3~0_combout  & ( (!\inst13|sda~1_combout  & (!\inst13|reset_count~0_combout  & 
// !\inst13|sda~3_combout )) ) ) ) # ( !\inst13|Equal3~1_combout  & ( !\inst13|Equal3~0_combout  & ( (!\inst13|sda~1_combout  & (!\inst13|reset_count~0_combout  & !\inst13|sda~3_combout )) ) ) )

	.dataa(!\inst13|sda~1_combout ),
	.datab(!\inst13|reset_count~0_combout ),
	.datac(!\inst13|sda~3_combout ),
	.datad(!\inst13|reset_count~1_combout ),
	.datae(!\inst13|Equal3~1_combout ),
	.dataf(!\inst13|Equal3~0_combout ),
=======
defparam \inst13|reset_count~0 .extended_lut = "off";
defparam \inst13|reset_count~0 .lut_mask = 64'h00EE00EE00EE00EE;
defparam \inst13|reset_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N42
cyclonev_lcell_comb \inst13|sda~0 (
// Equation(s):
// \inst13|sda~0_combout  = ( !\inst13|Add0~29_sumout  & ( (!\inst13|Add0~21_sumout  & (!\inst13|Add0~33_sumout  & (!\inst13|Add0~25_sumout  & !\inst13|Add0~37_sumout ))) ) )

	.dataa(!\inst13|Add0~21_sumout ),
	.datab(!\inst13|Add0~33_sumout ),
	.datac(!\inst13|Add0~25_sumout ),
	.datad(!\inst13|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\inst13|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~0 .extended_lut = "off";
defparam \inst13|sda~0 .lut_mask = 64'h8000800000000000;
defparam \inst13|sda~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N48
cyclonev_lcell_comb \inst13|sda~1 (
// Equation(s):
// \inst13|sda~1_combout  = ( \inst13|Equal0~2_combout  & ( \inst13|Add0~5_sumout  ) ) # ( \inst13|Equal0~2_combout  & ( !\inst13|Add0~5_sumout  & ( (((!\inst13|sda~0_combout ) # (\inst13|Add0~17_sumout )) # (\inst13|Add0~13_sumout )) # 
// (\inst13|Add0~9_sumout ) ) ) )

	.dataa(!\inst13|Add0~9_sumout ),
	.datab(!\inst13|Add0~13_sumout ),
	.datac(!\inst13|Add0~17_sumout ),
	.datad(!\inst13|sda~0_combout ),
	.datae(!\inst13|Equal0~2_combout ),
	.dataf(!\inst13|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~1 .extended_lut = "off";
defparam \inst13|sda~1 .lut_mask = 64'h0000FF7F0000FFFF;
defparam \inst13|sda~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \inst13|sda~4 (
// Equation(s):
// \inst13|sda~4_combout  = ( !\inst13|sda~1_combout  & ( \inst13|Equal3~1_combout  & ( (!\inst13|sda~3_combout  & (!\inst13|reset_count~0_combout  & ((!\inst13|reset_count~1_combout ) # (!\inst13|Equal3~0_combout )))) ) ) ) # ( !\inst13|sda~1_combout  & ( 
// !\inst13|Equal3~1_combout  & ( (!\inst13|sda~3_combout  & !\inst13|reset_count~0_combout ) ) ) )

	.dataa(!\inst13|reset_count~1_combout ),
	.datab(!\inst13|Equal3~0_combout ),
	.datac(!\inst13|sda~3_combout ),
	.datad(!\inst13|reset_count~0_combout ),
	.datae(!\inst13|sda~1_combout ),
	.dataf(!\inst13|Equal3~1_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|sda~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|sda~4 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst13|sda~4 .lut_mask = 64'h8080808080808000;
defparam \inst13|sda~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N1
=======
defparam \inst13|sda~4 .lut_mask = 64'hF0000000E0000000;
defparam \inst13|sda~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N25
>>>>>>> Stashed changes
dffeas \inst13|sda (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst13|sda~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|sda .is_wysiwyg = "true";
defparam \inst13|sda .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y19_N27
cyclonev_lcell_comb \inst9|inst7 (
// Equation(s):
// \inst9|inst7~combout  = LCELL(( \inst|IO_WRITE_int~q  & ( \inst11~0_combout  & ( (!\inst|IR [1] & (!\inst|IR [0] & (\inst11~1_combout  & \inst|IR [2]))) ) ) ))

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [0]),
	.datac(!\inst11~1_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst11~0_combout ),
=======
// Location: LABCELL_X51_Y23_N39
cyclonev_lcell_comb \inst9|inst8~0 (
// Equation(s):
// \inst9|inst8~0_combout  = ( \inst|IR [2] & ( !\inst|IR [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst9|inst7 .extended_lut = "off";
defparam \inst9|inst7 .lut_mask = 64'h0000000000000008;
defparam \inst9|inst7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N39
cyclonev_lcell_comb \inst|io_bus|dout[0]~2 (
// Equation(s):
// \inst|io_bus|dout[0]~2_combout  = ( \inst7|B_DI [0] & ( (!\inst|io_bus|dout[0]~0_combout  & (((!\inst4|IO_BUS|dout[0]~0_combout  & !\inst|io_bus|dout[0]~1_combout )))) # (\inst|io_bus|dout[0]~0_combout  & ((!\inst11~combout ) # 
// ((!\inst4|IO_BUS|dout[0]~0_combout  & !\inst|io_bus|dout[0]~1_combout )))) ) ) # ( !\inst7|B_DI [0] & ( (!\inst11~combout  & (((!\inst4|IO_BUS|dout[0]~0_combout  & !\inst|io_bus|dout[0]~1_combout )) # (\inst|io_bus|dout[0]~0_combout ))) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(!\inst11~combout ),
	.datac(!\inst4|IO_BUS|dout[0]~0_combout ),
	.datad(!\inst|io_bus|dout[0]~1_combout ),
	.datae(!\inst7|B_DI [0]),
	.dataf(gnd),
=======
defparam \inst9|inst8~0 .extended_lut = "off";
defparam \inst9|inst8~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst9|inst8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N0
cyclonev_lcell_comb \inst9|inst7 (
// Equation(s):
// \inst9|inst7~combout  = LCELL(( \inst9|inst8~0_combout  & ( (\inst11~0_combout  & (\inst12~0_combout  & (\inst12~1_combout  & !\inst|IR [0]))) ) ))

	.dataa(!\inst11~0_combout ),
	.datab(!\inst12~0_combout ),
	.datac(!\inst12~1_combout ),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst9|inst8~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[0]~2 .extended_lut = "off";
defparam \inst|io_bus|dout[0]~2 .lut_mask = 64'hC444F444C444F444;
defparam \inst|io_bus|dout[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N56
dffeas \inst9|inst1|latched_hex[0] (
=======
defparam \inst9|inst7 .extended_lut = "off";
defparam \inst9|inst7 .lut_mask = 64'h0000000001000100;
defparam \inst9|inst7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N14
dffeas \inst9|inst1|latched_hex[3] (
>>>>>>> Stashed changes
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[0]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y18_N44
dffeas \inst9|inst1|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[2]~6_combout ),
=======
// Location: FF_X52_Y24_N41
dffeas \inst9|inst1|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~2_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y18_N47
dffeas \inst9|inst1|latched_hex[3] (
=======
// Location: FF_X52_Y24_N8
dffeas \inst9|inst1|latched_hex[1] (
>>>>>>> Stashed changes
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[3]~8_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y18_N17
dffeas \inst9|inst1|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[1]~4_combout ),
=======
// Location: FF_X52_Y24_N32
dffeas \inst9|inst1|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~0_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst9|inst1|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N3
cyclonev_lcell_comb \inst9|inst1|Mux0~0 (
// Equation(s):
// \inst9|inst1|Mux0~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [0]) # ((!\inst9|inst1|latched_hex [2]) # (\inst9|inst1|latched_hex [3])) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & 
// ((\inst9|inst1|latched_hex [3]))) # (\inst9|inst1|latched_hex [2] & ((!\inst9|inst1|latched_hex [3]) # (\inst9|inst1|latched_hex [0]))) ) )

	.dataa(!\inst9|inst1|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [3]),
=======
	.q(\inst9|inst1|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N0
cyclonev_lcell_comb \inst9|inst1|Mux0~0 (
// Equation(s):
// \inst9|inst1|Mux0~0_combout  = (!\inst9|inst1|latched_hex [0] & ((!\inst9|inst1|latched_hex [3] $ (!\inst9|inst1|latched_hex [2])) # (\inst9|inst1|latched_hex [1]))) # (\inst9|inst1|latched_hex [0] & ((!\inst9|inst1|latched_hex [2] $ 
// (!\inst9|inst1|latched_hex [1])) # (\inst9|inst1|latched_hex [3])))

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [1]),
	.datad(!\inst9|inst1|latched_hex [0]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux0~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst1|Mux0~0 .lut_mask = 64'h0FF50FF5FAFFFAFF;
defparam \inst9|inst1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N36
cyclonev_lcell_comb \inst9|inst1|Mux1~0 (
// Equation(s):
// \inst9|inst1|Mux1~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & ((!\inst9|inst1|latched_hex [2]) # (\inst9|inst1|latched_hex [0]))) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [0] & 
// (!\inst9|inst1|latched_hex [2] $ (\inst9|inst1|latched_hex [3]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [3]),
=======
defparam \inst9|inst1|Mux0~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \inst9|inst1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N6
cyclonev_lcell_comb \inst9|inst1|Mux1~0 (
// Equation(s):
// \inst9|inst1|Mux1~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & ((!\inst9|inst1|latched_hex [2]) # (\inst9|inst1|latched_hex [0]))) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [0] & 
// (!\inst9|inst1|latched_hex [3] $ (\inst9|inst1|latched_hex [2]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [2]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux1~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst1|Mux1~0 .lut_mask = 64'h0C030C03CF00CF00;
defparam \inst9|inst1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N39
=======
defparam \inst9|inst1|Mux1~0 .lut_mask = 64'h0A050A05AA0AAA0A;
defparam \inst9|inst1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N21
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst1|Mux2~0 (
// Equation(s):
// \inst9|inst1|Mux2~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [0] & !\inst9|inst1|latched_hex [3]) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & (\inst9|inst1|latched_hex [0])) # 
// (\inst9|inst1|latched_hex [2] & ((!\inst9|inst1|latched_hex [3]))) ) )

	.dataa(!\inst9|inst1|latched_hex [0]),
<<<<<<< Updated upstream
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [3]),
	.datad(gnd),
=======
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [3]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux2~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst1|Mux2~0 .lut_mask = 64'h7474747450505050;
defparam \inst9|inst1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N33
cyclonev_lcell_comb \inst9|inst1|Mux3~0 (
// Equation(s):
// \inst9|inst1|Mux3~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & (\inst9|inst1|latched_hex [3] & !\inst9|inst1|latched_hex [0])) # (\inst9|inst1|latched_hex [2] & ((\inst9|inst1|latched_hex [0]))) ) ) # ( 
// !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & (!\inst9|inst1|latched_hex [2] $ (!\inst9|inst1|latched_hex [0]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
=======
defparam \inst9|inst1|Mux2~0 .lut_mask = 64'h5F505F5055005500;
defparam \inst9|inst1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N48
cyclonev_lcell_comb \inst9|inst1|Mux3~0 (
// Equation(s):
// \inst9|inst1|Mux3~0_combout  = ( \inst9|inst1|latched_hex [0] & ( (!\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [1] & !\inst9|inst1|latched_hex [3])) # (\inst9|inst1|latched_hex [2] & (\inst9|inst1|latched_hex [1])) ) ) # ( 
// !\inst9|inst1|latched_hex [0] & ( (!\inst9|inst1|latched_hex [2] & (\inst9|inst1|latched_hex [1] & \inst9|inst1|latched_hex [3])) # (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [1] & !\inst9|inst1|latched_hex [3])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [1]),
	.datad(!\inst9|inst1|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux3~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst1|Mux3~0 .lut_mask = 64'h0AA00AA0500F500F;
defparam \inst9|inst1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N0
cyclonev_lcell_comb \inst9|inst1|Mux4~0 (
// Equation(s):
// \inst9|inst1|Mux4~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [0] & !\inst9|inst1|latched_hex [3])) # (\inst9|inst1|latched_hex [2] & ((\inst9|inst1|latched_hex [3]))) ) ) # ( 
// !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [0] & (\inst9|inst1|latched_hex [2] & \inst9|inst1|latched_hex [3])) ) )

	.dataa(!\inst9|inst1|latched_hex [0]),
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [3]),
	.datad(gnd),
=======
defparam \inst9|inst1|Mux3~0 .lut_mask = 64'h300C300CC303C303;
defparam \inst9|inst1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N30
cyclonev_lcell_comb \inst9|inst1|Mux4~0 (
// Equation(s):
// \inst9|inst1|Mux4~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [0] & !\inst9|inst1|latched_hex [3])) # (\inst9|inst1|latched_hex [2] & ((\inst9|inst1|latched_hex [3]))) ) ) # ( 
// !\inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [0] & \inst9|inst1|latched_hex [3])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [3]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux4~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst1|Mux4~0 .lut_mask = 64'h0202020283838383;
defparam \inst9|inst1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N42
=======
defparam \inst9|inst1|Mux4~0 .lut_mask = 64'h00300030C033C033;
defparam \inst9|inst1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N33
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst1|Mux5~0 (
// Equation(s):
// \inst9|inst1|Mux5~0_combout  = ( \inst9|inst1|latched_hex [3] & ( (!\inst9|inst1|latched_hex [0] & ((\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [0] & (\inst9|inst1|latched_hex [1])) ) ) # ( !\inst9|inst1|latched_hex [3] & ( 
// (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [1] $ (!\inst9|inst1|latched_hex [0]))) ) )

<<<<<<< Updated upstream
	.dataa(!\inst9|inst1|latched_hex [0]),
	.datab(!\inst9|inst1|latched_hex [1]),
	.datac(!\inst9|inst1|latched_hex [3]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
=======
	.dataa(!\inst9|inst1|latched_hex [1]),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(gnd),
	.datae(!\inst9|inst1|latched_hex [3]),
>>>>>>> Stashed changes
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux5~0 .extended_lut = "off";
defparam \inst9|inst1|Mux5~0 .lut_mask = 64'h016B016B016B016B;
defparam \inst9|inst1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N45
cyclonev_lcell_comb \inst9|inst1|Mux6~0 (
// Equation(s):
// \inst9|inst1|Mux6~0_combout  = (!\inst9|inst1|latched_hex [2] & (\inst9|inst1|latched_hex [0] & (!\inst9|inst1|latched_hex [1] $ (\inst9|inst1|latched_hex [3])))) # (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [1] & 
// (!\inst9|inst1|latched_hex [0] $ (\inst9|inst1|latched_hex [3]))))

	.dataa(!\inst9|inst1|latched_hex [0]),
	.datab(!\inst9|inst1|latched_hex [1]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst9|inst1|Mux6~0 .extended_lut = "off";
defparam \inst9|inst1|Mux6~0 .lut_mask = 64'h4814481448144814;
defparam \inst9|inst1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N48
cyclonev_lcell_comb \inst|io_bus|dout[5]~12 (
// Equation(s):
// \inst|io_bus|dout[5]~12_combout  = ( \inst11~combout  & ( (!\inst4|IO_BUS|dout[5]~5_combout  & (!\inst|io_bus|dout[5]~11_combout  & \inst7|B_DI [5])) ) ) # ( !\inst11~combout  & ( ((!\inst4|IO_BUS|dout[5]~5_combout  & !\inst|io_bus|dout[5]~11_combout )) # 
// (\inst|io_bus|dout[0]~0_combout ) ) )

	.dataa(!\inst4|IO_BUS|dout[5]~5_combout ),
	.datab(!\inst|io_bus|dout[5]~11_combout ),
	.datac(!\inst7|B_DI [5]),
	.datad(!\inst|io_bus|dout[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
=======
defparam \inst9|inst1|Mux5~0 .extended_lut = "off";
defparam \inst9|inst1|Mux5~0 .lut_mask = 64'h06061D1D06061D1D;
defparam \inst9|inst1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N48
cyclonev_lcell_comb \inst9|inst1|Mux6~0 (
// Equation(s):
// \inst9|inst1|Mux6~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & (\inst9|inst1|latched_hex [3] & \inst9|inst1|latched_hex [0])) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & 
// (!\inst9|inst1|latched_hex [3] & \inst9|inst1|latched_hex [0])) # (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [3] $ (\inst9|inst1|latched_hex [0]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst1|latched_hex [2]),
	.datac(!\inst9|inst1|latched_hex [3]),
	.datad(!\inst9|inst1|latched_hex [0]),
	.datae(!\inst9|inst1|latched_hex [1]),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst|io_bus|dout[5]~12 .extended_lut = "off";
defparam \inst|io_bus|dout[5]~12 .lut_mask = 64'h88FF88FF08080808;
defparam \inst|io_bus|dout[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N26
dffeas \inst9|inst2|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[5]~12_combout ),
=======
defparam \inst9|inst1|Mux6~0 .extended_lut = "off";
defparam \inst9|inst1|Mux6~0 .lut_mask = 64'h30C3000C30C3000C;
defparam \inst9|inst1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N17
dffeas \inst9|inst2|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~5_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y19_N29
dffeas \inst9|inst2|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[6]~14_combout ),
=======
// Location: FF_X53_Y23_N20
dffeas \inst9|inst2|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~7_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst9|inst2|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N44
dffeas \inst9|inst2|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[4]~10_combout ),
=======
	.q(\inst9|inst2|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N5
dffeas \inst9|inst2|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~6_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst9|inst2|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N14
dffeas \inst9|inst2|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[7]~16_combout ),
=======
	.q(\inst9|inst2|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N35
dffeas \inst9|inst2|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~4_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y17_N21
cyclonev_lcell_comb \inst9|inst2|Mux0~0 (
// Equation(s):
// \inst9|inst2|Mux0~0_combout  = ( \inst9|inst2|latched_hex [3] & ( ((!\inst9|inst2|latched_hex [2]) # (\inst9|inst2|latched_hex [0])) # (\inst9|inst2|latched_hex [1]) ) ) # ( !\inst9|inst2|latched_hex [3] & ( (!\inst9|inst2|latched_hex [1] & 
// (\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [1] & ((!\inst9|inst2|latched_hex [2]) # (!\inst9|inst2|latched_hex [0]))) ) )

	.dataa(!\inst9|inst2|latched_hex [1]),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [0]),
=======
// Location: LABCELL_X53_Y23_N42
cyclonev_lcell_comb \inst9|inst2|Mux0~0 (
// Equation(s):
// \inst9|inst2|Mux0~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] $ (!\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3]) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] $ 
// (!\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [1]) ) )

	.dataa(!\inst9|inst2|latched_hex [1]),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [3]),
	.datad(!\inst9|inst2|latched_hex [2]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux0~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux0~0 .lut_mask = 64'h5F5A5F5AF5FFF5FF;
defparam \inst9|inst2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N24
=======
defparam \inst9|inst2|Mux0~0 .lut_mask = 64'h5FF55FF55FAF5FAF;
defparam \inst9|inst2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N54
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst2|Mux1~0 (
// Equation(s):
// \inst9|inst2|Mux1~0_combout  = ( \inst9|inst2|latched_hex [0] & ( !\inst9|inst2|latched_hex [3] $ (((!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2]))) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & 
// (\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) ) )

<<<<<<< Updated upstream
	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [0]),
	.datac(!\inst9|inst2|latched_hex [1]),
	.datad(!\inst9|inst2|latched_hex [2]),
=======
	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux1~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux1~0 .lut_mask = 64'h3F033F0300300030;
defparam \inst9|inst2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N0
cyclonev_lcell_comb \inst9|inst2|Mux2~0 (
// Equation(s):
// \inst9|inst2|Mux2~0_combout  = (!\inst9|inst2|latched_hex [1] & ((!\inst9|inst2|latched_hex [2] & (\inst9|inst2|latched_hex [0])) # (\inst9|inst2|latched_hex [2] & ((!\inst9|inst2|latched_hex [3]))))) # (\inst9|inst2|latched_hex [1] & 
// (\inst9|inst2|latched_hex [0] & ((!\inst9|inst2|latched_hex [3]))))

	.dataa(!\inst9|inst2|latched_hex [1]),
	.datab(!\inst9|inst2|latched_hex [0]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [3]),
	.datae(gnd),
	.dataf(gnd),
=======
defparam \inst9|inst2|Mux1~0 .lut_mask = 64'h20202020A6A6A6A6;
defparam \inst9|inst2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N48
cyclonev_lcell_comb \inst9|inst2|Mux2~0 (
// Equation(s):
// \inst9|inst2|Mux2~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3]) # ((!\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] & 
// (!\inst9|inst2|latched_hex [3] & \inst9|inst2|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [3]),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux2~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux2~0 .lut_mask = 64'h3B203B203B203B20;
defparam \inst9|inst2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N42
cyclonev_lcell_comb \inst9|inst2|Mux3~0 (
// Equation(s):
// \inst9|inst2|Mux3~0_combout  = ( \inst9|inst2|latched_hex [2] & ( \inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [0] & \inst9|inst2|latched_hex [1]) ) ) ) # ( !\inst9|inst2|latched_hex [2] & ( \inst9|inst2|latched_hex [3] & ( 
// (!\inst9|inst2|latched_hex [0] & \inst9|inst2|latched_hex [1]) ) ) ) # ( \inst9|inst2|latched_hex [2] & ( !\inst9|inst2|latched_hex [3] & ( !\inst9|inst2|latched_hex [0] $ (\inst9|inst2|latched_hex [1]) ) ) ) # ( !\inst9|inst2|latched_hex [2] & ( 
// !\inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [0] & !\inst9|inst2|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [0]),
	.datac(!\inst9|inst2|latched_hex [1]),
	.datad(gnd),
	.datae(!\inst9|inst2|latched_hex [2]),
	.dataf(!\inst9|inst2|latched_hex [3]),
=======
defparam \inst9|inst2|Mux2~0 .lut_mask = 64'h00C000C0FCF0FCF0;
defparam \inst9|inst2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N30
cyclonev_lcell_comb \inst9|inst2|Mux3~0 (
// Equation(s):
// \inst9|inst2|Mux3~0_combout  = ( \inst9|inst2|latched_hex [2] & ( (!\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [3] & !\inst9|inst2|latched_hex [0])) # (\inst9|inst2|latched_hex [1] & ((\inst9|inst2|latched_hex [0]))) ) ) # ( 
// !\inst9|inst2|latched_hex [2] & ( (!\inst9|inst2|latched_hex [3] & (!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [0])) # (\inst9|inst2|latched_hex [3] & (\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [0])) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [0]),
	.datad(gnd),
	.datae(!\inst9|inst2|latched_hex [2]),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux3~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux3~0 .lut_mask = 64'h3030C3C30C0C0303;
defparam \inst9|inst2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N3
cyclonev_lcell_comb \inst9|inst2|Mux4~0 (
// Equation(s):
// \inst9|inst2|Mux4~0_combout  = ( \inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [2] & ((!\inst9|inst2|latched_hex [0]) # (\inst9|inst2|latched_hex [1]))) ) ) # ( !\inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [1] & 
// (!\inst9|inst2|latched_hex [2] & !\inst9|inst2|latched_hex [0])) ) )

	.dataa(!\inst9|inst2|latched_hex [1]),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [3]),
=======
defparam \inst9|inst2|Mux3~0 .lut_mask = 64'h1818838318188383;
defparam \inst9|inst2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N15
cyclonev_lcell_comb \inst9|inst2|Mux4~0 (
// Equation(s):
// \inst9|inst2|Mux4~0_combout  = ( \inst9|inst2|latched_hex [2] & ( \inst9|inst2|latched_hex [0] & ( (\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [3]) ) ) ) # ( \inst9|inst2|latched_hex [2] & ( !\inst9|inst2|latched_hex [0] & ( 
// \inst9|inst2|latched_hex [3] ) ) ) # ( !\inst9|inst2|latched_hex [2] & ( !\inst9|inst2|latched_hex [0] & ( (\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [1]),
	.datad(!\inst9|inst2|latched_hex [3]),
	.datae(!\inst9|inst2|latched_hex [2]),
	.dataf(!\inst9|inst2|latched_hex [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux4~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux4~0 .lut_mask = 64'h500050000F050F05;
defparam \inst9|inst2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N27
cyclonev_lcell_comb \inst9|inst2|Mux5~0 (
// Equation(s):
// \inst9|inst2|Mux5~0_combout  = ( \inst9|inst2|latched_hex [3] & ( (!\inst9|inst2|latched_hex [0] & ((\inst9|inst2|latched_hex [2]))) # (\inst9|inst2|latched_hex [0] & (\inst9|inst2|latched_hex [1])) ) ) # ( !\inst9|inst2|latched_hex [3] & ( 
// (\inst9|inst2|latched_hex [2] & (!\inst9|inst2|latched_hex [1] $ (!\inst9|inst2|latched_hex [0]))) ) )

	.dataa(!\inst9|inst2|latched_hex [1]),
	.datab(!\inst9|inst2|latched_hex [0]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [3]),
=======
defparam \inst9|inst2|Mux4~0 .lut_mask = 64'h0F0000FF0000000F;
defparam \inst9|inst2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N57
cyclonev_lcell_comb \inst9|inst2|Mux5~0 (
// Equation(s):
// \inst9|inst2|Mux5~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & (!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3] & (\inst9|inst2|latched_hex [1])) ) ) # ( 
// !\inst9|inst2|latched_hex [0] & ( (\inst9|inst2|latched_hex [2] & ((\inst9|inst2|latched_hex [1]) # (\inst9|inst2|latched_hex [3]))) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux5~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux5~0 .lut_mask = 64'h060606061D1D1D1D;
defparam \inst9|inst2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N30
cyclonev_lcell_comb \inst9|inst2|Mux6~0 (
// Equation(s):
// \inst9|inst2|Mux6~0_combout  = ( \inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [0] & (!\inst9|inst2|latched_hex [2] $ (!\inst9|inst2|latched_hex [1]))) ) ) # ( !\inst9|inst2|latched_hex [3] & ( (!\inst9|inst2|latched_hex [1] & 
// (!\inst9|inst2|latched_hex [2] $ (!\inst9|inst2|latched_hex [0]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [2]),
	.datac(!\inst9|inst2|latched_hex [1]),
	.datad(!\inst9|inst2|latched_hex [0]),
=======
defparam \inst9|inst2|Mux5~0 .lut_mask = 64'h0077007711991199;
defparam \inst9|inst2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N6
cyclonev_lcell_comb \inst9|inst2|Mux6~0 (
// Equation(s):
// \inst9|inst2|Mux6~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [3] $ (\inst9|inst2|latched_hex [2]))) # (\inst9|inst2|latched_hex [1] & (\inst9|inst2|latched_hex [3] & 
// !\inst9|inst2|latched_hex [2])) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [3] & \inst9|inst2|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [3]),
	.datad(!\inst9|inst2|latched_hex [2]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux6~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst2|Mux6~0 .lut_mask = 64'h30C030C0003C003C;
defparam \inst9|inst2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \inst|io_bus|dout[9]~20 (
// Equation(s):
// \inst|io_bus|dout[9]~20_combout  = ( \inst|io_bus|dout[0]~0_combout  & ( (!\inst11~combout ) # ((!\inst4|IO_BUS|dout[9]~9_combout  & (\inst7|B_DI [9] & !\inst|io_bus|dout[9]~19_combout ))) ) ) # ( !\inst|io_bus|dout[0]~0_combout  & ( 
// (!\inst4|IO_BUS|dout[9]~9_combout  & (!\inst|io_bus|dout[9]~19_combout  & ((!\inst11~combout ) # (\inst7|B_DI [9])))) ) )

	.dataa(!\inst4|IO_BUS|dout[9]~9_combout ),
	.datab(!\inst11~combout ),
	.datac(!\inst7|B_DI [9]),
	.datad(!\inst|io_bus|dout[9]~19_combout ),
	.datae(gnd),
	.dataf(!\inst|io_bus|dout[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[9]~20 .extended_lut = "off";
defparam \inst|io_bus|dout[9]~20 .lut_mask = 64'h8A008A00CECCCECC;
defparam \inst|io_bus|dout[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y20_N5
dffeas \inst9|inst3|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(\inst|io_bus|dout[9]~20_combout ),
	.asdata(vcc),
=======
defparam \inst9|inst2|Mux6~0 .lut_mask = 64'h00C000C0C30CC30C;
defparam \inst9|inst2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N11
dffeas \inst9|inst3|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[11]~11_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y18_N12
cyclonev_lcell_comb \inst|io_bus|dout[8]~18 (
// Equation(s):
// \inst|io_bus|dout[8]~18_combout  = ( \inst|io_bus|dout[8]~17_combout  & ( \inst7|B_DI [8] & ( (!\inst11~combout  & \inst|io_bus|dout[0]~0_combout ) ) ) ) # ( !\inst|io_bus|dout[8]~17_combout  & ( \inst7|B_DI [8] & ( (!\inst4|IO_BUS|dout[8]~8_combout ) # 
// ((!\inst11~combout  & \inst|io_bus|dout[0]~0_combout )) ) ) ) # ( \inst|io_bus|dout[8]~17_combout  & ( !\inst7|B_DI [8] & ( (!\inst11~combout  & \inst|io_bus|dout[0]~0_combout ) ) ) ) # ( !\inst|io_bus|dout[8]~17_combout  & ( !\inst7|B_DI [8] & ( 
// (!\inst11~combout  & ((!\inst4|IO_BUS|dout[8]~8_combout ) # (\inst|io_bus|dout[0]~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\inst11~combout ),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst4|IO_BUS|dout[8]~8_combout ),
	.datae(!\inst|io_bus|dout[8]~17_combout ),
	.dataf(!\inst7|B_DI [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[8]~18 .extended_lut = "off";
defparam \inst|io_bus|dout[8]~18 .lut_mask = 64'hCC0C0C0CFF0C0C0C;
defparam \inst|io_bus|dout[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N38
=======
// Location: FF_X51_Y22_N14
>>>>>>> Stashed changes
dffeas \inst9|inst3|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[8]~18_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X45_Y18_N30
cyclonev_lcell_comb \inst7|IO_BUS|dout[11]~3 (
// Equation(s):
// \inst7|IO_BUS|dout[11]~3_combout  = ( \inst7|IO_BUS|dout[11]~2_combout  & ( (\inst|io_bus|dout[0]~0_combout  & !\inst11~combout ) ) ) # ( !\inst7|IO_BUS|dout[11]~2_combout  & ( (!\inst11~combout  & ((!\inst4|IO_BUS|dout[11]~11_combout ) # 
// (\inst|io_bus|dout[0]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst11~combout ),
	.datad(!\inst4|IO_BUS|dout[11]~11_combout ),
	.datae(gnd),
	.dataf(!\inst7|IO_BUS|dout[11]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|IO_BUS|dout[11]~3 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[11]~3 .lut_mask = 64'hF030F03030303030;
defparam \inst7|IO_BUS|dout[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N32
dffeas \inst9|inst3|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(\inst7|IO_BUS|dout[11]~3_combout ),
	.asdata(vcc),
=======
// Location: FF_X51_Y22_N5
dffeas \inst9|inst3|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[10]~10_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: MLABCELL_X47_Y19_N6
cyclonev_lcell_comb \inst7|IO_BUS|dout[10]~1 (
// Equation(s):
// \inst7|IO_BUS|dout[10]~1_combout  = ( !\inst11~combout  & ( ((!\inst4|IO_BUS|dout[10]~10_combout  & !\inst7|IO_BUS|dout[10]~0_combout )) # (\inst|io_bus|dout[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|io_bus|dout[0]~0_combout ),
	.datac(!\inst4|IO_BUS|dout[10]~10_combout ),
	.datad(!\inst7|IO_BUS|dout[10]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|IO_BUS|dout[10]~1 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[10]~1 .lut_mask = 64'hF333F33300000000;
defparam \inst7|IO_BUS|dout[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N8
dffeas \inst9|inst3|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(\inst7|IO_BUS|dout[10]~1_combout ),
	.asdata(vcc),
=======
// Location: FF_X51_Y22_N20
dffeas \inst9|inst3|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[9]~9_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: MLABCELL_X47_Y17_N36
=======
// Location: LABCELL_X51_Y22_N15
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst3|Mux0~0 (
// Equation(s):
// \inst9|inst3|Mux0~0_combout  = ( \inst9|inst3|latched_hex [1] & ( ((!\inst9|inst3|latched_hex [0]) # (!\inst9|inst3|latched_hex [2])) # (\inst9|inst3|latched_hex [3]) ) ) # ( !\inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [3] & 
// ((\inst9|inst3|latched_hex [2]))) # (\inst9|inst3|latched_hex [3] & ((!\inst9|inst3|latched_hex [2]) # (\inst9|inst3|latched_hex [0]))) ) )

<<<<<<< Updated upstream
	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [1]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [2]),
=======
	.dataa(!\inst9|inst3|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux0~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst3|Mux0~0 .lut_mask = 64'h3333FFFFFCFC3F3F;
defparam \inst9|inst3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N6
cyclonev_lcell_comb \inst9|inst3|Mux1~0 (
// Equation(s):
// \inst9|inst3|Mux1~0_combout  = ( \inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1] & \inst9|inst3|latched_hex [0]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( 
// (\inst9|inst3|latched_hex [1] & \inst9|inst3|latched_hex [0]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [2] & ( (\inst9|inst3|latched_hex [0]) # (\inst9|inst3|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [1]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [2]),
=======
defparam \inst9|inst3|Mux0~0 .lut_mask = 64'h55AF55AFFFF5FFF5;
defparam \inst9|inst3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N6
cyclonev_lcell_comb \inst9|inst3|Mux1~0 (
// Equation(s):
// \inst9|inst3|Mux1~0_combout  = (!\inst9|inst3|latched_hex [0] & (!\inst9|inst3|latched_hex [3] & (!\inst9|inst3|latched_hex [2] & \inst9|inst3|latched_hex [1]))) # (\inst9|inst3|latched_hex [0] & (!\inst9|inst3|latched_hex [3] $ 
// (((\inst9|inst3|latched_hex [2] & !\inst9|inst3|latched_hex [1])))))

	.dataa(!\inst9|inst3|latched_hex [3]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(!\inst9|inst3|latched_hex [2]),
	.datad(!\inst9|inst3|latched_hex [1]),
	.datae(gnd),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux1~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst3|Mux1~0 .lut_mask = 64'h3F3F000003030C0C;
defparam \inst9|inst3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N27
cyclonev_lcell_comb \inst9|inst3|Mux2~0 (
// Equation(s):
// \inst9|inst3|Mux2~0_combout  = ( !\inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1]) # (\inst9|inst3|latched_hex [0]) ) ) ) # ( \inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [2] & ( 
// (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [1]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [2] & ( \inst9|inst3|latched_hex [0] ) ) )

	.dataa(!\inst9|inst3|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [1]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [2]),
=======
defparam \inst9|inst3|Mux1~0 .lut_mask = 64'h21A221A221A221A2;
defparam \inst9|inst3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N21
cyclonev_lcell_comb \inst9|inst3|Mux2~0 (
// Equation(s):
// \inst9|inst3|Mux2~0_combout  = ( \inst9|inst3|latched_hex [1] & ( (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [3]) ) ) # ( !\inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [2] & (\inst9|inst3|latched_hex [0])) # 
// (\inst9|inst3|latched_hex [2] & ((!\inst9|inst3|latched_hex [3]))) ) )

	.dataa(!\inst9|inst3|latched_hex [2]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux2~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst3|Mux2~0 .lut_mask = 64'h55555050F5F50000;
defparam \inst9|inst3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N57
=======
defparam \inst9|inst3|Mux2~0 .lut_mask = 64'h5F0A5F0A0F000F00;
defparam \inst9|inst3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N27
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst3|Mux3~0 (
// Equation(s):
// \inst9|inst3|Mux3~0_combout  = ( \inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( (\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [1]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( 
// !\inst9|inst3|latched_hex [0] $ (\inst9|inst3|latched_hex [1]) ) ) ) # ( \inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [1]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( 
// !\inst9|inst3|latched_hex [2] & ( (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [1]) ) ) )

<<<<<<< Updated upstream
	.dataa(!\inst9|inst3|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [1]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [2]),
=======
	.dataa(!\inst9|inst3|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux3~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst3|Mux3~0 .lut_mask = 64'h50500A0AA5A50505;
defparam \inst9|inst3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N48
=======
defparam \inst9|inst3|Mux3~0 .lut_mask = 64'h0AA00AA0500F500F;
defparam \inst9|inst3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N33
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst3|Mux4~0 (
// Equation(s):
// \inst9|inst3|Mux4~0_combout  = ( \inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [3] & (!\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [2])) # (\inst9|inst3|latched_hex [3] & ((\inst9|inst3|latched_hex [2]))) ) ) # ( 
// !\inst9|inst3|latched_hex [1] & ( (\inst9|inst3|latched_hex [3] & (!\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [2])) ) )

<<<<<<< Updated upstream
	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [1]),
=======
	.dataa(!\inst9|inst3|latched_hex [3]),
	.datab(gnd),
>>>>>>> Stashed changes
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux4~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst3|Mux4~0 .lut_mask = 64'h303000000000F3F3;
defparam \inst9|inst3|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N45
cyclonev_lcell_comb \inst9|inst3|Mux5~0 (
// Equation(s):
// \inst9|inst3|Mux5~0_combout  = ( \inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [0]) # (\inst9|inst3|latched_hex [1]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( 
// !\inst9|inst3|latched_hex [0] $ (!\inst9|inst3|latched_hex [1]) ) ) ) # ( \inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [2] & ( (\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [1]) ) ) )

	.dataa(!\inst9|inst3|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [1]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [2]),
=======
defparam \inst9|inst3|Mux4~0 .lut_mask = 64'h00500050A055A055;
defparam \inst9|inst3|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N51
cyclonev_lcell_comb \inst9|inst3|Mux5~0 (
// Equation(s):
// \inst9|inst3|Mux5~0_combout  = ( \inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [0] & ((\inst9|inst3|latched_hex [2]))) # (\inst9|inst3|latched_hex [0] & (\inst9|inst3|latched_hex [3])) ) ) # ( !\inst9|inst3|latched_hex [1] & ( 
// (\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [3] $ (!\inst9|inst3|latched_hex [0]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [3]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux5~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst3|Mux5~0 .lut_mask = 64'h000005055A5AAFAF;
defparam \inst9|inst3|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N12
cyclonev_lcell_comb \inst9|inst3|Mux6~0 (
// Equation(s):
// \inst9|inst3|Mux6~0_combout  = ( \inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1] & \inst9|inst3|latched_hex [0]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [2] & ( 
// (!\inst9|inst3|latched_hex [1] & !\inst9|inst3|latched_hex [0]) ) ) ) # ( \inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [2] & ( (\inst9|inst3|latched_hex [1] & \inst9|inst3|latched_hex [0]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( 
// !\inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1] & \inst9|inst3|latched_hex [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [1]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux6~0 .extended_lut = "off";
defparam \inst9|inst3|Mux6~0 .lut_mask = 64'h0C0C0303C0C00C0C;
defparam \inst9|inst3|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N45
cyclonev_lcell_comb \inst7|IO_BUS|dout[12]~5 (
// Equation(s):
// \inst7|IO_BUS|dout[12]~5_combout  = ( !\inst11~combout  & ( ((!\inst4|IO_BUS|dout[12]~12_combout  & !\inst7|IO_BUS|dout[12]~4_combout )) # (\inst|io_bus|dout[0]~0_combout ) ) )

	.dataa(!\inst|io_bus|dout[0]~0_combout ),
	.datab(gnd),
	.datac(!\inst4|IO_BUS|dout[12]~12_combout ),
	.datad(!\inst7|IO_BUS|dout[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|IO_BUS|dout[12]~5 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[12]~5 .lut_mask = 64'hF555F55500000000;
defparam \inst7|IO_BUS|dout[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N47
dffeas \inst9|inst4|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(\inst7|IO_BUS|dout[12]~5_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N15
cyclonev_lcell_comb \inst|io_bus|dout[0]~21 (
// Equation(s):
// \inst|io_bus|dout[0]~21_combout  = ( !\inst13|datatrans_en~q  & ( !\inst|IO_WRITE_int~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|datatrans_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|io_bus|dout[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|io_bus|dout[0]~21 .extended_lut = "off";
defparam \inst|io_bus|dout[0]~21 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst|io_bus|dout[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N33
cyclonev_lcell_comb \inst7|IO_BUS|dout[13]~7 (
// Equation(s):
// \inst7|IO_BUS|dout[13]~7_combout  = ( !\inst11~combout  & ( (!\inst4|IO_OUT~combout  & (((!\inst7|IO_BUS|dout[13]~6_combout )) # (\inst|io_bus|dout[0]~21_combout ))) # (\inst4|IO_OUT~combout  & (((\inst4|IO_COUNT [13] & !\inst7|IO_BUS|dout[13]~6_combout 
// )))) ) )

	.dataa(!\inst4|IO_OUT~combout ),
	.datab(!\inst|io_bus|dout[0]~21_combout ),
	.datac(!\inst4|IO_COUNT [13]),
	.datad(!\inst7|IO_BUS|dout[13]~6_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|IO_BUS|dout[13]~7 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[13]~7 .lut_mask = 64'hAF22AF2200000000;
defparam \inst7|IO_BUS|dout[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N35
dffeas \inst9|inst4|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(\inst7|IO_BUS|dout[13]~7_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \inst7|IO_BUS|dout[15]~11 (
// Equation(s):
// \inst7|IO_BUS|dout[15]~11_combout  = ( !\inst11~combout  & ( ((!\inst7|IO_BUS|dout[15]~10_combout  & !\inst4|IO_BUS|dout[15]~13_combout )) # (\inst|io_bus|dout[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst7|IO_BUS|dout[15]~10_combout ),
	.datac(!\inst|io_bus|dout[0]~0_combout ),
	.datad(!\inst4|IO_BUS|dout[15]~13_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
=======
defparam \inst9|inst3|Mux5~0 .lut_mask = 64'h003C003C03F303F3;
defparam \inst9|inst3|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N54
cyclonev_lcell_comb \inst9|inst3|Mux6~0 (
// Equation(s):
// \inst9|inst3|Mux6~0_combout  = ( \inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1] & (!\inst9|inst3|latched_hex [0] $ (\inst9|inst3|latched_hex [3]))) ) ) # ( !\inst9|inst3|latched_hex [2] & ( (\inst9|inst3|latched_hex [0] & 
// (!\inst9|inst3|latched_hex [1] $ (\inst9|inst3|latched_hex [3]))) ) )

	.dataa(!\inst9|inst3|latched_hex [1]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(!\inst9|inst3|latched_hex [3]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [2]),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam \inst7|IO_BUS|dout[15]~11 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[15]~11 .lut_mask = 64'hCF0FCF0F00000000;
defparam \inst7|IO_BUS|dout[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N14
dffeas \inst9|inst4|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(\inst7|IO_BUS|dout[15]~11_combout ),
	.asdata(vcc),
=======
defparam \inst9|inst3|Mux6~0 .extended_lut = "off";
defparam \inst9|inst3|Mux6~0 .lut_mask = 64'h2121828221218282;
defparam \inst9|inst3|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \inst9|inst4|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[14]~14_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: MLABCELL_X47_Y19_N30
cyclonev_lcell_comb \inst7|IO_BUS|dout[14]~9 (
// Equation(s):
// \inst7|IO_BUS|dout[14]~9_combout  = ( !\inst11~combout  & ( (!\inst4|IO_OUT~combout  & (((!\inst7|IO_BUS|dout[14]~8_combout )) # (\inst|io_bus|dout[0]~21_combout ))) # (\inst4|IO_OUT~combout  & (((\inst4|IO_COUNT [14] & !\inst7|IO_BUS|dout[14]~8_combout 
// )))) ) )

	.dataa(!\inst4|IO_OUT~combout ),
	.datab(!\inst|io_bus|dout[0]~21_combout ),
	.datac(!\inst4|IO_COUNT [14]),
	.datad(!\inst7|IO_BUS|dout[14]~8_combout ),
	.datae(gnd),
	.dataf(!\inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|IO_BUS|dout[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|IO_BUS|dout[14]~9 .extended_lut = "off";
defparam \inst7|IO_BUS|dout[14]~9 .lut_mask = 64'hAF22AF2200000000;
defparam \inst7|IO_BUS|dout[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N32
dffeas \inst9|inst4|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(\inst7|IO_BUS|dout[14]~9_combout ),
	.asdata(vcc),
=======
// Location: FF_X52_Y24_N11
dffeas \inst9|inst4|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[13]~13_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N50
dffeas \inst9|inst4|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[15]~15_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X53_Y16_N27
cyclonev_lcell_comb \inst9|inst4|Mux0~0 (
// Equation(s):
// \inst9|inst4|Mux0~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [1]) # (\inst9|inst4|latched_hex [0]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( 
// (!\inst9|inst4|latched_hex [0]) # (!\inst9|inst4|latched_hex [1]) ) ) ) # ( \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] ) ) # ( !\inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( \inst9|inst4|latched_hex [1] ) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
	.datab(!\inst9|inst4|latched_hex [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [3]),
	.dataf(!\inst9|inst4|latched_hex [2]),
=======
// Location: FF_X52_Y23_N23
dffeas \inst9|inst4|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[12]~12_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N18
cyclonev_lcell_comb \inst9|inst4|Mux0~0 (
// Equation(s):
// \inst9|inst4|Mux0~0_combout  = ( \inst9|inst4|latched_hex [0] & ( (!\inst9|inst4|latched_hex [2] $ (!\inst9|inst4|latched_hex [1])) # (\inst9|inst4|latched_hex [3]) ) ) # ( !\inst9|inst4|latched_hex [0] & ( (!\inst9|inst4|latched_hex [2] $ 
// (!\inst9|inst4|latched_hex [3])) # (\inst9|inst4|latched_hex [1]) ) )

	.dataa(gnd),
	.datab(!\inst9|inst4|latched_hex [2]),
	.datac(!\inst9|inst4|latched_hex [1]),
	.datad(!\inst9|inst4|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [0]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux0~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux0~0 .lut_mask = 64'h3333FFFFEEEE7777;
defparam \inst9|inst4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N57
cyclonev_lcell_comb \inst9|inst4|Mux1~0 (
// Equation(s):
// \inst9|inst4|Mux1~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( 
// (\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [1]) # (\inst9|inst4|latched_hex [0]) ) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
	.datab(!\inst9|inst4|latched_hex [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [3]),
	.dataf(!\inst9|inst4|latched_hex [2]),
=======
defparam \inst9|inst4|Mux0~0 .lut_mask = 64'h3FCF3FCF3CFF3CFF;
defparam \inst9|inst4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N0
cyclonev_lcell_comb \inst9|inst4|Mux1~0 (
// Equation(s):
// \inst9|inst4|Mux1~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [3] & ((!\inst9|inst4|latched_hex [2]) # (\inst9|inst4|latched_hex [0]))) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (\inst9|inst4|latched_hex [0] & 
// (!\inst9|inst4|latched_hex [2] $ (\inst9|inst4|latched_hex [3]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst4|latched_hex [2]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(!\inst9|inst4|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux1~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux1~0 .lut_mask = 64'h7777000011114444;
defparam \inst9|inst4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N3
=======
defparam \inst9|inst4|Mux1~0 .lut_mask = 64'h0C030C03CF00CF00;
defparam \inst9|inst4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N12
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst4|Mux2~0 (
// Equation(s):
// \inst9|inst4|Mux2~0_combout  = ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [1]) # (\inst9|inst4|latched_hex [0]) ) ) ) # ( \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( 
// (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( \inst9|inst4|latched_hex [0] ) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
<<<<<<< Updated upstream
	.datab(!\inst9|inst4|latched_hex [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [3]),
=======
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [1]),
	.datad(!\inst9|inst4|latched_hex [3]),
	.datae(gnd),
>>>>>>> Stashed changes
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux2~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux2~0 .lut_mask = 64'h55554444DDDD0000;
defparam \inst9|inst4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N6
cyclonev_lcell_comb \inst9|inst4|Mux3~0 (
// Equation(s):
// \inst9|inst4|Mux3~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( 
// !\inst9|inst4|latched_hex [0] $ (\inst9|inst4|latched_hex [1]) ) ) ) # ( \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( 
// !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(!\inst9|inst4|latched_hex [1]),
	.datae(!\inst9|inst4|latched_hex [3]),
=======
defparam \inst9|inst4|Mux2~0 .lut_mask = 64'h55505550F500F500;
defparam \inst9|inst4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N9
cyclonev_lcell_comb \inst9|inst4|Mux3~0 (
// Equation(s):
// \inst9|inst4|Mux3~0_combout  = ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [1] & (!\inst9|inst4|latched_hex [3] & !\inst9|inst4|latched_hex [0])) # (\inst9|inst4|latched_hex [1] & ((\inst9|inst4|latched_hex [0]))) ) ) # ( 
// !\inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [3] & (!\inst9|inst4|latched_hex [1] & \inst9|inst4|latched_hex [0])) # (\inst9|inst4|latched_hex [3] & (\inst9|inst4|latched_hex [1] & !\inst9|inst4|latched_hex [0])) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [1]),
	.datad(!\inst9|inst4|latched_hex [0]),
	.datae(gnd),
>>>>>>> Stashed changes
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux3~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux3~0 .lut_mask = 64'h0F0000F0F00F000F;
defparam \inst9|inst4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N15
cyclonev_lcell_comb \inst9|inst4|Mux4~0 (
// Equation(s):
// \inst9|inst4|Mux4~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [0]) # (\inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( 
// (!\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
	.datab(!\inst9|inst4|latched_hex [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [3]),
=======
defparam \inst9|inst4|Mux3~0 .lut_mask = 64'h05A005A0A00FA00F;
defparam \inst9|inst4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N3
cyclonev_lcell_comb \inst9|inst4|Mux4~0 (
// Equation(s):
// \inst9|inst4|Mux4~0_combout  = ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [3] & ((!\inst9|inst4|latched_hex [0]) # (\inst9|inst4|latched_hex [1]))) ) ) # ( !\inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [3] & 
// (\inst9|inst4|latched_hex [1] & !\inst9|inst4|latched_hex [0])) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst4|latched_hex [0]),
	.datae(gnd),
>>>>>>> Stashed changes
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux4~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux4~0 .lut_mask = 64'h222200000000BBBB;
defparam \inst9|inst4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N18
cyclonev_lcell_comb \inst9|inst4|Mux5~0 (
// Equation(s):
// \inst9|inst4|Mux5~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [0]) # (\inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( 
// !\inst9|inst4|latched_hex [0] $ (!\inst9|inst4|latched_hex [1]) ) ) ) # ( \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(!\inst9|inst4|latched_hex [1]),
	.datae(!\inst9|inst4|latched_hex [3]),
=======
defparam \inst9|inst4|Mux4~0 .lut_mask = 64'h2200220055115511;
defparam \inst9|inst4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N51
cyclonev_lcell_comb \inst9|inst4|Mux5~0 (
// Equation(s):
// \inst9|inst4|Mux5~0_combout  = ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [3] & (!\inst9|inst4|latched_hex [1] $ (!\inst9|inst4|latched_hex [0]))) # (\inst9|inst4|latched_hex [3] & ((!\inst9|inst4|latched_hex [0]) # 
// (\inst9|inst4|latched_hex [1]))) ) ) # ( !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [3] & (\inst9|inst4|latched_hex [1] & \inst9|inst4|latched_hex [0])) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [1]),
	.datad(!\inst9|inst4|latched_hex [0]),
	.datae(gnd),
>>>>>>> Stashed changes
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux5~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux5~0 .lut_mask = 64'h0000000F0FF0F0FF;
defparam \inst9|inst4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N48
cyclonev_lcell_comb \inst9|inst4|Mux6~0 (
// Equation(s):
// \inst9|inst4|Mux6~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( 
// (!\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) ) # ( \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( 
// !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(!\inst9|inst4|latched_hex [1]),
	.datae(!\inst9|inst4|latched_hex [3]),
=======
defparam \inst9|inst4|Mux5~0 .lut_mask = 64'h000500055FA55FA5;
defparam \inst9|inst4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N0
cyclonev_lcell_comb \inst9|inst4|Mux6~0 (
// Equation(s):
// \inst9|inst4|Mux6~0_combout  = ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [1] & (!\inst9|inst4|latched_hex [3] $ (\inst9|inst4|latched_hex [0]))) ) ) # ( !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & 
// (!\inst9|inst4|latched_hex [3] $ (\inst9|inst4|latched_hex [1]))) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [1]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(gnd),
	.datae(gnd),
>>>>>>> Stashed changes
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux6~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst4|Mux6~0 .lut_mask = 64'h0F00000FF0000F00;
defparam \inst9|inst4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N48
cyclonev_lcell_comb \inst9|inst8 (
// Equation(s):
// \inst9|inst8~combout  = LCELL(( \inst|IR [0] & ( \inst|IO_WRITE_int~q  & ( (\inst11~1_combout  & (!\inst|IR [1] & (\inst11~0_combout  & \inst|IR [2]))) ) ) ))

	.dataa(!\inst11~1_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IO_WRITE_int~q ),
=======
defparam \inst9|inst4|Mux6~0 .lut_mask = 64'h0909090984848484;
defparam \inst9|inst4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N21
cyclonev_lcell_comb \inst9|inst8 (
// Equation(s):
// \inst9|inst8~combout  = LCELL(( \inst9|inst8~0_combout  & ( (\inst12~1_combout  & (\inst|IR [0] & (\inst12~0_combout  & \inst11~0_combout ))) ) ))

	.dataa(!\inst12~1_combout ),
	.datab(!\inst|IR [0]),
	.datac(!\inst12~0_combout ),
	.datad(!\inst11~0_combout ),
	.datae(gnd),
	.dataf(!\inst9|inst8~0_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst8 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst8 .lut_mask = 64'h0000000000000004;
defparam \inst9|inst8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N20
dffeas \inst9|inst5|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[0]~2_combout ),
=======
defparam \inst9|inst8 .lut_mask = 64'h0000000000010001;
defparam \inst9|inst8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N26
dffeas \inst9|inst5|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~0_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[0] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y18_N23
dffeas \inst9|inst5|latched_hex[1] (
=======
// Location: FF_X52_Y24_N20
dffeas \inst9|inst5|latched_hex[2] (
>>>>>>> Stashed changes
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[1]~4_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y18_N50
dffeas \inst9|inst5|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[3]~8_combout ),
=======
// Location: FF_X52_Y24_N47
dffeas \inst9|inst5|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~3_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y18_N29
dffeas \inst9|inst5|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[2]~6_combout ),
=======
// Location: FF_X52_Y24_N2
dffeas \inst9|inst5|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~1_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst9|inst5|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N51
cyclonev_lcell_comb \inst9|inst5|Mux0~0 (
// Equation(s):
// \inst9|inst5|Mux0~0_combout  = (!\inst9|inst5|latched_hex [0] & ((!\inst9|inst5|latched_hex [3] $ (!\inst9|inst5|latched_hex [2])) # (\inst9|inst5|latched_hex [1]))) # (\inst9|inst5|latched_hex [0] & ((!\inst9|inst5|latched_hex [1] $ 
// (!\inst9|inst5|latched_hex [2])) # (\inst9|inst5|latched_hex [3])))

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(gnd),
=======
	.q(\inst9|inst5|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N21
cyclonev_lcell_comb \inst9|inst5|Mux0~0 (
// Equation(s):
// \inst9|inst5|Mux0~0_combout  = ( \inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [0]) # ((!\inst9|inst5|latched_hex [2]) # (\inst9|inst5|latched_hex [3])) ) ) # ( !\inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [2] & 
// ((\inst9|inst5|latched_hex [3]))) # (\inst9|inst5|latched_hex [2] & ((!\inst9|inst5|latched_hex [3]) # (\inst9|inst5|latched_hex [0]))) ) )

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(gnd),
	.datae(!\inst9|inst5|latched_hex [1]),
>>>>>>> Stashed changes
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux0~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux0~0 .lut_mask = 64'h3FE73FE73FE73FE7;
defparam \inst9|inst5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N6
cyclonev_lcell_comb \inst9|inst5|Mux1~0 (
// Equation(s):
// \inst9|inst5|Mux1~0_combout  = ( \inst9|inst5|latched_hex [3] & ( (!\inst9|inst5|latched_hex [1] & (\inst9|inst5|latched_hex [0] & \inst9|inst5|latched_hex [2])) ) ) # ( !\inst9|inst5|latched_hex [3] & ( (!\inst9|inst5|latched_hex [1] & 
// (\inst9|inst5|latched_hex [0] & !\inst9|inst5|latched_hex [2])) # (\inst9|inst5|latched_hex [1] & ((!\inst9|inst5|latched_hex [2]) # (\inst9|inst5|latched_hex [0]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [0]),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [3]),
=======
defparam \inst9|inst5|Mux0~0 .lut_mask = 64'h3D3DEFEF3D3DEFEF;
defparam \inst9|inst5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N24
cyclonev_lcell_comb \inst9|inst5|Mux1~0 (
// Equation(s):
// \inst9|inst5|Mux1~0_combout  = ( \inst9|inst5|latched_hex [2] & ( (\inst9|inst5|latched_hex [0] & (!\inst9|inst5|latched_hex [3] $ (!\inst9|inst5|latched_hex [1]))) ) ) # ( !\inst9|inst5|latched_hex [2] & ( (!\inst9|inst5|latched_hex [3] & 
// ((\inst9|inst5|latched_hex [1]) # (\inst9|inst5|latched_hex [0]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [3]),
	.datac(!\inst9|inst5|latched_hex [0]),
	.datad(!\inst9|inst5|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [2]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux1~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux1~0 .lut_mask = 64'h3F033F03000C000C;
defparam \inst9|inst5|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N9
cyclonev_lcell_comb \inst9|inst5|Mux2~0 (
// Equation(s):
// \inst9|inst5|Mux2~0_combout  = ( \inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3]) # ((!\inst9|inst5|latched_hex [1] & !\inst9|inst5|latched_hex [2])) ) ) # ( !\inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3] & 
// (!\inst9|inst5|latched_hex [1] & \inst9|inst5|latched_hex [2])) ) )

	.dataa(!\inst9|inst5|latched_hex [3]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst5|latched_hex [2]),
=======
defparam \inst9|inst5|Mux1~0 .lut_mask = 64'h0CCC0CCC030C030C;
defparam \inst9|inst5|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N12
cyclonev_lcell_comb \inst9|inst5|Mux2~0 (
// Equation(s):
// \inst9|inst5|Mux2~0_combout  = ( \inst9|inst5|latched_hex [2] & ( (!\inst9|inst5|latched_hex [3] & ((!\inst9|inst5|latched_hex [1]) # (\inst9|inst5|latched_hex [0]))) ) ) # ( !\inst9|inst5|latched_hex [2] & ( (\inst9|inst5|latched_hex [0] & 
// ((!\inst9|inst5|latched_hex [3]) # (!\inst9|inst5|latched_hex [1]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [3]),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(!\inst9|inst5|latched_hex [0]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux2~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux2~0 .lut_mask = 64'h00880088EEAAEEAA;
defparam \inst9|inst5|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N12
cyclonev_lcell_comb \inst9|inst5|Mux3~0 (
// Equation(s):
// \inst9|inst5|Mux3~0_combout  = ( \inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [2] & (\inst9|inst5|latched_hex [3] & !\inst9|inst5|latched_hex [0])) # (\inst9|inst5|latched_hex [2] & ((\inst9|inst5|latched_hex [0]))) ) ) # ( 
// !\inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [3] & (!\inst9|inst5|latched_hex [2] $ (!\inst9|inst5|latched_hex [0]))) ) )

	.dataa(!\inst9|inst5|latched_hex [3]),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [1]),
=======
defparam \inst9|inst5|Mux2~0 .lut_mask = 64'h00FC00FCC0CCC0CC;
defparam \inst9|inst5|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N24
cyclonev_lcell_comb \inst9|inst5|Mux3~0 (
// Equation(s):
// \inst9|inst5|Mux3~0_combout  = ( \inst9|inst5|latched_hex [3] & ( (\inst9|inst5|latched_hex [1] & (!\inst9|inst5|latched_hex [2] $ (\inst9|inst5|latched_hex [0]))) ) ) # ( !\inst9|inst5|latched_hex [3] & ( (!\inst9|inst5|latched_hex [2] & 
// (!\inst9|inst5|latched_hex [1] & \inst9|inst5|latched_hex [0])) # (\inst9|inst5|latched_hex [2] & (!\inst9|inst5|latched_hex [1] $ (\inst9|inst5|latched_hex [0]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(!\inst9|inst5|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [3]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux3~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux3~0 .lut_mask = 64'h2828282843434343;
defparam \inst9|inst5|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N24
cyclonev_lcell_comb \inst9|inst5|Mux4~0 (
// Equation(s):
// \inst9|inst5|Mux4~0_combout  = (!\inst9|inst5|latched_hex [2] & (!\inst9|inst5|latched_hex [0] & (\inst9|inst5|latched_hex [1] & !\inst9|inst5|latched_hex [3]))) # (\inst9|inst5|latched_hex [2] & (\inst9|inst5|latched_hex [3] & ((!\inst9|inst5|latched_hex 
// [0]) # (\inst9|inst5|latched_hex [1]))))

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [2]),
	.datad(!\inst9|inst5|latched_hex [3]),
	.datae(gnd),
	.dataf(gnd),
=======
defparam \inst9|inst5|Mux3~0 .lut_mask = 64'h30C330C30C030C03;
defparam \inst9|inst5|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N39
cyclonev_lcell_comb \inst9|inst5|Mux4~0 (
// Equation(s):
// \inst9|inst5|Mux4~0_combout  = ( \inst9|inst5|latched_hex [3] & ( (\inst9|inst5|latched_hex [2] & ((!\inst9|inst5|latched_hex [0]) # (\inst9|inst5|latched_hex [1]))) ) ) # ( !\inst9|inst5|latched_hex [3] & ( (!\inst9|inst5|latched_hex [0] & 
// (!\inst9|inst5|latched_hex [2] & \inst9|inst5|latched_hex [1])) ) )

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [3]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux4~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux4~0 .lut_mask = 64'h200B200B200B200B;
defparam \inst9|inst5|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N27
cyclonev_lcell_comb \inst9|inst5|Mux5~0 (
// Equation(s):
// \inst9|inst5|Mux5~0_combout  = ( \inst9|inst5|latched_hex [3] & ( (!\inst9|inst5|latched_hex [0] & ((\inst9|inst5|latched_hex [2]))) # (\inst9|inst5|latched_hex [0] & (\inst9|inst5|latched_hex [1])) ) ) # ( !\inst9|inst5|latched_hex [3] & ( 
// (\inst9|inst5|latched_hex [2] & (!\inst9|inst5|latched_hex [0] $ (!\inst9|inst5|latched_hex [1]))) ) )

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [3]),
=======
defparam \inst9|inst5|Mux4~0 .lut_mask = 64'h0808080823232323;
defparam \inst9|inst5|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N27
cyclonev_lcell_comb \inst9|inst5|Mux5~0 (
// Equation(s):
// \inst9|inst5|Mux5~0_combout  = ( \inst9|inst5|latched_hex [2] & ( (!\inst9|inst5|latched_hex [0] & ((\inst9|inst5|latched_hex [1]) # (\inst9|inst5|latched_hex [3]))) # (\inst9|inst5|latched_hex [0] & (!\inst9|inst5|latched_hex [3] $ 
// (\inst9|inst5|latched_hex [1]))) ) ) # ( !\inst9|inst5|latched_hex [2] & ( (\inst9|inst5|latched_hex [0] & (\inst9|inst5|latched_hex [3] & \inst9|inst5|latched_hex [1])) ) )

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(!\inst9|inst5|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [2]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux5~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux5~0 .lut_mask = 64'h0066006611BB11BB;
defparam \inst9|inst5|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N48
cyclonev_lcell_comb \inst9|inst5|Mux6~0 (
// Equation(s):
// \inst9|inst5|Mux6~0_combout  = (!\inst9|inst5|latched_hex [2] & (\inst9|inst5|latched_hex [0] & (!\inst9|inst5|latched_hex [1] $ (\inst9|inst5|latched_hex [3])))) # (\inst9|inst5|latched_hex [2] & (!\inst9|inst5|latched_hex [1] & 
// (!\inst9|inst5|latched_hex [0] $ (\inst9|inst5|latched_hex [3]))))

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [2]),
	.datad(!\inst9|inst5|latched_hex [3]),
	.datae(gnd),
=======
defparam \inst9|inst5|Mux5~0 .lut_mask = 64'h000500055AAF5AAF;
defparam \inst9|inst5|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N36
cyclonev_lcell_comb \inst9|inst5|Mux6~0 (
// Equation(s):
// \inst9|inst5|Mux6~0_combout  = ( \inst9|inst5|latched_hex [1] & ( (\inst9|inst5|latched_hex [3] & (\inst9|inst5|latched_hex [0] & !\inst9|inst5|latched_hex [2])) ) ) # ( !\inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [3] & 
// (!\inst9|inst5|latched_hex [0] $ (!\inst9|inst5|latched_hex [2]))) # (\inst9|inst5|latched_hex [3] & (\inst9|inst5|latched_hex [0] & \inst9|inst5|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [3]),
	.datac(!\inst9|inst5|latched_hex [0]),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(!\inst9|inst5|latched_hex [1]),
>>>>>>> Stashed changes
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux6~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst5|Mux6~0 .lut_mask = 64'h4814481448144814;
defparam \inst9|inst5|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y17_N38
dffeas \inst9|inst6|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[7]~16_combout ),
=======
defparam \inst9|inst5|Mux6~0 .lut_mask = 64'h0CC303000CC30300;
defparam \inst9|inst5|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N23
dffeas \inst9|inst6|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~4_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst9|inst6|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N2
dffeas \inst9|inst6|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[6]~14_combout ),
=======
	.q(\inst9|inst6|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N44
dffeas \inst9|inst6|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~5_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
<<<<<<< Updated upstream
	.q(\inst9|inst6|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \inst9|inst6|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[4]~10_combout ),
=======
	.q(\inst9|inst6|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N14
dffeas \inst9|inst6|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~7_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y19_N5
dffeas \inst9|inst6|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[5]~12_combout ),
=======
// Location: FF_X53_Y23_N35
dffeas \inst9|inst6|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~6_combout ),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: LABCELL_X46_Y17_N54
cyclonev_lcell_comb \inst9|inst6|Mux0~0 (
// Equation(s):
// \inst9|inst6|Mux0~0_combout  = ( \inst9|inst6|latched_hex [1] & ( ((!\inst9|inst6|latched_hex [2]) # (!\inst9|inst6|latched_hex [0])) # (\inst9|inst6|latched_hex [3]) ) ) # ( !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [3] & 
// (\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [3] & ((!\inst9|inst6|latched_hex [2]) # (\inst9|inst6|latched_hex [0]))) ) )

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(!\inst9|inst6|latched_hex [2]),
	.datac(!\inst9|inst6|latched_hex [0]),
	.datad(gnd),
=======
// Location: LABCELL_X53_Y23_N27
cyclonev_lcell_comb \inst9|inst6|Mux0~0 (
// Equation(s):
// \inst9|inst6|Mux0~0_combout  = ( \inst9|inst6|latched_hex [2] & ( (!\inst9|inst6|latched_hex [0] & ((!\inst9|inst6|latched_hex [3]) # (\inst9|inst6|latched_hex [1]))) # (\inst9|inst6|latched_hex [0] & ((!\inst9|inst6|latched_hex [1]) # 
// (\inst9|inst6|latched_hex [3]))) ) ) # ( !\inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [3]) # (\inst9|inst6|latched_hex [1]) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [1]),
	.datad(!\inst9|inst6|latched_hex [3]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux0~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst6|Mux0~0 .lut_mask = 64'h67676767FDFDFDFD;
defparam \inst9|inst6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N57
cyclonev_lcell_comb \inst9|inst6|Mux1~0 (
// Equation(s):
// \inst9|inst6|Mux1~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [3] & ((!\inst9|inst6|latched_hex [2]) # (\inst9|inst6|latched_hex [0]))) ) ) # ( !\inst9|inst6|latched_hex [1] & ( (\inst9|inst6|latched_hex [0] & 
// (!\inst9|inst6|latched_hex [3] $ (\inst9|inst6|latched_hex [2]))) ) )

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [2]),
	.datad(!\inst9|inst6|latched_hex [0]),
=======
defparam \inst9|inst6|Mux0~0 .lut_mask = 64'h0FFF0FFFFA5FFA5F;
defparam \inst9|inst6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N36
cyclonev_lcell_comb \inst9|inst6|Mux1~0 (
// Equation(s):
// \inst9|inst6|Mux1~0_combout  = ( \inst9|inst6|latched_hex [3] & ( (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [1] & \inst9|inst6|latched_hex [2])) ) ) # ( !\inst9|inst6|latched_hex [3] & ( (!\inst9|inst6|latched_hex [0] & 
// (\inst9|inst6|latched_hex [1] & !\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [0] & ((!\inst9|inst6|latched_hex [2]) # (\inst9|inst6|latched_hex [1]))) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [2]),
	.datad(gnd),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux1~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst6|Mux1~0 .lut_mask = 64'h00A500A5A0AAA0AA;
defparam \inst9|inst6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N0
cyclonev_lcell_comb \inst9|inst6|Mux2~0 (
// Equation(s):
// \inst9|inst6|Mux2~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (\inst9|inst6|latched_hex [0] & !\inst9|inst6|latched_hex [3]) ) ) # ( !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [2] & (\inst9|inst6|latched_hex [0])) # 
// (\inst9|inst6|latched_hex [2] & ((!\inst9|inst6|latched_hex [3]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst6|latched_hex [0]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(!\inst9|inst6|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [1]),
=======
defparam \inst9|inst6|Mux1~0 .lut_mask = 64'h7171717104040404;
defparam \inst9|inst6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N39
cyclonev_lcell_comb \inst9|inst6|Mux2~0 (
// Equation(s):
// \inst9|inst6|Mux2~0_combout  = ( \inst9|inst6|latched_hex [2] & ( (!\inst9|inst6|latched_hex [3] & ((!\inst9|inst6|latched_hex [1]) # (\inst9|inst6|latched_hex [0]))) ) ) # ( !\inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [0] & 
// ((!\inst9|inst6|latched_hex [1]) # (!\inst9|inst6|latched_hex [3]))) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [2]),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux2~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst6|Mux2~0 .lut_mask = 64'h33F033F030303030;
defparam \inst9|inst6|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N51
=======
defparam \inst9|inst6|Mux2~0 .lut_mask = 64'h54545454D0D0D0D0;
defparam \inst9|inst6|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N6
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst6|Mux3~0 (
// Equation(s):
// \inst9|inst6|Mux3~0_combout  = ( \inst9|inst6|latched_hex [3] & ( (\inst9|inst6|latched_hex [1] & (!\inst9|inst6|latched_hex [2] $ (\inst9|inst6|latched_hex [0]))) ) ) # ( !\inst9|inst6|latched_hex [3] & ( (!\inst9|inst6|latched_hex [2] & 
// (\inst9|inst6|latched_hex [0] & !\inst9|inst6|latched_hex [1])) # (\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [0] $ (\inst9|inst6|latched_hex [1]))) ) )

<<<<<<< Updated upstream
	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(!\inst9|inst6|latched_hex [2]),
	.datac(gnd),
	.datad(!\inst9|inst6|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [1]),
=======
	.dataa(gnd),
	.datab(!\inst9|inst6|latched_hex [2]),
	.datac(!\inst9|inst6|latched_hex [0]),
	.datad(!\inst9|inst6|latched_hex [1]),
	.datae(!\inst9|inst6|latched_hex [3]),
	.dataf(gnd),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux3~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst6|Mux3~0 .lut_mask = 64'h2288228844334433;
defparam \inst9|inst6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N18
cyclonev_lcell_comb \inst9|inst6|Mux4~0 (
// Equation(s):
// \inst9|inst6|Mux4~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [3] & (!\inst9|inst6|latched_hex [0] & !\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [3] & ((\inst9|inst6|latched_hex [2]))) ) ) # ( 
// !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [0] & (\inst9|inst6|latched_hex [3] & \inst9|inst6|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst6|latched_hex [0]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(!\inst9|inst6|latched_hex [2]),
=======
defparam \inst9|inst6|Mux3~0 .lut_mask = 64'h3C0300C33C0300C3;
defparam \inst9|inst6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N45
cyclonev_lcell_comb \inst9|inst6|Mux4~0 (
// Equation(s):
// \inst9|inst6|Mux4~0_combout  = ( \inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [3] & ((!\inst9|inst6|latched_hex [0]) # (\inst9|inst6|latched_hex [1]))) ) ) # ( !\inst9|inst6|latched_hex [2] & ( (!\inst9|inst6|latched_hex [3] & 
// (\inst9|inst6|latched_hex [1] & !\inst9|inst6|latched_hex [0])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst6|latched_hex [3]),
	.datac(!\inst9|inst6|latched_hex [1]),
	.datad(!\inst9|inst6|latched_hex [0]),
>>>>>>> Stashed changes
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux4~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst6|Mux4~0 .lut_mask = 64'h000C000CC00FC00F;
defparam \inst9|inst6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N48
cyclonev_lcell_comb \inst9|inst6|Mux5~0 (
// Equation(s):
// \inst9|inst6|Mux5~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [0] & ((\inst9|inst6|latched_hex [2]))) # (\inst9|inst6|latched_hex [0] & (\inst9|inst6|latched_hex [3])) ) ) # ( !\inst9|inst6|latched_hex [1] & ( 
// (\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [3] $ (!\inst9|inst6|latched_hex [0]))) ) )

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(!\inst9|inst6|latched_hex [2]),
	.datac(!\inst9|inst6|latched_hex [0]),
=======
defparam \inst9|inst6|Mux4~0 .lut_mask = 64'h0C000C0033033303;
defparam \inst9|inst6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N24
cyclonev_lcell_comb \inst9|inst6|Mux5~0 (
// Equation(s):
// \inst9|inst6|Mux5~0_combout  = ( \inst9|inst6|latched_hex [2] & ( (!\inst9|inst6|latched_hex [0] & ((\inst9|inst6|latched_hex [3]) # (\inst9|inst6|latched_hex [1]))) # (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [1] $ 
// (\inst9|inst6|latched_hex [3]))) ) ) # ( !\inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [0] & (\inst9|inst6|latched_hex [1] & \inst9|inst6|latched_hex [3])) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [3]),
>>>>>>> Stashed changes
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux5~0 .extended_lut = "off";
<<<<<<< Updated upstream
defparam \inst9|inst6|Mux5~0 .lut_mask = 64'h1212121235353535;
defparam \inst9|inst6|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N33
=======
defparam \inst9|inst6|Mux5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \inst9|inst6|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N15
>>>>>>> Stashed changes
cyclonev_lcell_comb \inst9|inst6|Mux6~0 (
// Equation(s):
// \inst9|inst6|Mux6~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [2] & \inst9|inst6|latched_hex [3])) ) ) # ( !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [0] & 
// (\inst9|inst6|latched_hex [2] & !\inst9|inst6|latched_hex [3])) # (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [2] $ (\inst9|inst6|latched_hex [3]))) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [2]),
	.datad(!\inst9|inst6|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux6~0 .extended_lut = "off";
defparam \inst9|inst6|Mux6~0 .lut_mask = 64'h5A055A0500500050;
defparam \inst9|inst6|Mux6~0 .shared_arith = "off";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: MLABCELL_X47_Y18_N9
cyclonev_lcell_comb inst12(
// Equation(s):
// \inst12~combout  = LCELL(( \inst|IR [0] & ( \inst|IO_WRITE_int~q  & ( (\inst11~0_combout  & (!\inst|IR [2] & (!\inst|IR [1] & \inst11~1_combout ))) ) ) ))

	.dataa(!\inst11~0_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [1]),
	.datad(!\inst11~1_combout ),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IO_WRITE_int~q ),
=======
// Location: MLABCELL_X52_Y22_N36
cyclonev_lcell_comb inst12(
// Equation(s):
// \inst12~combout  = LCELL(( \inst12~0_combout  & ( !\inst|IR [2] & ( (\inst12~1_combout  & (!\inst|IR [4] & (\inst11~0_combout  & \inst|IR [0]))) ) ) ))

	.dataa(!\inst12~1_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst11~0_combout ),
	.datad(!\inst|IR [0]),
	.datae(!\inst12~0_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst12.extended_lut = "off";
defparam inst12.lut_mask = 64'h0000000400000000;
defparam inst12.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N30
cyclonev_lcell_comb \inst6|DATA[8]~feeder (
// Equation(s):
// \inst6|DATA[8]~feeder_combout  = ( \IO_DATA[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[8]~8_combout ),
>>>>>>> Stashed changes
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
<<<<<<< Updated upstream
defparam inst12.extended_lut = "off";
defparam inst12.lut_mask = 64'h0000000000000040;
defparam inst12.shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N16
dffeas \inst6|DATA[8] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[8]~18_combout ),
=======
defparam \inst6|DATA[8]~feeder .extended_lut = "off";
defparam \inst6|DATA[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|DATA[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N31
dffeas \inst6|DATA[8] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[8]~feeder_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[8] .is_wysiwyg = "true";
defparam \inst6|DATA[8] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: MLABCELL_X47_Y17_N30
cyclonev_lcell_comb \inst6|DATA[7]~feeder (
// Equation(s):
// \inst6|DATA[7]~feeder_combout  = ( \inst|io_bus|dout[7]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|io_bus|dout[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|DATA[7]~feeder .extended_lut = "off";
defparam \inst6|DATA[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|DATA[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N31
=======
// Location: FF_X52_Y23_N28
>>>>>>> Stashed changes
dffeas \inst6|DATA[7] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[7] .is_wysiwyg = "true";
defparam \inst6|DATA[7] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X48_Y20_N43
=======
// Location: FF_X52_Y23_N43
>>>>>>> Stashed changes
dffeas \inst6|DATA[6] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[6]~14_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[6] .is_wysiwyg = "true";
defparam \inst6|DATA[6] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y18_N40
=======
// Location: FF_X52_Y22_N34
>>>>>>> Stashed changes
dffeas \inst6|DATA[5] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[5]~12_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[5] .is_wysiwyg = "true";
defparam \inst6|DATA[5] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y18_N7
=======
// Location: FF_X52_Y22_N40
>>>>>>> Stashed changes
dffeas \inst6|DATA[4] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[4]~10_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[4] .is_wysiwyg = "true";
defparam \inst6|DATA[4] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y18_N11
dffeas \inst6|DATA[3] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[3]~8_combout ),
=======
// Location: MLABCELL_X52_Y22_N24
cyclonev_lcell_comb \inst6|DATA[3]~feeder (
// Equation(s):
// \inst6|DATA[3]~feeder_combout  = \IO_DATA[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IO_DATA[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|DATA[3]~feeder .extended_lut = "off";
defparam \inst6|DATA[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst6|DATA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N25
dffeas \inst6|DATA[3] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[3]~feeder_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[3] .is_wysiwyg = "true";
defparam \inst6|DATA[3] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y18_N37
=======
// Location: FF_X52_Y22_N38
>>>>>>> Stashed changes
dffeas \inst6|DATA[2] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[2]~6_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[2] .is_wysiwyg = "true";
defparam \inst6|DATA[2] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y18_N28
dffeas \inst6|DATA[1] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[1]~4_combout ),
=======
// Location: MLABCELL_X52_Y22_N27
cyclonev_lcell_comb \inst6|DATA[1]~feeder (
// Equation(s):
// \inst6|DATA[1]~feeder_combout  = \IO_DATA[1]~1_combout 

	.dataa(gnd),
	.datab(!\IO_DATA[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|DATA[1]~feeder .extended_lut = "off";
defparam \inst6|DATA[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst6|DATA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N28
dffeas \inst6|DATA[1] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[1]~feeder_combout ),
	.asdata(vcc),
>>>>>>> Stashed changes
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[1] .is_wysiwyg = "true";
defparam \inst6|DATA[1] .power_up = "low";
// synopsys translate_on

<<<<<<< Updated upstream
// Location: FF_X47_Y18_N26
=======
// Location: FF_X52_Y22_N1
>>>>>>> Stashed changes
dffeas \inst6|DATA[0] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\inst|io_bus|dout[0]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[0] .is_wysiwyg = "true";
defparam \inst6|DATA[0] .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
