/*!
******************************************************************************
@file   : /home/jenkins/builds/workspace/ISP_PKG/build/CI/felix/regdefs2.7/regdefs//registers/ext_phy.h

@brief  

@Author <Autogenerated>

		<b>Copyright 2005 by Imagination Technologies Limited.</b>
		All rights reserved.  No part of this software, either
		material or conceptual may be copied or distributed,
		transmitted, transcribed, stored in a retrieval system
		or translated into any human or computer language in any
		form by any means, electronic, mechanical, manual or
		other-wise, or disclosed to third parties without the
		express written permission of Imagination Technologies
		Limited, Unit 8, HomePark Industrial Estate,
		King's Langley, Hertfordshire, WD4 8LZ, U.K.

<b>Description:</b>\n
		This file contains the EXT_PHY_H Defintions.


 Register Attributes meaning:
 @li <REG>_OFFSET <int> offset in bytes from the register bank
 @li <REG>_STRIDE <int> [table register only] distance in bytes between table entries
 @li <REG>_NO_ENTRIES <int> [table register only] number of entries in the table
 @li <REG>_TRUSTED <bool> [only if register is trusted] if the register can only be written by trusted source

 Fields Attributes meaning:
 @li <FIELD>_MASK <int> in register
 @li <FIELD>_LSBMASK <int> when field is shifted to LSBs
 @li <FIELD>_SHIFT <int> in bits from LSB
 @li <FIELD>_LENGTH <int> in bits
 @li <FIELD>_DEFAULT <int>
 @li <FIELD>_SIGNED_FIELD <bool>
 @li <FIELD>_NO_REPS <int> [repeated field only] number of time the field is repeated
 @li <FIELD>_SIZE <int> [repeated field only] size of repeated field (same than LENGTH)

 If the register bank is a structure <BANK>_BYTE_SIZE <int> is defined as the size in memory.
******************************************************************************/

#if !defined (__EXT_PHY_H__)
#define __EXT_PHY_H__

#ifdef __cplusplus
extern "C" {
#endif


#define FELIX_GASK_PHY_DG_STATUS_OFFSET		(0x0000)

/* FELIX_GASK_PHY, DG_STATUS, RESERVED
*/
#define FELIX_GASK_PHY_DG_STATUS_RESERVED_MASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_DG_STATUS_RESERVED_LSBMASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_DG_STATUS_RESERVED_SHIFT		(0)
#define FELIX_GASK_PHY_DG_STATUS_RESERVED_LENGTH		(32)
#define FELIX_GASK_PHY_DG_STATUS_RESERVED_DEFAULT		(0)
#define FELIX_GASK_PHY_DG_STATUS_RESERVED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_DG_REF_CLK_SET_OFFSET		(0x0004)

/* FELIX_GASK_PHY, DG_REF_CLK_SET, DG_REF_CLK_SET
*/
#define FELIX_GASK_PHY_DG_REF_CLK_SET_DG_REF_CLK_SET_MASK		(0x00000001)
#define FELIX_GASK_PHY_DG_REF_CLK_SET_DG_REF_CLK_SET_LSBMASK		(0x00000001)
#define FELIX_GASK_PHY_DG_REF_CLK_SET_DG_REF_CLK_SET_SHIFT		(0)
#define FELIX_GASK_PHY_DG_REF_CLK_SET_DG_REF_CLK_SET_LENGTH		(1)
#define FELIX_GASK_PHY_DG_REF_CLK_SET_DG_REF_CLK_SET_DEFAULT		(1)
#define FELIX_GASK_PHY_DG_REF_CLK_SET_DG_REF_CLK_SET_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_DG_PIXEL_RATE_OFFSET		(0x0008)

/* FELIX_GASK_PHY, DG_PIXEL_RATE, DG_PIXEL_CLK_DIV
*/
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_DIV_MASK		(0x00FF0000)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_DIV_LSBMASK		(0x000000FF)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_DIV_SHIFT		(16)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_DIV_LENGTH		(8)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_DIV_DEFAULT		(0)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_DIV_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_GASK_PHY, DG_PIXEL_RATE, DG_PIXEL_CLK_MULT
*/
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_MULT_MASK		(0x0000007F)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_MULT_LSBMASK		(0x0000007F)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_MULT_SHIFT		(0)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_MULT_LENGTH		(7)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_MULT_DEFAULT		(0)
#define FELIX_GASK_PHY_DG_PIXEL_RATE_DG_PIXEL_CLK_MULT_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_OFFSET		(0x000C)

/* FELIX_GASK_PHY, MIPI_DPHY_CTRL, MIPI_ENABLE_LANE
*/
#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_MIPI_ENABLE_LANE_MASK		(0x00000007)
#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_MIPI_ENABLE_LANE_LSBMASK		(0x00000007)
#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_MIPI_ENABLE_LANE_SHIFT		(0)
#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_MIPI_ENABLE_LANE_LENGTH		(3)
#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_MIPI_ENABLE_LANE_DEFAULT		(0)
#define FELIX_GASK_PHY_MIPI_DPHY_CTRL_MIPI_ENABLE_LANE_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_MIPI_DPHY_RESET_OFFSET		(0x0010)

/* FELIX_GASK_PHY, MIPI_DPHY_RESET, SOFT_RESET
*/
#define FELIX_GASK_PHY_MIPI_DPHY_RESET_SOFT_RESET_MASK		(0x00000001)
#define FELIX_GASK_PHY_MIPI_DPHY_RESET_SOFT_RESET_LSBMASK		(0x00000001)
#define FELIX_GASK_PHY_MIPI_DPHY_RESET_SOFT_RESET_SHIFT		(0)
#define FELIX_GASK_PHY_MIPI_DPHY_RESET_SOFT_RESET_LENGTH		(1)
#define FELIX_GASK_PHY_MIPI_DPHY_RESET_SOFT_RESET_DEFAULT		(0)
#define FELIX_GASK_PHY_MIPI_DPHY_RESET_SOFT_RESET_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_SENSOR_RESETN_OFFSET		(0x0014)

/* FELIX_GASK_PHY, SENSOR_RESETN, SENSOR_RESETN
For use with IMG FPGA TEST SYSTEM ONLY
Set the reset signal to the sensor, doesn't auto clear. Active low
*/
#define FELIX_GASK_PHY_SENSOR_RESETN_SENSOR_RESETN_MASK		(0x00000001)
#define FELIX_GASK_PHY_SENSOR_RESETN_SENSOR_RESETN_LSBMASK		(0x00000001)
#define FELIX_GASK_PHY_SENSOR_RESETN_SENSOR_RESETN_SHIFT		(0)
#define FELIX_GASK_PHY_SENSOR_RESETN_SENSOR_RESETN_LENGTH		(1)
#define FELIX_GASK_PHY_SENSOR_RESETN_SENSOR_RESETN_DEFAULT		(1)
#define FELIX_GASK_PHY_SENSOR_RESETN_SENSOR_RESETN_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_SENSOR_SELECT_OFFSET		(0x0018)

/* FELIX_GASK_PHY, SENSOR_SELECT, SENSOR_SELECT
For use with IMG FPGA TEST SYSTEM ONLY
Select the sensor to connect to felix
*/
#define FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_MASK		(0x00000003)
#define FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_LSBMASK		(0x00000003)
#define FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_SHIFT		(0)
#define FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_LENGTH		(2)
#define FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_DEFAULT		(0)
#define FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_GASK_PHY_SENSOR_SELECT_SENSOR_SELECT_ENUM {
	/**
	 * @brief Unused
	 */
	FELIX_GASK_PHY_SENSOR_SELECT_RESERVED_2 = 0x3,
	/**
	 * @brief Unused
	 */
	FELIX_GASK_PHY_SENSOR_SELECT_RESERVED_1 = 0x2,
	/**
	 * @brief Onmivision Sensor at input
	 */
	FELIX_GASK_PHY_SENSOR_SELECT_OMNIVISION = 0x1,
	/**
	 * @brief Aptina Sensor at input
	 */
	FELIX_GASK_PHY_SENSOR_SELECT_APTINA = 0x0,
};

#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_OFFSET		(0x001C)

/* FELIX_GASK_PHY, PLL_UPDATE_DISABLED, DISABLE_PLL_UPDATE
*/
#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_DISABLE_PLL_UPDATE_MASK		(0x00000001)
#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_DISABLE_PLL_UPDATE_LSBMASK		(0x00000001)
#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_DISABLE_PLL_UPDATE_SHIFT		(0)
#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_DISABLE_PLL_UPDATE_LENGTH		(1)
#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_DISABLE_PLL_UPDATE_DEFAULT		(0)
#define FELIX_GASK_PHY_PLL_UPDATE_DISABLED_DISABLE_PLL_UPDATE_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_OFFSET		(0x0020)

/* FELIX_GASK_PHY, MIPI_ECC_ERROR_CNT, MIPI_ECC_ERROR_CNT
*/
#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_MIPI_ECC_ERROR_CNT_MASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_MIPI_ECC_ERROR_CNT_LSBMASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_MIPI_ECC_ERROR_CNT_SHIFT		(0)
#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_MIPI_ECC_ERROR_CNT_LENGTH		(32)
#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_MIPI_ECC_ERROR_CNT_DEFAULT		(0)
#define FELIX_GASK_PHY_MIPI_ECC_ERROR_CNT_MIPI_ECC_ERROR_CNT_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_OFFSET		(0x0024)

/* FELIX_GASK_PHY, MIPI_ECC_CORRECT_CNT, MIPI_ECC_CORRECT_CNT
*/
#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_MIPI_ECC_CORRECT_CNT_MASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_MIPI_ECC_CORRECT_CNT_LSBMASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_MIPI_ECC_CORRECT_CNT_SHIFT		(0)
#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_MIPI_ECC_CORRECT_CNT_LENGTH		(32)
#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_MIPI_ECC_CORRECT_CNT_DEFAULT		(0)
#define FELIX_GASK_PHY_MIPI_ECC_CORRECT_CNT_MIPI_ECC_CORRECT_CNT_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_RTM_EXT_MUX_OFFSET		(0x0080)

/* FELIX_GASK_PHY, RTM_EXT_MUX, RTM_EXT_MUX
*/
#define FELIX_GASK_PHY_RTM_EXT_MUX_RTM_EXT_MUX_MASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_RTM_EXT_MUX_RTM_EXT_MUX_LSBMASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_RTM_EXT_MUX_RTM_EXT_MUX_SHIFT		(0)
#define FELIX_GASK_PHY_RTM_EXT_MUX_RTM_EXT_MUX_LENGTH		(32)
#define FELIX_GASK_PHY_RTM_EXT_MUX_RTM_EXT_MUX_DEFAULT		(0)
#define FELIX_GASK_PHY_RTM_EXT_MUX_RTM_EXT_MUX_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_GASK_PHY_RTM_EXT_OFFSET		(0x0084)

/* FELIX_GASK_PHY, RTM_EXT, RTM_EXT
*/
#define FELIX_GASK_PHY_RTM_EXT_RTM_EXT_MASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_RTM_EXT_RTM_EXT_LSBMASK		(0xFFFFFFFF)
#define FELIX_GASK_PHY_RTM_EXT_RTM_EXT_SHIFT		(0)
#define FELIX_GASK_PHY_RTM_EXT_RTM_EXT_LENGTH		(32)
#define FELIX_GASK_PHY_RTM_EXT_RTM_EXT_DEFAULT		(0)
#define FELIX_GASK_PHY_RTM_EXT_RTM_EXT_SIGNED_FIELD	(IMG_FALSE)

/*
 * size of the memory structure FELIX_GASK_PHY
 * Computed from RTM_EXT offset and size
 */
#define FELIX_GASK_PHY_BYTE_SIZE		(0x0088)


#ifdef __cplusplus
}
#endif

#endif /* __EXT_PHY_H__ */
