

================================================================
== Vivado HLS Report for 'owcpa_dec'
================================================================
* Date:           Tue Aug 25 09:28:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  35340|  8273076|  35340|  8273076|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+---------+------+---------+---------+
        |                                |                     |     Latency    |    Interval    | Pipeline|
        |            Instance            |        Module       |  min |   max   |  min |   max   |   Type  |
        +--------------------------------+---------------------+------+---------+------+---------+---------+
        |grp_poly_Sq_frombytes_1_fu_393  |poly_Sq_frombytes_1  |   592|      592|   592|      592|   none  |
        |grp_poly_Sq_frombytes_fu_400    |poly_Sq_frombytes    |   592|      592|   592|      592|   none  |
        |grp_poly_S3_mul_fu_408          |poly_S3_mul          |  6095|  2752007|  6095|  2752007|   none  |
        |grp_poly_S3_frombytes_fu_415    |poly_S3_frombytes    |   814|      814|   814|      814|   none  |
        |grp_poly_Rq_to_S3_fu_425        |poly_Rq_to_S3        |  3389|     3389|  3389|     3389|   none  |
        |grp_poly_Rq_mul_fu_431          |poly_Rq_mul          |  4740|  2750652|  4740|  2750652|   none  |
        |grp_poly_S3_tobytes_fu_438      |poly_S3_tobytes      |   677|      677|   677|      677|   none  |
        +--------------------------------+---------------------+------+---------+------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1352|  1352|         2|          -|          -|   676|    no    |
        |- Loop 2  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 3  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 4  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 5  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 6  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 7  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 8  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 9  |  1354|  1354|         2|          -|          -|   677|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     712|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     787|    4012|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1138|
|Register         |        -|      -|     380|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      4|    1167|    5862|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+---------------------+---------+-------+-----+-----+
    |grp_poly_Rq_mul_fu_431          |poly_Rq_mul          |        0|      2|  167|  332|
    |grp_poly_Rq_to_S3_fu_425        |poly_Rq_to_S3        |        0|      0|   80|  575|
    |grp_poly_S3_frombytes_fu_415    |poly_S3_frombytes    |        0|      0|  103|  721|
    |grp_poly_S3_mul_fu_408          |poly_S3_mul          |        0|      2|  197|  597|
    |grp_poly_S3_tobytes_fu_438      |poly_S3_tobytes      |        0|      0|   74|  337|
    |grp_poly_Sq_frombytes_fu_400    |poly_Sq_frombytes    |        0|      0|   83|  626|
    |grp_poly_Sq_frombytes_1_fu_393  |poly_Sq_frombytes_1  |        0|      0|   83|  824|
    +--------------------------------+---------------------+---------+-------+-----+-----+
    |Total                           |                     |        0|      4|  787| 4012|
    +--------------------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |x1_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   677|   16|     1|        10832|
    |x2_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   677|   16|     1|        10832|
    |x4_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   677|   16|     1|        10832|
    |x3_coeffs_U  |owcpa_dec_x3_coeffs  |        1|  0|   0|   677|   16|     1|        10832|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                     |        4|  0|   0|  2708|   64|     4|        43328|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_480_p2            |     +    |      0|  0|  17|          10|           1|
    |i_13_fu_529_p2            |     +    |      0|  0|  17|          10|           1|
    |i_14_fu_565_p2            |     +    |      0|  0|  17|          10|           1|
    |i_15_fu_704_p2            |     +    |      0|  0|  17|          10|           1|
    |i_16_fu_721_p2            |     +    |      0|  0|  17|          10|           1|
    |i_17_fu_757_p2            |     +    |      0|  0|  17|          10|           1|
    |i_18_fu_790_p2            |     +    |      0|  0|  17|          10|           1|
    |i_19_fu_822_p2            |     +    |      0|  0|  17|          10|           1|
    |i_20_fu_974_p2            |     +    |      0|  0|  17|          10|           1|
    |m1_fu_692_p2              |     +    |      0|  0|  17|          10|          10|
    |p1_fu_674_p2              |     +    |      0|  0|  17|          10|          10|
    |phitmp_fu_517_p2          |     +    |      0|  0|  18|          11|          11|
    |tmp_185_i_fu_510_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_197_fu_596_p2         |     +    |      0|  0|  17|          10|          10|
    |tmp_204_i_cast_fu_841_p2  |     +    |      0|  0|  18|           1|          11|
    |tmp_206_fu_847_p2         |     +    |      0|  0|  12|           1|           3|
    |tmp_206_i_fu_853_p2       |     +    |      0|  0|  12|           2|           3|
    |tmp_47_i_fu_590_p2        |     +    |      0|  0|  18|          11|          11|
    |grp_fu_458_p2             |     -    |      0|  0|  18|           1|          11|
    |tmp_195_fu_769_p2         |     -    |      0|  0|  23|          16|          16|
    |tmp_211_i_fu_652_p2       |     -    |      0|  0|  40|           1|          33|
    |tmp_i3_42_fu_801_p2       |     -    |      0|  0|  23|          16|          16|
    |tmp_i4_fu_949_p2          |     -    |      0|  0|  71|           1|          64|
    |tmp_i_cast_fu_491_p2      |     -    |      0|  0|  18|           1|          11|
    |exitcond_fu_751_p2        |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i1_fu_559_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i2_fu_698_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i3_fu_784_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i4_fu_816_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i5_fu_968_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i7_fu_523_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_474_p2      |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_i_fu_715_p2    |   icmp   |      0|  0|  13|          10|          10|
    |fail_fu_963_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_194_fu_544_p2         |    or    |      0|  0|  11|          11|          11|
    |tmp_199_fu_614_p2         |    or    |      0|  0|  10|          10|          10|
    |tmp_201_fu_736_p2         |    or    |      0|  0|  11|          11|          11|
    |tmp_207_fu_859_p2         |    or    |      0|  0|   3|           3|           3|
    |tmp_211_fu_897_p2         |    or    |      0|  0|  11|          11|          11|
    |tmp_41_i_fu_925_p2        |    or    |      0|  0|  16|          16|          16|
    |tmp_198_fu_608_p2         |    xor   |      0|  0|  10|          10|           8|
    |tmp_48_i_fu_602_p2        |    xor   |      0|  0|  11|          11|           8|
    |tmp_7_i_cast_fu_999_p2    |    xor   |      0|  0|   2|           2|           2|
    |tmp_i1_fu_584_p2          |    xor   |      0|  0|  10|          10|          10|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 712|         384|         426|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  165|         37|    1|         37|
    |grp_poly_Rq_mul_fu_431_b_coeffs_q0       |   15|          3|   16|         48|
    |grp_poly_Rq_mul_fu_431_r_coeffs_q0       |   15|          3|   16|         48|
    |grp_poly_S3_frombytes_fu_415_msg_offset  |   15|          3|   10|         30|
    |grp_poly_S3_tobytes_fu_438_msg_offset    |   15|          3|    9|         27|
    |i_i1_reg_292                             |    9|          2|   10|         20|
    |i_i2_reg_315                             |    9|          2|   10|         20|
    |i_i3_reg_348                             |    9|          2|   10|         20|
    |i_i4_reg_359                             |    9|          2|   10|         20|
    |i_i5_reg_382                             |    9|          2|   10|         20|
    |i_i6_reg_269                             |    9|          2|   10|         20|
    |i_i_i_reg_326                            |    9|          2|   10|         20|
    |i_i_reg_258                              |    9|          2|   10|         20|
    |i_reg_337                                |    9|          2|   10|         20|
    |m1_i_reg_303                             |    9|          2|   10|         20|
    |p1_i_reg_280                             |    9|          2|   10|         20|
    |rm_ce0                                   |    9|          2|    1|          2|
    |rm_we0                                   |    9|          2|    1|          2|
    |secretkey_address0                       |   15|          3|   11|         33|
    |secretkey_ce0                            |   15|          3|    1|          3|
    |secretkey_ce1                            |    9|          2|    1|          2|
    |t_i_reg_370                              |    9|          2|   64|        128|
    |tmp_i_reg_247                            |    9|          2|   11|         22|
    |x1_coeffs_address0                       |   38|          7|   10|         70|
    |x1_coeffs_address1                       |   21|          4|   10|         40|
    |x1_coeffs_ce0                            |   21|          4|    1|          4|
    |x1_coeffs_ce1                            |   15|          3|    1|          3|
    |x1_coeffs_d0                             |   27|          5|   16|         80|
    |x1_coeffs_d1                             |   15|          3|   16|         48|
    |x1_coeffs_we0                            |   15|          3|    1|          3|
    |x1_coeffs_we1                            |   15|          3|    1|          3|
    |x2_coeffs_address0                       |   50|         11|   10|        110|
    |x2_coeffs_address1                       |   15|          3|   10|         30|
    |x2_coeffs_ce0                            |   33|          6|    1|          6|
    |x2_coeffs_ce1                            |   15|          3|    1|          3|
    |x2_coeffs_d0                             |   33|          6|   16|         96|
    |x2_coeffs_d1                             |   15|          3|   16|         48|
    |x2_coeffs_we0                            |   21|          4|    1|          4|
    |x2_coeffs_we1                            |   15|          3|    1|          3|
    |x3_coeffs_address0                       |   38|          7|   10|         70|
    |x3_coeffs_address1                       |   15|          3|   10|         30|
    |x3_coeffs_ce0                            |   38|          7|    1|          7|
    |x3_coeffs_ce1                            |   15|          3|    1|          3|
    |x3_coeffs_d0                             |   21|          4|   16|         64|
    |x3_coeffs_d1                             |   15|          3|   16|         48|
    |x3_coeffs_we0                            |   21|          4|    1|          4|
    |x3_coeffs_we1                            |   15|          3|    1|          3|
    |x4_coeffs_address0                       |   44|          9|   10|         90|
    |x4_coeffs_address1                       |   33|          6|   10|         60|
    |x4_coeffs_ce0                            |   27|          5|    1|          5|
    |x4_coeffs_ce1                            |   21|          4|    1|          4|
    |x4_coeffs_d0                             |   21|          4|   16|         64|
    |x4_coeffs_d1                             |   15|          3|   16|         48|
    |x4_coeffs_we0                            |   21|          4|    1|          4|
    |x4_coeffs_we1                            |   15|          3|    1|          3|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    | 1138|        230|  476|       1660|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  36|   0|   36|          0|
    |b_coeffs_addr_4_reg_1114                     |  10|   0|   10|          0|
    |fail_reg_1162                                |   1|   0|    1|          0|
    |grp_poly_Rq_mul_fu_431_ap_start_reg          |   1|   0|    1|          0|
    |grp_poly_Rq_to_S3_fu_425_ap_start_reg        |   1|   0|    1|          0|
    |grp_poly_S3_frombytes_fu_415_ap_start_reg    |   1|   0|    1|          0|
    |grp_poly_S3_mul_fu_408_ap_start_reg          |   1|   0|    1|          0|
    |grp_poly_S3_tobytes_fu_438_ap_start_reg      |   1|   0|    1|          0|
    |grp_poly_Sq_frombytes_1_fu_393_ap_start_reg  |   1|   0|    1|          0|
    |grp_poly_Sq_frombytes_fu_400_ap_start_reg    |   1|   0|    1|          0|
    |i_12_reg_1019                                |  10|   0|   10|          0|
    |i_13_reg_1037                                |  10|   0|   10|          0|
    |i_14_reg_1050                                |  10|   0|   10|          0|
    |i_15_reg_1078                                |  10|   0|   10|          0|
    |i_16_reg_1096                                |  10|   0|   10|          0|
    |i_17_reg_1109                                |  10|   0|   10|          0|
    |i_18_reg_1133                                |  10|   0|   10|          0|
    |i_19_reg_1147                                |  10|   0|   10|          0|
    |i_20_reg_1169                                |  10|   0|   10|          0|
    |i_i1_reg_292                                 |  10|   0|   10|          0|
    |i_i2_reg_315                                 |  10|   0|   10|          0|
    |i_i3_reg_348                                 |  10|   0|   10|          0|
    |i_i4_reg_359                                 |  10|   0|   10|          0|
    |i_i5_reg_382                                 |  10|   0|   10|          0|
    |i_i6_reg_269                                 |  10|   0|   10|          0|
    |i_i_i_reg_326                                |  10|   0|   10|          0|
    |i_i_reg_258                                  |  10|   0|   10|          0|
    |i_reg_337                                    |  10|   0|   10|          0|
    |liftm_coeffs_addr_2_reg_1101                 |  10|   0|   10|          0|
    |liftm_coeffs_addr_reg_1042                   |  10|   0|   10|          0|
    |m1_i_reg_303                                 |  10|   0|   10|          0|
    |p1_i_reg_280                                 |  10|   0|   10|          0|
    |r_coeffs_addr_25_reg_1138                    |  10|   0|   10|          0|
    |r_coeffs_addr_27_reg_1174                    |  10|   0|   10|          0|
    |t_i_reg_370                                  |  64|   0|   64|          0|
    |tmp_209_reg_1060                             |   1|   0|    1|          0|
    |tmp_i2_reg_1083                              |  10|   0|   64|         54|
    |tmp_i_reg_247                                |  11|   0|   11|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 380|   0|  434|         54|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_return            | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|rm_address0          | out |    9|  ap_memory |      rm      |     array    |
|rm_ce0               | out |    1|  ap_memory |      rm      |     array    |
|rm_we0               | out |    1|  ap_memory |      rm      |     array    |
|rm_d0                | out |    8|  ap_memory |      rm      |     array    |
|ciphertext_address0  | out |   10|  ap_memory |  ciphertext  |     array    |
|ciphertext_ce0       | out |    1|  ap_memory |  ciphertext  |     array    |
|ciphertext_q0        |  in |    8|  ap_memory |  ciphertext  |     array    |
|ciphertext_address1  | out |   10|  ap_memory |  ciphertext  |     array    |
|ciphertext_ce1       | out |    1|  ap_memory |  ciphertext  |     array    |
|ciphertext_q1        |  in |    8|  ap_memory |  ciphertext  |     array    |
|secretkey_address0   | out |   11|  ap_memory |   secretkey  |     array    |
|secretkey_ce0        | out |    1|  ap_memory |   secretkey  |     array    |
|secretkey_q0         |  in |    8|  ap_memory |   secretkey  |     array    |
|secretkey_address1   | out |   11|  ap_memory |   secretkey  |     array    |
|secretkey_ce1        | out |    1|  ap_memory |   secretkey  |     array    |
|secretkey_q1         |  in |    8|  ap_memory |   secretkey  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond_i7)
	9  / (exitcond_i7)
8 --> 
	7  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!exitcond_i1)
	20  / (exitcond_i1)
19 --> 
	18  / true
20 --> 
	21  / (!exitcond_i2)
	22  / (exitcond_i2)
21 --> 
	20  / true
22 --> 
	23  / (!exitcond_i_i)
	24  / (exitcond_i_i)
23 --> 
	22  / true
24 --> 
	25  / (!exitcond)
	26  / (exitcond)
25 --> 
	24  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / (!exitcond_i3)
	31  / (exitcond_i3)
30 --> 
	29  / true
31 --> 
	32  / (!exitcond_i4)
	33  / (exitcond_i4)
32 --> 
	31  / true
33 --> 
	34  / true
34 --> 
	35  / (!exitcond_i5)
	36  / (exitcond_i5)
35 --> 
	34  / true
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 37 [1/1] (2.77ns)   --->   "%x1_coeffs = alloca [677 x i16], align 2" [owcpa.c:137]   --->   Operation 37 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 38 [1/1] (2.77ns)   --->   "%x2_coeffs = alloca [677 x i16], align 2" [owcpa.c:137]   --->   Operation 38 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 39 [1/1] (2.77ns)   --->   "%x3_coeffs = alloca [677 x i16], align 2" [owcpa.c:137]   --->   Operation 39 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 40 [1/1] (2.77ns)   --->   "%x4_coeffs = alloca [677 x i16], align 2" [owcpa.c:137]   --->   Operation 40 'alloca' 'x4_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes([677 x i16]* %x1_coeffs, [930 x i8]* %ciphertext)" [packq.c:88->owcpa.c:144]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes([677 x i16]* %x1_coeffs, [930 x i8]* %ciphertext)" [packq.c:88->owcpa.c:144]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [677 x i16]* %x1_coeffs, i64 0, i64 676" [packq.c:91->owcpa.c:144]   --->   Operation 43 'getelementptr' 'b_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr, align 2" [packq.c:91->owcpa.c:144]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 45 [1/1] (1.35ns)   --->   "br label %1" [packq.c:92->owcpa.c:144]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.53>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = phi i11 [ 0, %0 ], [ %phitmp, %2 ]" [packq.c:96->owcpa.c:144]   --->   Operation 46 'phi' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %0 ], [ %i_12, %2 ]"   --->   Operation 47 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -348" [packq.c:92->owcpa.c:144]   --->   Operation 48 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.74ns)   --->   "%i_12 = add i10 %i_i, 1" [packq.c:92->owcpa.c:144]   --->   Operation 50 'add' 'i_12' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Rq_sum_zero_frombytes.exit, label %2" [packq.c:92->owcpa.c:144]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_184_i = zext i10 %i_i to i64" [packq.c:94->owcpa.c:144]   --->   Operation 52 'zext' 'tmp_184_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [677 x i16]* %x1_coeffs, i64 0, i64 %tmp_184_i" [packq.c:94->owcpa.c:144]   --->   Operation 53 'getelementptr' 'b_coeffs_addr_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_3, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 54 'load' 'b_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 55 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 55 'load' 'b_coeffs_load_3' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "%tmp_i_cast = sub i11 0, %tmp_i" [packq.c:96->owcpa.c:144]   --->   Operation 56 'sub' 'tmp_i_cast' <Predicate = (exitcond_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_183_i_cast = zext i11 %tmp_i_cast to i16" [packq.c:96->owcpa.c:144]   --->   Operation 57 'zext' 'tmp_183_i_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.77ns)   --->   "store i16 %tmp_183_i_cast, i16* %b_coeffs_addr, align 2" [packq.c:96->owcpa.c:144]   --->   Operation 58 'store' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 59 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([677 x i16]* %x2_coeffs, [1234 x i8]* %secretkey, i10 0)" [owcpa.c:145]   --->   Operation 59 'call' <Predicate = (exitcond_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.38>
ST_5 : Operation 60 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_3, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 60 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 61 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 61 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_202 = trunc i16 %b_coeffs_load_3 to i11" [packq.c:94->owcpa.c:144]   --->   Operation 62 'trunc' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_203 = trunc i16 %b_coeffs_load to i11" [packq.c:94->owcpa.c:144]   --->   Operation 63 'trunc' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.84ns)   --->   "%tmp_185_i = add i16 %b_coeffs_load_3, %b_coeffs_load" [packq.c:94->owcpa.c:144]   --->   Operation 64 'add' 'tmp_185_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.77ns)   --->   "store i16 %tmp_185_i, i16* %b_coeffs_addr, align 2" [packq.c:94->owcpa.c:144]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "%phitmp = add i11 %tmp_203, %tmp_202" [packq.c:92->owcpa.c:144]   --->   Operation 66 'add' 'phitmp' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [packq.c:92->owcpa.c:144]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([677 x i16]* %x2_coeffs, [1234 x i8]* %secretkey, i10 0)" [owcpa.c:145]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [1/1] (1.35ns)   --->   "br label %3" [poly.c:25->owcpa.c:146]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%i_i6 = phi i10 [ 0, %poly_Rq_sum_zero_frombytes.exit ], [ %i_13, %4 ]"   --->   Operation 70 'phi' 'i_i6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.43ns)   --->   "%exitcond_i7 = icmp eq i10 %i_i6, -347" [poly.c:25->owcpa.c:146]   --->   Operation 71 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.74ns)   --->   "%i_13 = add i10 %i_i6, 1" [poly.c:25->owcpa.c:146]   --->   Operation 73 'add' 'i_13' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %poly_Z3_to_Zq.exit, label %4" [poly.c:25->owcpa.c:146]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_i8 = zext i10 %i_i6 to i64" [poly.c:26->owcpa.c:146]   --->   Operation 75 'zext' 'tmp_i8' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr = getelementptr [677 x i16]* %x2_coeffs, i64 0, i64 %tmp_i8" [poly.c:26->owcpa.c:146]   --->   Operation 76 'getelementptr' 'liftm_coeffs_addr' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 77 'load' 'liftm_coeffs_load' <Predicate = (!exitcond_i7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 78 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([677 x i16]* %x3_coeffs, [677 x i16]* %x1_coeffs, [677 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 78 'call' <Predicate = (exitcond_i7)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 8.14>
ST_8 : Operation 79 [1/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 79 'load' 'liftm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_193 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 11)" [poly.c:26->owcpa.c:146]   --->   Operation 80 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "%tmp_1_i_cast = sub i11 0, %tmp_193" [poly.c:26->owcpa.c:146]   --->   Operation 81 'sub' 'tmp_1_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_205 = trunc i16 %liftm_coeffs_load to i11" [poly.c:26->owcpa.c:146]   --->   Operation 82 'trunc' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.83ns)   --->   "%tmp_194 = or i11 %tmp_205, %tmp_1_i_cast" [poly.c:26->owcpa.c:146]   --->   Operation 83 'or' 'tmp_194' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_196 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %liftm_coeffs_load, i32 11, i32 15)" [poly.c:26->owcpa.c:146]   --->   Operation 84 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3_i = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_196, i11 %tmp_194)" [poly.c:26->owcpa.c:146]   --->   Operation 85 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i, i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [poly.c:25->owcpa.c:146]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([677 x i16]* %x3_coeffs, [677 x i16]* %x1_coeffs, [677 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([677 x i16]* %x2_coeffs, [677 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([677 x i16]* %x2_coeffs, [677 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.35>
ST_12 : Operation 91 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([677 x i16]* %x3_coeffs, [1234 x i8]* %secretkey, i10 136)" [owcpa.c:151]   --->   Operation 91 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([677 x i16]* %x3_coeffs, [1234 x i8]* %secretkey, i10 136)" [owcpa.c:151]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([677 x i16]* %x4_coeffs, [677 x i16]* %x2_coeffs, [677 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([677 x i16]* %x4_coeffs, [677 x i16]* %x2_coeffs, [677 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 1.35>
ST_16 : Operation 95 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([272 x i8]* %rm, i9 136, [677 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 1.35>
ST_17 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([272 x i8]* %rm, i9 136, [677 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 97 [1/1] (1.35ns)   --->   "br label %5" [owcpa.c:32->owcpa.c:161]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.35>

State 18 <SV = 15> <Delay = 3.92>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%p1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %p1, %6 ]"   --->   Operation 98 'phi' 'p1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%i_i1 = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %i_14, %6 ]"   --->   Operation 99 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%m1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %m1, %6 ]"   --->   Operation 100 'phi' 'm1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (1.43ns)   --->   "%exitcond_i1 = icmp eq i10 %i_i1, -347" [owcpa.c:32->owcpa.c:161]   --->   Operation 101 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (1.74ns)   --->   "%i_14 = add i10 %i_i1, 1" [owcpa.c:32->owcpa.c:161]   --->   Operation 103 'add' 'i_14' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %owcpa_check_m.exit, label %6" [owcpa.c:32->owcpa.c:161]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_213_i = zext i10 %i_i1 to i64" [owcpa.c:34->owcpa.c:161]   --->   Operation 105 'zext' 'tmp_213_i' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %x4_coeffs, i64 0, i64 %tmp_213_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 106 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 107 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 107 'load' 'r_coeffs_load' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%p1_i_cast = zext i10 %p1_i to i11" [owcpa.c:32->owcpa.c:161]   --->   Operation 108 'zext' 'p1_i_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%m1_i_cast9 = zext i10 %m1_i to i11" [owcpa.c:32->owcpa.c:161]   --->   Operation 109 'zext' 'm1_i_cast9' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_i1 = xor i10 %p1_i, %m1_i" [owcpa.c:38->owcpa.c:161]   --->   Operation 110 'xor' 'tmp_i1' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (1.74ns)   --->   "%tmp_47_i = add i11 %m1_i_cast9, %p1_i_cast" [owcpa.c:32->owcpa.c:161]   --->   Operation 111 'add' 'tmp_47_i' <Predicate = (exitcond_i1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (1.74ns)   --->   "%tmp_197 = add i10 %p1_i, %m1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 112 'add' 'tmp_197' <Predicate = (exitcond_i1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_48_i = xor i11 %tmp_47_i, 254" [owcpa.c:32->owcpa.c:161]   --->   Operation 113 'xor' 'tmp_48_i' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_198 = xor i10 %tmp_197, 254" [owcpa.c:34->owcpa.c:161]   --->   Operation 114 'xor' 'tmp_198' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_199 = or i10 %tmp_198, %tmp_i1" [owcpa.c:34->owcpa.c:161]   --->   Operation 115 'or' 'tmp_199' <Predicate = (exitcond_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_48_i, i32 10)" [owcpa.c:32->owcpa.c:161]   --->   Operation 116 'bitselect' 'tmp_208' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_49_i = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_208, i10 %tmp_199)" [owcpa.c:32->owcpa.c:161]   --->   Operation 117 'bitconcatenate' 'tmp_49_i' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_49_i_cast = zext i11 %tmp_49_i to i16" [owcpa.c:32->owcpa.c:161]   --->   Operation 118 'zext' 'tmp_49_i_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%tmp_51_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %tmp_49_i_cast) nounwind" [owcpa.c:32->owcpa.c:161]   --->   Operation 119 'bitconcatenate' 'tmp_51_i' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_i)   --->   "%t_cast = zext i32 %tmp_51_i to i33" [owcpa.c:39->owcpa.c:161]   --->   Operation 120 'zext' 't_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_211_i = sub i33 0, %t_cast" [owcpa.c:40->owcpa.c:161]   --->   Operation 121 'sub' 'tmp_211_i' <Predicate = (exitcond_i1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_211_i, i32 32)" [owcpa.c:40->owcpa.c:161]   --->   Operation 122 'bitselect' 'tmp_209' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (1.35ns)   --->   "br label %7" [poly.c:91->owcpa.c:165]   --->   Operation 123 'br' <Predicate = (exitcond_i1)> <Delay = 1.35>

State 19 <SV = 16> <Delay = 4.52>
ST_19 : Operation 124 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 124 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i16 %r_coeffs_load to i1" [owcpa.c:34->owcpa.c:161]   --->   Operation 125 'trunc' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_214_i_cast = zext i1 %tmp_213 to i10" [owcpa.c:34->owcpa.c:161]   --->   Operation 126 'zext' 'tmp_214_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (1.74ns)   --->   "%p1 = add i10 %tmp_214_i_cast, %p1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 127 'add' 'p1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_coeffs_load, i32 1)" [owcpa.c:35->owcpa.c:161]   --->   Operation 128 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_216_i_cast = zext i1 %tmp_217 to i10" [owcpa.c:35->owcpa.c:161]   --->   Operation 129 'zext' 'tmp_216_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (1.74ns)   --->   "%m1 = add i10 %tmp_216_i_cast, %m1_i" [owcpa.c:35->owcpa.c:161]   --->   Operation 130 'add' 'm1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "br label %5" [owcpa.c:32->owcpa.c:161]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 16> <Delay = 2.77>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%i_i2 = phi i10 [ 0, %owcpa_check_m.exit ], [ %i_15, %8 ]"   --->   Operation 132 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (1.43ns)   --->   "%exitcond_i2 = icmp eq i10 %i_i2, -347" [poly.c:91->owcpa.c:165]   --->   Operation 133 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 134 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.74ns)   --->   "%i_15 = add i10 %i_i2, 1" [poly.c:91->owcpa.c:165]   --->   Operation 135 'add' 'i_15' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %.preheader.preheader, label %8" [poly.c:91->owcpa.c:165]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i10 %i_i2 to i64" [poly.c:92->owcpa.c:165]   --->   Operation 137 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%r_coeffs_addr_23 = getelementptr [677 x i16]* %x4_coeffs, i64 0, i64 %tmp_i2" [poly.c:92->owcpa.c:165]   --->   Operation 138 'getelementptr' 'r_coeffs_addr_23' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_20 : Operation 139 [2/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_23, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 139 'load' 'r_coeffs_load_7' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_20 : Operation 140 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 140 'br' <Predicate = (exitcond_i2)> <Delay = 1.35>

State 21 <SV = 17> <Delay = 5.54>
ST_21 : Operation 141 [1/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_23, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 141 'load' 'r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_1 = getelementptr [677 x i16]* %x2_coeffs, i64 0, i64 %tmp_i2" [poly.c:92->owcpa.c:165]   --->   Operation 142 'getelementptr' 'liftm_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_7, i16* %liftm_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "br label %7" [poly.c:91->owcpa.c:165]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 17> <Delay = 2.77>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%i_i_i = phi i10 [ %i_16, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 145 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (1.43ns)   --->   "%exitcond_i_i = icmp eq i10 %i_i_i, -347" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 146 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (1.74ns)   --->   "%i_16 = add i10 %i_i_i, 1" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 148 'add' 'i_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %9" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i10 %i_i_i to i64" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 150 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_2 = getelementptr [677 x i16]* %x2_coeffs, i64 0, i64 %tmp_i_i" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 151 'getelementptr' 'liftm_coeffs_addr_2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_22 : Operation 152 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 152 'load' 'liftm_coeffs_load_1' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 153 [1/1] (1.35ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 153 'br' <Predicate = (exitcond_i_i)> <Delay = 1.35>

State 23 <SV = 18> <Delay = 8.14>
ST_23 : Operation 154 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 154 'load' 'liftm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_200 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 1, i32 11)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 155 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (1.76ns)   --->   "%tmp_1_i_i_cast = sub i11 0, %tmp_200" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 156 'sub' 'tmp_1_i_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_218 = trunc i16 %liftm_coeffs_load_1 to i11" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 157 'trunc' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.83ns)   --->   "%tmp_201 = or i11 %tmp_218, %tmp_1_i_i_cast" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 158 'or' 'tmp_201' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_204 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 11, i32 15)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 159 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_204, i11 %tmp_201)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 160 'bitconcatenate' 'tmp_3_i_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i_i, i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 18> <Delay = 2.77>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_17, %10 ], [ 0, %poly_lift.exit.preheader ]"   --->   Operation 163 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -347" [owcpa.c:166]   --->   Operation 164 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 165 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (1.74ns)   --->   "%i_17 = add i10 %i, 1" [owcpa.c:166]   --->   Operation 166 'add' 'i_17' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %11, label %10" [owcpa.c:166]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [owcpa.c:167]   --->   Operation 168 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [677 x i16]* %x1_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 169 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 170 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_4, align 2" [owcpa.c:167]   --->   Operation 170 'load' 'b_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_3 = getelementptr [677 x i16]* %x2_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 171 'getelementptr' 'liftm_coeffs_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 172 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 172 'load' 'liftm_coeffs_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 173 [2/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes.1([677 x i16]* %x3_coeffs, [1234 x i8]* %secretkey)" [owcpa.c:170]   --->   Operation 173 'call' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 19> <Delay = 7.38>
ST_25 : Operation 174 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_4, align 2" [owcpa.c:167]   --->   Operation 174 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 175 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 175 'load' 'liftm_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 176 [1/1] (1.84ns)   --->   "%tmp_195 = sub i16 %b_coeffs_load_4, %liftm_coeffs_load_2" [owcpa.c:167]   --->   Operation 176 'sub' 'tmp_195' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_219 = trunc i16 %tmp_195 to i11" [owcpa.c:167]   --->   Operation 177 'trunc' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_196_cast = zext i11 %tmp_219 to i16" [owcpa.c:167]   --->   Operation 178 'zext' 'tmp_196_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (2.77ns)   --->   "store i16 %tmp_196_cast, i16* %b_coeffs_addr_4, align 2" [owcpa.c:167]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 19> <Delay = 0.00>
ST_26 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @poly_Sq_frombytes.1([677 x i16]* %x3_coeffs, [1234 x i8]* %secretkey)" [owcpa.c:170]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 20> <Delay = 1.35>
ST_27 : Operation 182 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([677 x i16]* %x4_coeffs, [677 x i16]* %x1_coeffs, [677 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 182 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 21> <Delay = 1.35>
ST_28 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([677 x i16]* %x4_coeffs, [677 x i16]* %x1_coeffs, [677 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%r_coeffs_addr_24 = getelementptr [677 x i16]* %x4_coeffs, i64 0, i64 676" [poly.c:57->owcpa.c:171]   --->   Operation 184 'getelementptr' 'r_coeffs_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (1.35ns)   --->   "br label %12" [poly.c:56->owcpa.c:171]   --->   Operation 185 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 22> <Delay = 2.77>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%i_i3 = phi i10 [ 0, %11 ], [ %i_18, %13 ]"   --->   Operation 186 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (1.43ns)   --->   "%exitcond_i3 = icmp eq i10 %i_i3, -347" [poly.c:56->owcpa.c:171]   --->   Operation 187 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 188 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (1.74ns)   --->   "%i_18 = add i10 %i_i3, 1" [poly.c:56->owcpa.c:171]   --->   Operation 189 'add' 'i_18' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_Sq_mul.exit.preheader, label %13" [poly.c:56->owcpa.c:171]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i10 %i_i3 to i64" [poly.c:57->owcpa.c:171]   --->   Operation 191 'zext' 'tmp_i3' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%r_coeffs_addr_25 = getelementptr [677 x i16]* %x4_coeffs, i64 0, i64 %tmp_i3" [poly.c:57->owcpa.c:171]   --->   Operation 192 'getelementptr' 'r_coeffs_addr_25' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_29 : Operation 193 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_25, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 193 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_29 : Operation 194 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_24, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 194 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_29 : Operation 195 [1/1] (1.35ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 195 'br' <Predicate = (exitcond_i3)> <Delay = 1.35>

State 30 <SV = 23> <Delay = 7.38>
ST_30 : Operation 196 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_25, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 196 'load' 'r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_30 : Operation 197 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_24, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 197 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_30 : Operation 198 [1/1] (1.84ns)   --->   "%tmp_i3_42 = sub i16 %r_coeffs_load_8, %r_coeffs_load_9" [poly.c:57->owcpa.c:171]   --->   Operation 198 'sub' 'tmp_i3_42' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_220 = trunc i16 %tmp_i3_42 to i11" [poly.c:57->owcpa.c:171]   --->   Operation 199 'trunc' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_4_i_cast = zext i11 %tmp_220 to i16" [poly.c:57->owcpa.c:171]   --->   Operation 200 'zext' 'tmp_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (2.77ns)   --->   "store i16 %tmp_4_i_cast, i16* %r_coeffs_addr_25, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "br label %12" [poly.c:56->owcpa.c:171]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 23> <Delay = 2.77>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ %i_19, %14 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 203 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%t_i = phi i64 [ %t_2, %14 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 204 'phi' 't_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (1.43ns)   --->   "%exitcond_i4 = icmp eq i10 %i_i4, -347" [owcpa.c:12->owcpa.c:184]   --->   Operation 205 'icmp' 'exitcond_i4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (1.74ns)   --->   "%i_19 = add i10 %i_i4, 1" [owcpa.c:12->owcpa.c:184]   --->   Operation 207 'add' 'i_19' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4, label %owcpa_check_r.exit, label %14" [owcpa.c:12->owcpa.c:184]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_202_i = zext i10 %i_i4 to i64" [owcpa.c:14->owcpa.c:184]   --->   Operation 209 'zext' 'tmp_202_i' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%r_coeffs_addr_26 = getelementptr [677 x i16]* %x4_coeffs, i64 0, i64 %tmp_202_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 210 'getelementptr' 'r_coeffs_addr_26' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_31 : Operation 211 [2/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_26, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 211 'load' 'r_coeffs_load_11' <Predicate = (!exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_31 : Operation 212 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_24, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 212 'load' 'r_coeffs_load_10' <Predicate = (exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 32 <SV = 24> <Delay = 5.37>
ST_32 : Operation 213 [1/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_26, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 213 'load' 'r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_223 = trunc i16 %r_coeffs_load_11 to i11" [owcpa.c:14->owcpa.c:184]   --->   Operation 214 'trunc' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_224 = trunc i16 %r_coeffs_load_11 to i3" [owcpa.c:14->owcpa.c:184]   --->   Operation 215 'trunc' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (1.76ns)   --->   "%tmp_204_i_cast = add i11 1, %tmp_223" [owcpa.c:15->owcpa.c:184]   --->   Operation 216 'add' 'tmp_204_i_cast' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (1.34ns)   --->   "%tmp_206 = add i3 1, %tmp_224" [owcpa.c:14->owcpa.c:184]   --->   Operation 217 'add' 'tmp_206' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 218 [1/1] (1.34ns)   --->   "%tmp_206_i = add i3 2, %tmp_224" [owcpa.c:16->owcpa.c:184]   --->   Operation 218 'add' 'tmp_206_i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_211)   --->   "%tmp_207 = or i3 %tmp_206, %tmp_206_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 219 'or' 'tmp_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_211)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_207, i32 2)" [owcpa.c:14->owcpa.c:184]   --->   Operation 220 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_211)   --->   "%tmp_210 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %tmp_204_i_cast, i32 3, i32 10)" [owcpa.c:15->owcpa.c:184]   --->   Operation 221 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_211)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i8.i1.i2(i8 %tmp_210, i1 %tmp_225, i2 0)" [owcpa.c:15->owcpa.c:184]   --->   Operation 222 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_211)   --->   "%tmp_226 = trunc i64 %t_i to i11" [owcpa.c:16->owcpa.c:184]   --->   Operation 223 'trunc' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (0.83ns) (out node of the LUT)   --->   "%tmp_211 = or i11 %tmp_226, %tmp" [owcpa.c:16->owcpa.c:184]   --->   Operation 224 'or' 'tmp_211' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_212 = call i53 @_ssdm_op_PartSelect.i53.i64.i32.i32(i64 %t_i, i32 11, i32 63)" [owcpa.c:16->owcpa.c:184]   --->   Operation 225 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%t_2 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 %tmp_212, i11 %tmp_211)" [owcpa.c:16->owcpa.c:184]   --->   Operation 226 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 24> <Delay = 6.57>
ST_33 : Operation 228 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_24, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 228 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_33 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%tmp_221 = trunc i64 %t_i to i16" [owcpa.c:16->owcpa.c:184]   --->   Operation 229 'trunc' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%tmp_41_i = or i16 %r_coeffs_load_10, %tmp_221" [owcpa.c:18->owcpa.c:184]   --->   Operation 230 'or' 'tmp_41_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%tmp_42_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %t_i, i32 16, i32 63) nounwind" [owcpa.c:16->owcpa.c:184]   --->   Operation 231 'partselect' 'tmp_42_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_i4)   --->   "%t = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_42_i, i16 %tmp_41_i) nounwind" [owcpa.c:18->owcpa.c:184]   --->   Operation 232 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (2.99ns) (out node of the LUT)   --->   "%tmp_i4 = sub i64 0, %t" [owcpa.c:19->owcpa.c:184]   --->   Operation 233 'sub' 'tmp_i4' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_i4, i32 63)" [owcpa.c:184]   --->   Operation 234 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.80ns)   --->   "%fail = or i1 %tmp_222, %tmp_209" [owcpa.c:184]   --->   Operation 235 'or' 'fail' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (1.35ns)   --->   "br label %15" [poly.c:33->owcpa.c:186]   --->   Operation 236 'br' <Predicate = true> <Delay = 1.35>

State 34 <SV = 25> <Delay = 2.77>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ 0, %owcpa_check_r.exit ], [ %i_20, %16 ]"   --->   Operation 237 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i5, -347" [poly.c:33->owcpa.c:186]   --->   Operation 238 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677) nounwind"   --->   Operation 239 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (1.74ns)   --->   "%i_20 = add i10 %i_i5, 1" [poly.c:33->owcpa.c:186]   --->   Operation 240 'add' 'i_20' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %poly_trinary_Zq_to_Z3.exit, label %16" [poly.c:33->owcpa.c:186]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i10 %i_i5 to i64" [poly.c:34->owcpa.c:186]   --->   Operation 242 'zext' 'tmp_i5' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%r_coeffs_addr_27 = getelementptr [677 x i16]* %x4_coeffs, i64 0, i64 %tmp_i5" [poly.c:34->owcpa.c:186]   --->   Operation 243 'getelementptr' 'r_coeffs_addr_27' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_34 : Operation 244 [2/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_27, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 244 'load' 'r_coeffs_load_12' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_34 : Operation 245 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([272 x i8]* %rm, i9 0, [677 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 245 'call' <Predicate = (exitcond_i5)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 6.34>
ST_35 : Operation 246 [1/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_27, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 246 'load' 'r_coeffs_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_214 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_12, i32 10, i32 11)" [poly.c:34->owcpa.c:186]   --->   Operation 247 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i16 %r_coeffs_load_12 to i2" [poly.c:34->owcpa.c:186]   --->   Operation 248 'trunc' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.80ns)   --->   "%tmp_7_i_cast = xor i2 %tmp_227, %tmp_214" [poly.c:34->owcpa.c:186]   --->   Operation 249 'xor' 'tmp_7_i_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_8_i_cast = zext i2 %tmp_7_i_cast to i16" [poly.c:34->owcpa.c:186]   --->   Operation 250 'zext' 'tmp_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (2.77ns)   --->   "store i16 %tmp_8_i_cast, i16* %r_coeffs_addr_27, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 251 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "br label %15" [poly.c:33->owcpa.c:186]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 26> <Delay = 0.00>
ST_36 : Operation 253 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([272 x i8]* %rm, i9 0, [677 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 253 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "ret i1 %fail" [owcpa.c:189]   --->   Operation 254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ secretkey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x1_coeffs           (alloca           ) [ 0011111111111111111111111111100000000]
x2_coeffs           (alloca           ) [ 0011111111111111111111111100000000000]
x3_coeffs           (alloca           ) [ 0011111111111111111111111111100000000]
x4_coeffs           (alloca           ) [ 0011111111111111111111111111111111111]
StgValue_42         (call             ) [ 0000000000000000000000000000000000000]
b_coeffs_addr       (getelementptr    ) [ 0000110000000000000000000000000000000]
StgValue_44         (store            ) [ 0000000000000000000000000000000000000]
StgValue_45         (br               ) [ 0001110000000000000000000000000000000]
tmp_i               (phi              ) [ 0000100000000000000000000000000000000]
i_i                 (phi              ) [ 0000100000000000000000000000000000000]
exitcond_i          (icmp             ) [ 0000110000000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_12                (add              ) [ 0001110000000000000000000000000000000]
StgValue_51         (br               ) [ 0000000000000000000000000000000000000]
tmp_184_i           (zext             ) [ 0000000000000000000000000000000000000]
b_coeffs_addr_3     (getelementptr    ) [ 0000010000000000000000000000000000000]
tmp_i_cast          (sub              ) [ 0000000000000000000000000000000000000]
tmp_183_i_cast      (zext             ) [ 0000000000000000000000000000000000000]
StgValue_58         (store            ) [ 0000000000000000000000000000000000000]
b_coeffs_load       (load             ) [ 0000000000000000000000000000000000000]
b_coeffs_load_3     (load             ) [ 0000000000000000000000000000000000000]
tmp_202             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_203             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_185_i           (add              ) [ 0000000000000000000000000000000000000]
StgValue_65         (store            ) [ 0000000000000000000000000000000000000]
phitmp              (add              ) [ 0001110000000000000000000000000000000]
StgValue_67         (br               ) [ 0001110000000000000000000000000000000]
StgValue_68         (call             ) [ 0000000000000000000000000000000000000]
StgValue_69         (br               ) [ 0000001110000000000000000000000000000]
i_i6                (phi              ) [ 0000000100000000000000000000000000000]
exitcond_i7         (icmp             ) [ 0000000110000000000000000000000000000]
empty_36            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_13                (add              ) [ 0000001110000000000000000000000000000]
StgValue_74         (br               ) [ 0000000000000000000000000000000000000]
tmp_i8              (zext             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_addr   (getelementptr    ) [ 0000000010000000000000000000000000000]
liftm_coeffs_load   (load             ) [ 0000000000000000000000000000000000000]
tmp_193             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_1_i_cast        (sub              ) [ 0000000000000000000000000000000000000]
tmp_205             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_194             (or               ) [ 0000000000000000000000000000000000000]
tmp_196             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_3_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000]
StgValue_86         (store            ) [ 0000000000000000000000000000000000000]
StgValue_87         (br               ) [ 0000001110000000000000000000000000000]
StgValue_88         (call             ) [ 0000000000000000000000000000000000000]
StgValue_90         (call             ) [ 0000000000000000000000000000000000000]
StgValue_92         (call             ) [ 0000000000000000000000000000000000000]
StgValue_94         (call             ) [ 0000000000000000000000000000000000000]
StgValue_96         (call             ) [ 0000000000000000000000000000000000000]
StgValue_97         (br               ) [ 0000000000000000011100000000000000000]
p1_i                (phi              ) [ 0000000000000000001100000000000000000]
i_i1                (phi              ) [ 0000000000000000001000000000000000000]
m1_i                (phi              ) [ 0000000000000000001100000000000000000]
exitcond_i1         (icmp             ) [ 0000000000000000001100000000000000000]
empty_37            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_14                (add              ) [ 0000000000000000011100000000000000000]
StgValue_104        (br               ) [ 0000000000000000000000000000000000000]
tmp_213_i           (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr       (getelementptr    ) [ 0000000000000000000100000000000000000]
p1_i_cast           (zext             ) [ 0000000000000000000000000000000000000]
m1_i_cast9          (zext             ) [ 0000000000000000000000000000000000000]
tmp_i1              (xor              ) [ 0000000000000000000000000000000000000]
tmp_47_i            (add              ) [ 0000000000000000000000000000000000000]
tmp_197             (add              ) [ 0000000000000000000000000000000000000]
tmp_48_i            (xor              ) [ 0000000000000000000000000000000000000]
tmp_198             (xor              ) [ 0000000000000000000000000000000000000]
tmp_199             (or               ) [ 0000000000000000000000000000000000000]
tmp_208             (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_49_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_49_i_cast       (zext             ) [ 0000000000000000000000000000000000000]
tmp_51_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
t_cast              (zext             ) [ 0000000000000000000000000000000000000]
tmp_211_i           (sub              ) [ 0000000000000000000000000000000000000]
tmp_209             (bitselect        ) [ 0000000000000000000011111111111111000]
StgValue_123        (br               ) [ 0000000000000000001111000000000000000]
r_coeffs_load       (load             ) [ 0000000000000000000000000000000000000]
tmp_213             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_214_i_cast      (zext             ) [ 0000000000000000000000000000000000000]
p1                  (add              ) [ 0000000000000000011100000000000000000]
tmp_217             (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_216_i_cast      (zext             ) [ 0000000000000000000000000000000000000]
m1                  (add              ) [ 0000000000000000011100000000000000000]
StgValue_131        (br               ) [ 0000000000000000011100000000000000000]
i_i2                (phi              ) [ 0000000000000000000010000000000000000]
exitcond_i2         (icmp             ) [ 0000000000000000000011000000000000000]
empty_38            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_15                (add              ) [ 0000000000000000001011000000000000000]
StgValue_136        (br               ) [ 0000000000000000000000000000000000000]
tmp_i2              (zext             ) [ 0000000000000000000001000000000000000]
r_coeffs_addr_23    (getelementptr    ) [ 0000000000000000000001000000000000000]
StgValue_140        (br               ) [ 0000000000000000000011110000000000000]
r_coeffs_load_7     (load             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000]
StgValue_143        (store            ) [ 0000000000000000000000000000000000000]
StgValue_144        (br               ) [ 0000000000000000001011000000000000000]
i_i_i               (phi              ) [ 0000000000000000000000100000000000000]
exitcond_i_i        (icmp             ) [ 0000000000000000000000110000000000000]
empty_39            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_16                (add              ) [ 0000000000000000000010110000000000000]
StgValue_149        (br               ) [ 0000000000000000000000000000000000000]
tmp_i_i             (zext             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_addr_2 (getelementptr    ) [ 0000000000000000000000010000000000000]
StgValue_153        (br               ) [ 0000000000000000000000111100000000000]
liftm_coeffs_load_1 (load             ) [ 0000000000000000000000000000000000000]
tmp_200             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_1_i_i_cast      (sub              ) [ 0000000000000000000000000000000000000]
tmp_218             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_201             (or               ) [ 0000000000000000000000000000000000000]
tmp_204             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_3_i_i           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
StgValue_161        (store            ) [ 0000000000000000000000000000000000000]
StgValue_162        (br               ) [ 0000000000000000000010110000000000000]
i                   (phi              ) [ 0000000000000000000000001000000000000]
exitcond            (icmp             ) [ 0000000000000000000000001100000000000]
empty_40            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_17                (add              ) [ 0000000000000000000000101100000000000]
StgValue_167        (br               ) [ 0000000000000000000000000000000000000]
tmp_s               (zext             ) [ 0000000000000000000000000000000000000]
b_coeffs_addr_4     (getelementptr    ) [ 0000000000000000000000000100000000000]
liftm_coeffs_addr_3 (getelementptr    ) [ 0000000000000000000000000100000000000]
b_coeffs_load_4     (load             ) [ 0000000000000000000000000000000000000]
liftm_coeffs_load_2 (load             ) [ 0000000000000000000000000000000000000]
tmp_195             (sub              ) [ 0000000000000000000000000000000000000]
tmp_219             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_196_cast        (zext             ) [ 0000000000000000000000000000000000000]
StgValue_179        (store            ) [ 0000000000000000000000000000000000000]
StgValue_180        (br               ) [ 0000000000000000000000101100000000000]
StgValue_181        (call             ) [ 0000000000000000000000000000000000000]
StgValue_183        (call             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_24    (getelementptr    ) [ 0000000000000000000000000000011111000]
StgValue_185        (br               ) [ 0000000000000000000000000000111000000]
i_i3                (phi              ) [ 0000000000000000000000000000010000000]
exitcond_i3         (icmp             ) [ 0000000000000000000000000000011000000]
empty_41            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_18                (add              ) [ 0000000000000000000000000000111000000]
StgValue_190        (br               ) [ 0000000000000000000000000000000000000]
tmp_i3              (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_25    (getelementptr    ) [ 0000000000000000000000000000001000000]
StgValue_195        (br               ) [ 0000000000000000000000000000011110000]
r_coeffs_load_8     (load             ) [ 0000000000000000000000000000000000000]
r_coeffs_load_9     (load             ) [ 0000000000000000000000000000000000000]
tmp_i3_42           (sub              ) [ 0000000000000000000000000000000000000]
tmp_220             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_4_i_cast        (zext             ) [ 0000000000000000000000000000000000000]
StgValue_201        (store            ) [ 0000000000000000000000000000000000000]
StgValue_202        (br               ) [ 0000000000000000000000000000111000000]
i_i4                (phi              ) [ 0000000000000000000000000000000100000]
t_i                 (phi              ) [ 0000000000000000000000000000000111000]
exitcond_i4         (icmp             ) [ 0000000000000000000000000000000110000]
empty_43            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_19                (add              ) [ 0000000000000000000000000000010110000]
StgValue_208        (br               ) [ 0000000000000000000000000000000000000]
tmp_202_i           (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_26    (getelementptr    ) [ 0000000000000000000000000000000010000]
r_coeffs_load_11    (load             ) [ 0000000000000000000000000000000000000]
tmp_223             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_224             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_204_i_cast      (add              ) [ 0000000000000000000000000000000000000]
tmp_206             (add              ) [ 0000000000000000000000000000000000000]
tmp_206_i           (add              ) [ 0000000000000000000000000000000000000]
tmp_207             (or               ) [ 0000000000000000000000000000000000000]
tmp_225             (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_210             (partselect       ) [ 0000000000000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_226             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_211             (or               ) [ 0000000000000000000000000000000000000]
tmp_212             (partselect       ) [ 0000000000000000000000000000000000000]
t_2                 (bitconcatenate   ) [ 0000000000000000000000000000010110000]
StgValue_227        (br               ) [ 0000000000000000000000000000010110000]
r_coeffs_load_10    (load             ) [ 0000000000000000000000000000000000000]
tmp_221             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_41_i            (or               ) [ 0000000000000000000000000000000000000]
tmp_42_i            (partselect       ) [ 0000000000000000000000000000000000000]
t                   (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_i4              (sub              ) [ 0000000000000000000000000000000000000]
tmp_222             (bitselect        ) [ 0000000000000000000000000000000000000]
fail                (or               ) [ 0000000000000000000000000000000000111]
StgValue_236        (br               ) [ 0000000000000000000000000000000001110]
i_i5                (phi              ) [ 0000000000000000000000000000000000100]
exitcond_i5         (icmp             ) [ 0000000000000000000000000000000000110]
empty_44            (speclooptripcount) [ 0000000000000000000000000000000000000]
i_20                (add              ) [ 0000000000000000000000000000000001110]
StgValue_241        (br               ) [ 0000000000000000000000000000000000000]
tmp_i5              (zext             ) [ 0000000000000000000000000000000000000]
r_coeffs_addr_27    (getelementptr    ) [ 0000000000000000000000000000000000010]
r_coeffs_load_12    (load             ) [ 0000000000000000000000000000000000000]
tmp_214             (partselect       ) [ 0000000000000000000000000000000000000]
tmp_227             (trunc            ) [ 0000000000000000000000000000000000000]
tmp_7_i_cast        (xor              ) [ 0000000000000000000000000000000000000]
tmp_8_i_cast        (zext             ) [ 0000000000000000000000000000000000000]
StgValue_251        (store            ) [ 0000000000000000000000000000000000000]
StgValue_252        (br               ) [ 0000000000000000000000000000000001110]
StgValue_253        (call             ) [ 0000000000000000000000000000000000000]
StgValue_254        (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ciphertext">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="secretkey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secretkey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Sq_frombytes"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_frombytes"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_mul"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_to_S3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_mul"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_tobytes"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Sq_frombytes.1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i53.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i53.i11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="x1_coeffs_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1_coeffs/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x2_coeffs_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2_coeffs/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x3_coeffs_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x3_coeffs/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x4_coeffs_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x4_coeffs/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_coeffs_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="10" slack="0"/>
<pin id="152" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
<pin id="154" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_44/3 b_coeffs_load/4 b_coeffs_load_3/4 StgValue_58/4 StgValue_65/5 b_coeffs_load_4/24 StgValue_179/25 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_coeffs_addr_3_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="liftm_coeffs_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="liftm_coeffs_load/7 StgValue_86/8 StgValue_143/21 liftm_coeffs_load_1/22 StgValue_161/23 liftm_coeffs_load_2/24 "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_coeffs_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/18 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="10" slack="0"/>
<pin id="230" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="16" slack="0"/>
<pin id="232" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_coeffs_load/18 r_coeffs_load_7/20 r_coeffs_load_8/29 r_coeffs_load_9/29 StgValue_201/30 r_coeffs_load_11/31 r_coeffs_load_10/31 r_coeffs_load_12/34 StgValue_251/35 "/>
</bind>
</comp>

<comp id="179" class="1004" name="r_coeffs_addr_23_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_23/20 "/>
</bind>
</comp>

<comp id="186" class="1004" name="liftm_coeffs_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="1"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_1/21 "/>
</bind>
</comp>

<comp id="194" class="1004" name="liftm_coeffs_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_2/22 "/>
</bind>
</comp>

<comp id="201" class="1004" name="b_coeffs_addr_4_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_4/24 "/>
</bind>
</comp>

<comp id="208" class="1004" name="liftm_coeffs_addr_3_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_3/24 "/>
</bind>
</comp>

<comp id="215" class="1004" name="r_coeffs_addr_24_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="11" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_24/28 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_coeffs_addr_25_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_25/29 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_coeffs_addr_26_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_26/31 "/>
</bind>
</comp>

<comp id="240" class="1004" name="r_coeffs_addr_27_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_27/34 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="1"/>
<pin id="249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_i_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="11" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="1"/>
<pin id="260" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_i_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_i6_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i6 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_i6_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i6/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p1_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p1_i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="p1_i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="10" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p1_i/18 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_i1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_i1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/18 "/>
</bind>
</comp>

<comp id="303" class="1005" name="m1_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1_i (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="m1_i_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="10" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m1_i/18 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_i2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="1"/>
<pin id="317" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_i2_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/20 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_i_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_i_i_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/22 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_i3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i3 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_i3_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i3/29 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_i4_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_i4_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/31 "/>
</bind>
</comp>

<comp id="370" class="1005" name="t_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_i (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="t_i_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_i/31 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_i5_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_i5_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="10" slack="0"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/34 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_poly_Sq_frombytes_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="8" slack="0"/>
<pin id="397" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_173/24 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_poly_Sq_frombytes_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_poly_S3_mul_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="412" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_93/14 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_poly_S3_frombytes_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="8" slack="0"/>
<pin id="419" dir="0" index="3" bw="9" slack="0"/>
<pin id="420" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_59/4 StgValue_91/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_poly_Rq_to_S3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_89/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_poly_Rq_mul_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="0" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="435" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_78/7 StgValue_182/27 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_poly_S3_tobytes_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="9" slack="0"/>
<pin id="442" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_95/16 StgValue_245/34 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="0" index="3" bw="5" slack="0"/>
<pin id="453" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_193/8 tmp_200/23 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_cast/8 tmp_1_i_i_cast/23 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="0" index="3" bw="5" slack="0"/>
<pin id="469" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_196/8 tmp_204/23 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_12_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_184_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_i/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_i_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="11" slack="0"/>
<pin id="494" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_183_i_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_183_i_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_202_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_202/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_203_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_203/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_185_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_185_i/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="phitmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="exitcond_i7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="10" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="i_13_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_i8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i8/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_205_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_205/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_194_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="11" slack="0"/>
<pin id="547" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_194/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_3_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="0" index="2" bw="11" slack="0"/>
<pin id="554" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="exitcond_i1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/18 "/>
</bind>
</comp>

<comp id="565" class="1004" name="i_14_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/18 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_213_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_213_i/18 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p1_i_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p1_i_cast/18 "/>
</bind>
</comp>

<comp id="580" class="1004" name="m1_i_cast9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m1_i_cast9/18 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_i1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="10" slack="0"/>
<pin id="587" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i1/18 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_47_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="0" index="1" bw="10" slack="0"/>
<pin id="593" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47_i/18 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_197_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="10" slack="0"/>
<pin id="599" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_197/18 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_48_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48_i/18 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_198_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="0" index="1" bw="10" slack="0"/>
<pin id="611" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_198/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_199_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_199/18 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_208_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="11" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_208/18 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_49_i_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="10" slack="0"/>
<pin id="632" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_i/18 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_49_i_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_i_cast/18 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_51_i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="11" slack="0"/>
<pin id="644" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51_i/18 "/>
</bind>
</comp>

<comp id="648" class="1004" name="t_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/18 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_211_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_211_i/18 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_209_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="33" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_209/18 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_213_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_213/19 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_214_i_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_214_i_cast/19 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="1"/>
<pin id="677" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p1/19 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_217_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="16" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_217/19 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_216_i_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_216_i_cast/19 "/>
</bind>
</comp>

<comp id="692" class="1004" name="m1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="1"/>
<pin id="695" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1/19 "/>
</bind>
</comp>

<comp id="698" class="1004" name="exitcond_i2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/20 "/>
</bind>
</comp>

<comp id="704" class="1004" name="i_15_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/20 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_i2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/20 "/>
</bind>
</comp>

<comp id="715" class="1004" name="exitcond_i_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="0"/>
<pin id="717" dir="0" index="1" bw="10" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/22 "/>
</bind>
</comp>

<comp id="721" class="1004" name="i_16_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/22 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_i_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/22 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_218_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_218/23 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_201_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="11" slack="0"/>
<pin id="739" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_201/23 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_3_i_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="5" slack="0"/>
<pin id="745" dir="0" index="2" bw="11" slack="0"/>
<pin id="746" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i_i/23 "/>
</bind>
</comp>

<comp id="751" class="1004" name="exitcond_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="0" index="1" bw="10" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/24 "/>
</bind>
</comp>

<comp id="757" class="1004" name="i_17_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/24 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_s_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_195_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_195/25 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_219_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_219/25 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_196_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="0"/>
<pin id="781" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196_cast/25 "/>
</bind>
</comp>

<comp id="784" class="1004" name="exitcond_i3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="10" slack="0"/>
<pin id="786" dir="0" index="1" bw="10" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/29 "/>
</bind>
</comp>

<comp id="790" class="1004" name="i_18_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/29 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_i3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="10" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/29 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_i3_42_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="0" index="1" bw="16" slack="0"/>
<pin id="804" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i3_42/30 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_220_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_220/30 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_4_i_cast_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast/30 "/>
</bind>
</comp>

<comp id="816" class="1004" name="exitcond_i4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="0"/>
<pin id="818" dir="0" index="1" bw="10" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/31 "/>
</bind>
</comp>

<comp id="822" class="1004" name="i_19_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/31 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_202_i_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_202_i/31 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_223_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_223/32 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_224_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_224/32 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_204_i_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="11" slack="0"/>
<pin id="844" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_204_i_cast/32 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_206_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="3" slack="0"/>
<pin id="850" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_206/32 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_206_i_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="0"/>
<pin id="855" dir="0" index="1" bw="3" slack="0"/>
<pin id="856" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_206_i/32 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_207_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="0" index="1" bw="3" slack="0"/>
<pin id="862" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_207/32 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_225_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="3" slack="0"/>
<pin id="868" dir="0" index="2" bw="3" slack="0"/>
<pin id="869" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_225/32 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_210_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="11" slack="0"/>
<pin id="876" dir="0" index="2" bw="3" slack="0"/>
<pin id="877" dir="0" index="3" bw="5" slack="0"/>
<pin id="878" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_210/32 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="0" index="3" bw="1" slack="0"/>
<pin id="888" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/32 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_226_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="1"/>
<pin id="895" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_226/32 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_211_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="0" index="1" bw="11" slack="0"/>
<pin id="900" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_211/32 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_212_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="53" slack="0"/>
<pin id="905" dir="0" index="1" bw="64" slack="1"/>
<pin id="906" dir="0" index="2" bw="5" slack="0"/>
<pin id="907" dir="0" index="3" bw="7" slack="0"/>
<pin id="908" dir="1" index="4" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_212/32 "/>
</bind>
</comp>

<comp id="913" class="1004" name="t_2_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="0"/>
<pin id="915" dir="0" index="1" bw="53" slack="0"/>
<pin id="916" dir="0" index="2" bw="11" slack="0"/>
<pin id="917" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/32 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_221_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="1"/>
<pin id="923" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_221/33 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_41_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="0" index="1" bw="16" slack="0"/>
<pin id="928" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_41_i/33 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_42_i_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="48" slack="0"/>
<pin id="933" dir="0" index="1" bw="64" slack="1"/>
<pin id="934" dir="0" index="2" bw="6" slack="0"/>
<pin id="935" dir="0" index="3" bw="7" slack="0"/>
<pin id="936" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_i/33 "/>
</bind>
</comp>

<comp id="941" class="1004" name="t_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="0"/>
<pin id="943" dir="0" index="1" bw="48" slack="0"/>
<pin id="944" dir="0" index="2" bw="16" slack="0"/>
<pin id="945" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/33 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_i4_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="64" slack="0"/>
<pin id="952" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i4/33 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_222_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="64" slack="0"/>
<pin id="958" dir="0" index="2" bw="7" slack="0"/>
<pin id="959" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_222/33 "/>
</bind>
</comp>

<comp id="963" class="1004" name="fail_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="9"/>
<pin id="966" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="fail/33 "/>
</bind>
</comp>

<comp id="968" class="1004" name="exitcond_i5_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="0"/>
<pin id="970" dir="0" index="1" bw="10" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/34 "/>
</bind>
</comp>

<comp id="974" class="1004" name="i_20_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/34 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_i5_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="0"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5/34 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_214_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="2" slack="0"/>
<pin id="987" dir="0" index="1" bw="16" slack="0"/>
<pin id="988" dir="0" index="2" bw="5" slack="0"/>
<pin id="989" dir="0" index="3" bw="5" slack="0"/>
<pin id="990" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_214/35 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_227_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="0"/>
<pin id="997" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_227/35 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_7_i_cast_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="2" slack="0"/>
<pin id="1001" dir="0" index="1" bw="2" slack="0"/>
<pin id="1002" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_i_cast/35 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_8_i_cast_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="2" slack="0"/>
<pin id="1007" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_cast/35 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="b_coeffs_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="1"/>
<pin id="1012" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr "/>
</bind>
</comp>

<comp id="1019" class="1005" name="i_12_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="10" slack="0"/>
<pin id="1021" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="b_coeffs_addr_3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="1"/>
<pin id="1026" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="phitmp_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="1"/>
<pin id="1031" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1037" class="1005" name="i_13_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="liftm_coeffs_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="1"/>
<pin id="1044" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="i_14_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="0"/>
<pin id="1052" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="r_coeffs_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="1"/>
<pin id="1057" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_209_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="9"/>
<pin id="1062" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_209 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="p1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="10" slack="1"/>
<pin id="1067" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="m1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="10" slack="1"/>
<pin id="1072" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="i_15_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="0"/>
<pin id="1080" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_i2_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="1"/>
<pin id="1085" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="r_coeffs_addr_23_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_23 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="i_16_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="10" slack="0"/>
<pin id="1098" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="liftm_coeffs_addr_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="1"/>
<pin id="1103" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="i_17_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="10" slack="0"/>
<pin id="1111" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="b_coeffs_addr_4_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="10" slack="1"/>
<pin id="1116" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="liftm_coeffs_addr_3_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="1"/>
<pin id="1122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="r_coeffs_addr_24_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="1"/>
<pin id="1127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_24 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="i_18_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="r_coeffs_addr_25_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="10" slack="1"/>
<pin id="1140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_25 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="i_19_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="10" slack="0"/>
<pin id="1149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="r_coeffs_addr_26_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="1"/>
<pin id="1154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_26 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="t_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="64" slack="1"/>
<pin id="1159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="fail_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="2"/>
<pin id="1164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fail "/>
</bind>
</comp>

<comp id="1169" class="1005" name="i_20_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="0"/>
<pin id="1171" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="r_coeffs_addr_27_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="1"/>
<pin id="1176" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="173" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="385"><net_src comp="18" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="8" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="114" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="2" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="4" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="18" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="444"><net_src comp="52" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="110" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="161" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="448" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="161" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="262" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="20" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="262" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="24" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="262" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="251" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="505"><net_src comp="137" pin="7"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="137" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="137" pin="7"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="137" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="510" pin="2"/><net_sink comp="137" pin=4"/></net>

<net id="521"><net_src comp="506" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="502" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="273" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="28" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="273" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="24" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="273" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="543"><net_src comp="161" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="458" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="464" pin="4"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="544" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="558"><net_src comp="550" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="563"><net_src comp="296" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="28" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="296" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="24" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="296" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="579"><net_src comp="284" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="307" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="284" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="307" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="580" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="576" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="284" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="307" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="590" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="56" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="596" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="58" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="584" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="60" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="602" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="62" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="64" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="620" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="614" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="66" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="14" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="636" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="68" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="70" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="72" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="173" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="280" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="74" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="173" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="303" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="319" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="28" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="319" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="24" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="319" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="719"><net_src comp="330" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="28" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="330" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="24" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="330" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="735"><net_src comp="161" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="458" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="44" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="464" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="736" pin="2"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="742" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="755"><net_src comp="341" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="28" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="341" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="24" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="341" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="773"><net_src comp="137" pin="7"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="161" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="788"><net_src comp="352" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="28" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="352" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="24" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="352" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="805"><net_src comp="173" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="173" pin="7"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="807" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="820"><net_src comp="363" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="28" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="363" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="24" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="363" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="836"><net_src comp="173" pin="7"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="173" pin="7"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="78" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="833" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="80" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="837" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="82" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="837" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="847" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="853" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="84" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="86" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="879"><net_src comp="88" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="841" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="90" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="62" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="889"><net_src comp="92" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="873" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="865" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="94" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="896"><net_src comp="370" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="893" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="883" pin="4"/><net_sink comp="897" pin=1"/></net>

<net id="909"><net_src comp="96" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="370" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="911"><net_src comp="38" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="912"><net_src comp="98" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="918"><net_src comp="100" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="903" pin="4"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="897" pin="2"/><net_sink comp="913" pin=2"/></net>

<net id="924"><net_src comp="370" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="173" pin="7"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="937"><net_src comp="102" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="370" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="104" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="98" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="946"><net_src comp="106" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="931" pin="4"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="925" pin="2"/><net_sink comp="941" pin=2"/></net>

<net id="953"><net_src comp="10" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="941" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="108" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="949" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="98" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="967"><net_src comp="955" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="386" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="28" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="386" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="24" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="386" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="991"><net_src comp="112" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="173" pin="3"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="62" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="994"><net_src comp="38" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="998"><net_src comp="173" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="985" pin="4"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="1013"><net_src comp="130" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1022"><net_src comp="480" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1027"><net_src comp="144" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1032"><net_src comp="517" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1040"><net_src comp="529" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1045"><net_src comp="155" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1053"><net_src comp="565" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1058"><net_src comp="167" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1063"><net_src comp="658" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1068"><net_src comp="674" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1073"><net_src comp="692" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1081"><net_src comp="704" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1086"><net_src comp="710" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1091"><net_src comp="179" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1099"><net_src comp="721" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1104"><net_src comp="194" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1112"><net_src comp="757" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1117"><net_src comp="201" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1123"><net_src comp="208" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1128"><net_src comp="215" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1136"><net_src comp="790" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1141"><net_src comp="222" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1150"><net_src comp="822" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1155"><net_src comp="233" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1160"><net_src comp="913" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1165"><net_src comp="963" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1172"><net_src comp="974" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1177"><net_src comp="240" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rm | {16 17 34 36 }
	Port: ciphertext | {}
	Port: secretkey | {}
 - Input state : 
	Port: owcpa_dec : ciphertext | {1 2 }
	Port: owcpa_dec : secretkey | {4 6 12 13 24 26 }
  - Chain level:
	State 1
		StgValue_41 : 1
	State 2
	State 3
		StgValue_44 : 1
	State 4
		exitcond_i : 1
		i_12 : 1
		StgValue_51 : 2
		tmp_184_i : 1
		b_coeffs_addr_3 : 2
		b_coeffs_load : 3
		tmp_i_cast : 1
		tmp_183_i_cast : 2
		StgValue_58 : 3
	State 5
		tmp_202 : 1
		tmp_203 : 1
		tmp_185_i : 1
		StgValue_65 : 2
		phitmp : 2
	State 6
	State 7
		exitcond_i7 : 1
		i_13 : 1
		StgValue_74 : 2
		tmp_i8 : 1
		liftm_coeffs_addr : 2
		liftm_coeffs_load : 3
	State 8
		tmp_193 : 1
		tmp_1_i_cast : 2
		tmp_205 : 1
		tmp_194 : 3
		tmp_196 : 1
		tmp_3_i : 3
		StgValue_86 : 4
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		exitcond_i1 : 1
		i_14 : 1
		StgValue_104 : 2
		tmp_213_i : 1
		r_coeffs_addr : 2
		r_coeffs_load : 3
		p1_i_cast : 1
		m1_i_cast9 : 1
		tmp_i1 : 1
		tmp_47_i : 2
		tmp_197 : 1
		tmp_48_i : 3
		tmp_198 : 2
		tmp_199 : 2
		tmp_208 : 3
		tmp_49_i : 4
		tmp_49_i_cast : 5
		tmp_51_i : 6
		t_cast : 7
		tmp_211_i : 8
		tmp_209 : 9
	State 19
		tmp_213 : 1
		tmp_214_i_cast : 2
		p1 : 3
		tmp_217 : 1
		tmp_216_i_cast : 2
		m1 : 3
	State 20
		exitcond_i2 : 1
		i_15 : 1
		StgValue_136 : 2
		tmp_i2 : 1
		r_coeffs_addr_23 : 2
		r_coeffs_load_7 : 3
	State 21
		StgValue_143 : 1
	State 22
		exitcond_i_i : 1
		i_16 : 1
		StgValue_149 : 2
		tmp_i_i : 1
		liftm_coeffs_addr_2 : 2
		liftm_coeffs_load_1 : 3
	State 23
		tmp_200 : 1
		tmp_1_i_i_cast : 2
		tmp_218 : 1
		tmp_201 : 3
		tmp_204 : 1
		tmp_3_i_i : 3
		StgValue_161 : 4
	State 24
		exitcond : 1
		i_17 : 1
		StgValue_167 : 2
		tmp_s : 1
		b_coeffs_addr_4 : 2
		b_coeffs_load_4 : 3
		liftm_coeffs_addr_3 : 2
		liftm_coeffs_load_2 : 3
	State 25
		tmp_195 : 1
		tmp_219 : 2
		tmp_196_cast : 3
		StgValue_179 : 4
	State 26
	State 27
	State 28
	State 29
		exitcond_i3 : 1
		i_18 : 1
		StgValue_190 : 2
		tmp_i3 : 1
		r_coeffs_addr_25 : 2
		r_coeffs_load_8 : 3
	State 30
		tmp_i3_42 : 1
		tmp_220 : 2
		tmp_4_i_cast : 3
		StgValue_201 : 4
	State 31
		exitcond_i4 : 1
		i_19 : 1
		StgValue_208 : 2
		tmp_202_i : 1
		r_coeffs_addr_26 : 2
		r_coeffs_load_11 : 3
	State 32
		tmp_223 : 1
		tmp_224 : 1
		tmp_204_i_cast : 2
		tmp_206 : 2
		tmp_206_i : 2
		tmp_207 : 3
		tmp_225 : 3
		tmp_210 : 3
		tmp : 4
		tmp_211 : 5
		t_2 : 5
	State 33
		tmp_41_i : 1
		t : 1
		tmp_i4 : 2
		tmp_222 : 3
		fail : 4
	State 34
		exitcond_i5 : 1
		i_20 : 1
		StgValue_241 : 2
		tmp_i5 : 1
		r_coeffs_addr_27 : 2
		r_coeffs_load_12 : 3
	State 35
		tmp_214 : 1
		tmp_227 : 1
		tmp_7_i_cast : 2
		tmp_8_i_cast : 2
		StgValue_251 : 3
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_poly_Sq_frombytes_1_fu_393 |    0    | 13.7322 |   262   |   733   |
|          |  grp_poly_Sq_frombytes_fu_400  |    0    | 13.7322 |   245   |   546   |
|          |     grp_poly_S3_mul_fu_408     |    2    | 8.81225 |   247   |   505   |
|   call   |  grp_poly_S3_frombytes_fu_415  |    0    | 10.0605 |   115   |   644   |
|          |    grp_poly_Rq_to_S3_fu_425    |    0    | 5.70525 |   146   |   508   |
|          |     grp_poly_Rq_mul_fu_431     |    2    |  7.3605 |   199   |   256   |
|          |   grp_poly_S3_tobytes_fu_438   |    0    |  7.564  |   136   |   308   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_12_fu_480          |    0    |    0    |    0    |    17   |
|          |        tmp_185_i_fu_510        |    0    |    0    |    0    |    23   |
|          |          phitmp_fu_517         |    0    |    0    |    0    |    18   |
|          |           i_13_fu_529          |    0    |    0    |    0    |    17   |
|          |           i_14_fu_565          |    0    |    0    |    0    |    17   |
|          |         tmp_47_i_fu_590        |    0    |    0    |    0    |    17   |
|          |         tmp_197_fu_596         |    0    |    0    |    0    |    17   |
|          |            p1_fu_674           |    0    |    0    |    0    |    17   |
|    add   |            m1_fu_692           |    0    |    0    |    0    |    17   |
|          |           i_15_fu_704          |    0    |    0    |    0    |    17   |
|          |           i_16_fu_721          |    0    |    0    |    0    |    17   |
|          |           i_17_fu_757          |    0    |    0    |    0    |    17   |
|          |           i_18_fu_790          |    0    |    0    |    0    |    17   |
|          |           i_19_fu_822          |    0    |    0    |    0    |    17   |
|          |      tmp_204_i_cast_fu_841     |    0    |    0    |    0    |    18   |
|          |         tmp_206_fu_847         |    0    |    0    |    0    |    12   |
|          |        tmp_206_i_fu_853        |    0    |    0    |    0    |    12   |
|          |           i_20_fu_974          |    0    |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_458           |    0    |    0    |    0    |    18   |
|          |        tmp_i_cast_fu_491       |    0    |    0    |    0    |    18   |
|    sub   |        tmp_211_i_fu_652        |    0    |    0    |    0    |    39   |
|          |         tmp_195_fu_769         |    0    |    0    |    0    |    23   |
|          |        tmp_i3_42_fu_801        |    0    |    0    |    0    |    23   |
|          |          tmp_i4_fu_949         |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        exitcond_i_fu_474       |    0    |    0    |    0    |    13   |
|          |       exitcond_i7_fu_523       |    0    |    0    |    0    |    13   |
|          |       exitcond_i1_fu_559       |    0    |    0    |    0    |    13   |
|          |       exitcond_i2_fu_698       |    0    |    0    |    0    |    13   |
|   icmp   |       exitcond_i_i_fu_715      |    0    |    0    |    0    |    13   |
|          |         exitcond_fu_751        |    0    |    0    |    0    |    13   |
|          |       exitcond_i3_fu_784       |    0    |    0    |    0    |    13   |
|          |       exitcond_i4_fu_816       |    0    |    0    |    0    |    13   |
|          |       exitcond_i5_fu_968       |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_194_fu_544         |    0    |    0    |    0    |    11   |
|          |         tmp_199_fu_614         |    0    |    0    |    0    |    10   |
|          |         tmp_201_fu_736         |    0    |    0    |    0    |    11   |
|    or    |         tmp_207_fu_859         |    0    |    0    |    0    |    3    |
|          |         tmp_211_fu_897         |    0    |    0    |    0    |    11   |
|          |         tmp_41_i_fu_925        |    0    |    0    |    0    |    16   |
|          |           fail_fu_963          |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_i1_fu_584         |    0    |    0    |    0    |    10   |
|    xor   |         tmp_48_i_fu_602        |    0    |    0    |    0    |    11   |
|          |         tmp_198_fu_608         |    0    |    0    |    0    |    10   |
|          |       tmp_7_i_cast_fu_999      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_448           |    0    |    0    |    0    |    0    |
|          |           grp_fu_464           |    0    |    0    |    0    |    0    |
|partselect|         tmp_210_fu_873         |    0    |    0    |    0    |    0    |
|          |         tmp_212_fu_903         |    0    |    0    |    0    |    0    |
|          |         tmp_42_i_fu_931        |    0    |    0    |    0    |    0    |
|          |         tmp_214_fu_985         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        tmp_184_i_fu_486        |    0    |    0    |    0    |    0    |
|          |      tmp_183_i_cast_fu_497     |    0    |    0    |    0    |    0    |
|          |          tmp_i8_fu_535         |    0    |    0    |    0    |    0    |
|          |        tmp_213_i_fu_571        |    0    |    0    |    0    |    0    |
|          |        p1_i_cast_fu_576        |    0    |    0    |    0    |    0    |
|          |        m1_i_cast9_fu_580       |    0    |    0    |    0    |    0    |
|          |      tmp_49_i_cast_fu_636      |    0    |    0    |    0    |    0    |
|          |          t_cast_fu_648         |    0    |    0    |    0    |    0    |
|          |      tmp_214_i_cast_fu_670     |    0    |    0    |    0    |    0    |
|   zext   |      tmp_216_i_cast_fu_688     |    0    |    0    |    0    |    0    |
|          |          tmp_i2_fu_710         |    0    |    0    |    0    |    0    |
|          |         tmp_i_i_fu_727         |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_763          |    0    |    0    |    0    |    0    |
|          |       tmp_196_cast_fu_779      |    0    |    0    |    0    |    0    |
|          |          tmp_i3_fu_796         |    0    |    0    |    0    |    0    |
|          |       tmp_4_i_cast_fu_811      |    0    |    0    |    0    |    0    |
|          |        tmp_202_i_fu_828        |    0    |    0    |    0    |    0    |
|          |          tmp_i5_fu_980         |    0    |    0    |    0    |    0    |
|          |      tmp_8_i_cast_fu_1005      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_202_fu_502         |    0    |    0    |    0    |    0    |
|          |         tmp_203_fu_506         |    0    |    0    |    0    |    0    |
|          |         tmp_205_fu_540         |    0    |    0    |    0    |    0    |
|          |         tmp_213_fu_666         |    0    |    0    |    0    |    0    |
|          |         tmp_218_fu_732         |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_219_fu_775         |    0    |    0    |    0    |    0    |
|          |         tmp_220_fu_807         |    0    |    0    |    0    |    0    |
|          |         tmp_223_fu_833         |    0    |    0    |    0    |    0    |
|          |         tmp_224_fu_837         |    0    |    0    |    0    |    0    |
|          |         tmp_226_fu_893         |    0    |    0    |    0    |    0    |
|          |         tmp_221_fu_921         |    0    |    0    |    0    |    0    |
|          |         tmp_227_fu_995         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_3_i_fu_550         |    0    |    0    |    0    |    0    |
|          |         tmp_49_i_fu_628        |    0    |    0    |    0    |    0    |
|          |         tmp_51_i_fu_640        |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_3_i_i_fu_742        |    0    |    0    |    0    |    0    |
|          |           tmp_fu_883           |    0    |    0    |    0    |    0    |
|          |           t_2_fu_913           |    0    |    0    |    0    |    0    |
|          |            t_fu_941            |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         tmp_208_fu_620         |    0    |    0    |    0    |    0    |
|          |         tmp_209_fu_658         |    0    |    0    |    0    |    0    |
| bitselect|         tmp_217_fu_680         |    0    |    0    |    0    |    0    |
|          |         tmp_225_fu_865         |    0    |    0    |    0    |    0    |
|          |         tmp_222_fu_955         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    4    | 66.9668 |   1350  |   4210  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|x1_coeffs|    1   |    0   |    0   |
|x2_coeffs|    1   |    0   |    0   |
|x3_coeffs|    1   |    0   |    0   |
|x4_coeffs|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  b_coeffs_addr_3_reg_1024  |   10   |
|  b_coeffs_addr_4_reg_1114  |   10   |
|   b_coeffs_addr_reg_1010   |   10   |
|        fail_reg_1162       |    1   |
|        i_12_reg_1019       |   10   |
|        i_13_reg_1037       |   10   |
|        i_14_reg_1050       |   10   |
|        i_15_reg_1078       |   10   |
|        i_16_reg_1096       |   10   |
|        i_17_reg_1109       |   10   |
|        i_18_reg_1133       |   10   |
|        i_19_reg_1147       |   10   |
|        i_20_reg_1169       |   10   |
|        i_i1_reg_292        |   10   |
|        i_i2_reg_315        |   10   |
|        i_i3_reg_348        |   10   |
|        i_i4_reg_359        |   10   |
|        i_i5_reg_382        |   10   |
|        i_i6_reg_269        |   10   |
|        i_i_i_reg_326       |   10   |
|         i_i_reg_258        |   10   |
|          i_reg_337         |   10   |
|liftm_coeffs_addr_2_reg_1101|   10   |
|liftm_coeffs_addr_3_reg_1120|   10   |
| liftm_coeffs_addr_reg_1042 |   10   |
|        m1_i_reg_303        |   10   |
|         m1_reg_1070        |   10   |
|        p1_i_reg_280        |   10   |
|         p1_reg_1065        |   10   |
|       phitmp_reg_1029      |   11   |
|  r_coeffs_addr_23_reg_1088 |   10   |
|  r_coeffs_addr_24_reg_1125 |   10   |
|  r_coeffs_addr_25_reg_1138 |   10   |
|  r_coeffs_addr_26_reg_1152 |   10   |
|  r_coeffs_addr_27_reg_1174 |   10   |
|   r_coeffs_addr_reg_1055   |   10   |
|        t_2_reg_1157        |   64   |
|         t_i_reg_370        |   64   |
|      tmp_209_reg_1060      |    1   |
|       tmp_i2_reg_1083      |   64   |
|        tmp_i_reg_247       |   11   |
+----------------------------+--------+
|            Total           |   556  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_137      |  p0  |   5  |  10  |   50   ||    27   |
|       grp_access_fu_137      |  p1  |   3  |  16  |   48   ||    15   |
|       grp_access_fu_137      |  p2  |   3  |   0  |    0   ||    15   |
|       grp_access_fu_161      |  p0  |   7  |  10  |   70   ||    38   |
|       grp_access_fu_161      |  p1  |   3  |  16  |   48   ||    15   |
|       grp_access_fu_173      |  p0  |   8  |  10  |   80   ||    41   |
|       grp_access_fu_173      |  p2  |   4  |   0  |    0   ||    21   |
|         p1_i_reg_280         |  p0  |   2  |  10  |   20   ||    9    |
|         m1_i_reg_303         |  p0  |   2  |  10  |   20   ||    9    |
|          t_i_reg_370         |  p0  |   2  |  64  |   128  ||    9    |
| grp_poly_S3_frombytes_fu_415 |  p3  |   2  |   9  |   18   |
|  grp_poly_S3_tobytes_fu_438  |  p2  |   2  |   9  |   18   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   500  || 17.8931 ||   199   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   66   |  1350  |  4210  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   199  |
|  Register |    -   |    -   |    -   |   556  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   84   |  1906  |  4409  |
+-----------+--------+--------+--------+--------+--------+
