

module register_file(clk, regWrite, readReg1, readReg2, writeReg, writeData, readData1, readData2);

	input clk;
	input regWrite;
	
	input [4:0] readReg1, readReg2, writeReg;
	input [31:0] writeData;
		
	output [31:0] readData1, readData2;
	
	reg [31:0] reg_mem [0:31];
	initial begin
		reg_mem[0] <= 0;
		reg_mem[1] <= 8;
		reg_mem[2] <= 20;
	end
	assign readData1 = reg_mem[readReg1];
	assign readData2 = reg_mem[readReg2];
	
	always @(posedge clk) begin
		if (regWrite == 1)
			reg_mem[writeReg] = writeData;
	end	
endmodule