// Seed: 1973155153
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  wor   id_5,
    input  tri0  id_6
    , id_14,
    input  wand  id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  wand  id_10,
    input  wand  id_11,
    input  uwire id_12
);
  always this = id_5;
  logic id_15 = id_14, id_16 = id_7, id_17;
  assign id_16[""] = 1;
  wire id_18;
endmodule
module module_1 #(
    parameter id_12 = 32'd28,
    parameter id_15 = 32'd25,
    parameter id_2  = 32'd91
) (
    input wire id_0[id_12 : id_15]
    , id_20,
    output supply0 id_1,
    input tri0 _id_2,
    input uwire id_3,
    output tri0 id_4[id_2 : 1 'b0],
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri1 _id_12,
    input wor id_13,
    input supply0 id_14,
    output tri0 _id_15,
    input wand id_16,
    output wire id_17,
    output tri0 id_18
);
  parameter id_21 = 1;
  logic id_22;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_1,
      id_5,
      id_0,
      id_3,
      id_7,
      id_9,
      id_9,
      id_3,
      id_16,
      id_14,
      id_14
  );
  assign modCall_1.id_6 = 0;
endmodule
