
*** Running vivado
    with args -log kria_starter_kit_axis_subset_converter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kria_starter_kit_axis_subset_converter_0_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jun 13 16:01:19 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source kria_starter_kit_axis_subset_converter_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 630.168 ; gain = 200.543
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kria_starter_kit_axis_subset_converter_0_1
Command: synth_design -top kria_starter_kit_axis_subset_converter_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2053.461 ; gain = 398.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/synth/kria_starter_kit_axis_subset_converter_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/top_kria_starter_kit_axis_subset_converter_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_31_core' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ipshared/4bab/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_31_core' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ipshared/4bab/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'tdata_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tdata_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tdata_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tuser_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tuser_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tid_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tid_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tdest_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tdest_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tstrb_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tstrb_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tkeep_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tkeep_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_kria_starter_kit_axis_subset_converter_0_1' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tlast_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/tlast_kria_starter_kit_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/hdl/top_kria_starter_kit_axis_subset_converter_0_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'kria_starter_kit_axis_subset_converter_0_1' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/synth/kria_starter_kit_axis_subset_converter_0_1.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tstrb_kria_starter_kit_axis_subset_converter_0_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2171.027 ; gain = 516.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2171.027 ; gain = 516.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2171.027 ; gain = 516.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2171.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/kria_starter_kit_axis_subset_converter_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_1/kria_starter_kit_axis_subset_converter_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2186.859 ; gain = 0.020
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2186.859 ; gain = 531.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2186.859 ; gain = 531.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2186.859 ; gain = 531.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2186.859 ; gain = 531.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2186.859 ; gain = 531.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2654.566 ; gain = 999.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2654.566 ; gain = 999.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2664.113 ; gain = 1009.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2679.816 ; gain = 1024.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2679.816 ; gain = 1009.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2679.816 ; gain = 1024.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e4f1bdcd
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2679.816 ; gain = 1996.672
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_1_synth_1/kria_starter_kit_axis_subset_converter_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kria_starter_kit_axis_subset_converter_0_1, cache-ID = eb859679b967ccf7
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_1_synth_1/kria_starter_kit_axis_subset_converter_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file kria_starter_kit_axis_subset_converter_0_1_utilization_synth.rpt -pb kria_starter_kit_axis_subset_converter_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 16:02:21 2024...
