// Generated by CIRCT firtool-1.62.1
module FirFilter(
  input        clock,
               reset,
  input  [7:0] io_in,
  output [7:0] io_out
);

  reg [7:0] zs_0;
  reg [7:0] zs_1;
  reg [7:0] zs_2;
  always @(posedge clock) begin
    zs_0 <= io_in;
    zs_1 <= zs_0;
    zs_2 <= zs_1;
  end // always @(posedge)
  assign io_out = zs_0 + zs_1 + zs_2;
endmodule


