
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 793.570 ; gain = 178.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/btn_debounce.v:23]
	Parameter DELAY_TIME bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/btn_debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'state' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:346]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:402]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:448]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:482]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:519]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:556]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:593]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:630]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:672]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:244]
INFO: [Synth 8-6155] done synthesizing module 'state' (2#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/state.v:23]
INFO: [Synth 8-6157] synthesizing module 'led' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/led.v:23]
	Parameter max bound to: 100000000 - type: integer 
	Parameter max_5HZ bound to: 10000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/led.v:146]
INFO: [Synth 8-6155] done synthesizing module 'led' (3#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/led.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/display_seg.v:23]
	Parameter T1MS bound to: 50000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/display_seg.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/display_seg.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/display_seg.v:38]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (4#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/display_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'door' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/door.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/door.v:51]
INFO: [Synth 8-6155] done synthesizing module 'door' (5#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/door.v:23]
INFO: [Synth 8-6157] synthesizing module 'call' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/call.v:23]
INFO: [Synth 8-6155] done synthesizing module 'call' (6#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/call.v:23]
INFO: [Synth 8-6157] synthesizing module 'in_btn' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/in_btn.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/in_btn.v:54]
INFO: [Synth 8-6155] done synthesizing module 'in_btn' (7#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/in_btn.v:23]
INFO: [Synth 8-6157] synthesizing module 'out_btn' [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/out_btn.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/out_btn.v:82]
INFO: [Synth 8-6155] done synthesizing module 'out_btn' (8#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/new/out_btn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [F:/vivado_projects/elevator_demo/elevator_demo.srcs/sources_1/imports/20220623backup/top_module.v:23]
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in1
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in2
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in3
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in4
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 857.035 ; gain = 242.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 857.035 ; gain = 242.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 857.035 ; gain = 242.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/vivado_projects/elevator_demo/elevator_demo.srcs/constrs_1/imports/20220623backup/top_module.xdc]
Finished Parsing XDC File [F:/vivado_projects/elevator_demo/elevator_demo.srcs/constrs_1/imports/20220623backup/top_module.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vivado_projects/elevator_demo/elevator_demo.srcs/constrs_1/imports/20220623backup/top_module.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 980.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 980.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 6     
	               20 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 6     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 19    
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 46    
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 100   
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module btn_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 19    
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 46    
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 3     
Module led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module display_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module door 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module call 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module in_btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module out_btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  18 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in1
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in2
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in3
WARNING: [Synth 8-3331] design out_btn has unconnected port press_in4
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|state       | now_floor  | 32x2          | LUT            | 
|state       | now_floor  | 32x2          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 980.543 ; gain = 365.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 992.910 ; gain = 377.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    78|
|3     |LUT1   |     6|
|4     |LUT2   |    44|
|5     |LUT3   |    20|
|6     |LUT4   |    68|
|7     |LUT5   |    53|
|8     |LUT6   |   180|
|9     |FDRE   |   388|
|10    |IBUF   |    15|
|11    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   878|
|2     |  u_btn_debounce1     |btn_debounce   |    38|
|3     |  u_btn_debounce2     |btn_debounce_0 |    38|
|4     |  u_btn_debounce3     |btn_debounce_1 |    38|
|5     |  u_btn_debounce4     |btn_debounce_2 |    38|
|6     |  u_btn_debounce_call |btn_debounce_3 |    39|
|7     |  u_call              |call           |     1|
|8     |  u_display_seg       |display_seg    |    53|
|9     |  u_door              |door           |    50|
|10    |  u_in_btn            |in_btn         |    58|
|11    |  u_led               |led            |   114|
|12    |  u_out_btn           |out_btn        |   136|
|13    |  u_state             |state          |   234|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 998.711 ; gain = 383.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 998.711 ; gain = 260.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 998.711 ; gain = 383.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.207 ; gain = 648.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado_projects/elevator_demo/elevator_demo.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  2 16:14:13 2022...
