#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 15 12:20:59 2020
# Process ID: 21028
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4924 C:\GitHub\ReconHardware\PynqSoftware\Projects\matrixAccelerator\matrixAccelerator.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rst_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rst_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cStart_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cStart_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_dataInput_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_dataInput_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/dc12/hdl/axi_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_local_params.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_reg_params.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_reg_init.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_apis.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_unused_ports.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_axi_gp.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_axi_acp.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/2d50/hdl/processing_system7_vip_v1_0_8_axi_hp.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wr_clk_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wr_clk_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconcat_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconcat_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wr_clk_1' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wr_clk_1' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/4fba/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cStart_1' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cStart_1' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wr_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_wr_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.090 ; gain = 476.633
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}}] -top
add_files -norecurse {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 6612253a423c92b3; cache size = 5.104 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = e10ec273d795b260; cache size = 5.104 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Sep 15 12:22:23 2020] Launched design_1_clk_wiz_0_0_synth_1, design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/synth_1/runme.log
[Tue Sep 15 12:22:23 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/impl_1/runme.log
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Rst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - cStart
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferInput
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - io_clk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - newline
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rd
Successfully read diagram <design_1> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1331.977 ; gain = 83.984
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 12:24:24 2020...
