// Seed: 1525316383
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4,
    input tri id_5
    , id_16,
    output tri id_6,
    input wand id_7,
    input tri1 id_8,
    input uwire id_9,
    output wor id_10,
    input wand id_11
    , id_17,
    input wire id_12,
    output logic id_13,
    output logic id_14
);
  assign id_14 = -1;
  always_comb @(posedge (-1)) begin : LABEL_0
    id_14 <= 1;
    id_13 <= id_17 + 1;
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    output logic id_3,
    output tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wand id_12,
    input uwire id_13
);
  initial id_3 = 1;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_4,
      id_5,
      id_9,
      id_6,
      id_13,
      id_11,
      id_2,
      id_6,
      id_2,
      id_9,
      id_3,
      id_3
  );
endmodule
