// Seed: 369328969
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    output uwire module_0
);
  assign id_4 = 1;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_21 = 32'd74,
    parameter id_22 = 32'd45,
    parameter id_7  = 32'd0
) (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wand id_3,
    output wor id_4,
    input supply1 id_5,
    output uwire id_6,
    input uwire _id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    input uwire id_14,
    output tri id_15,
    output supply1 id_16,
    input wor id_17,
    input tri id_18,
    input supply0 id_19,
    input wand id_20,
    input uwire _id_21,
    input tri0 _id_22
);
  wire id_24 = id_9;
  parameter [id_21  +  !  id_22 : id_7] id_25 = 1;
  logic id_26;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_13,
      id_5,
      id_3
  );
endmodule
