<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p561" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_561{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_561{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_561{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_561{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t5_561{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t6_561{left:70px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t7_561{left:70px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_561{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t9_561{left:70px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ta_561{left:200px;bottom:996px;}
#tb_561{left:204px;bottom:998px;letter-spacing:-0.27px;}
#tc_561{left:70px;bottom:948px;letter-spacing:-0.09px;}
#td_561{left:156px;bottom:948px;letter-spacing:-0.12px;word-spacing:0.02px;}
#te_561{left:70px;bottom:925px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tf_561{left:163px;bottom:925px;}
#tg_561{left:166px;bottom:925px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_561{left:70px;bottom:908px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#ti_561{left:378px;bottom:908px;}
#tj_561{left:382px;bottom:908px;letter-spacing:-0.18px;word-spacing:-0.78px;}
#tk_561{left:70px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_561{left:70px;bottom:875px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tm_561{left:70px;bottom:858px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_561{left:70px;bottom:835px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_561{left:70px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_561{left:70px;bottom:801px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_561{left:70px;bottom:455px;letter-spacing:-0.09px;}
#tr_561{left:156px;bottom:455px;letter-spacing:-0.13px;}
#ts_561{left:223px;bottom:456px;}
#tt_561{left:227px;bottom:455px;letter-spacing:-0.1px;word-spacing:-0.09px;}
#tu_561{left:70px;bottom:433px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tv_561{left:163px;bottom:433px;}
#tw_561{left:166px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_561{left:70px;bottom:416px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#ty_561{left:160px;bottom:416px;}
#tz_561{left:163px;bottom:416px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_561{left:70px;bottom:399px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t11_561{left:70px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t12_561{left:70px;bottom:359px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t13_561{left:70px;bottom:343px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_561{left:70px;bottom:326px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_561{left:70px;bottom:303px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_561{left:70px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_561{left:342px;bottom:533px;letter-spacing:0.11px;word-spacing:0.03px;}
#t18_561{left:434px;bottom:533px;letter-spacing:0.15px;}
#t19_561{left:495px;bottom:533px;}
#t1a_561{left:499px;bottom:533px;letter-spacing:0.18px;word-spacing:-0.09px;}
#t1b_561{left:520px;bottom:709px;letter-spacing:0.11px;}
#t1c_561{left:238px;bottom:736px;letter-spacing:-0.16px;}
#t1d_561{left:641px;bottom:736px;}
#t1e_561{left:307px;bottom:707px;letter-spacing:0.11px;}
#t1f_561{left:434px;bottom:735px;letter-spacing:-0.16px;}
#t1g_561{left:416px;bottom:736px;letter-spacing:-0.16px;}
#t1h_561{left:412px;bottom:618px;letter-spacing:0.12px;}
#t1i_561{left:457px;bottom:625px;}
#t1j_561{left:240px;bottom:647px;letter-spacing:-0.16px;}
#t1k_561{left:643px;bottom:647px;}
#t1l_561{left:239px;bottom:753px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t1m_561{left:240px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t1n_561{left:239px;bottom:582px;}
#t1o_561{left:250px;bottom:584px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1p_561{left:248px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.01px;}

.s1_561{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_561{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_561{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_561{font-size:17px;font-family:Calibri-Italic_18h;color:#000;}
.s5_561{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_561{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_561{font-size:15px;font-family:Arial-Bold_3ea;color:#0860A8;}
.s8_561{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_561{font-size:15px;font-family:NeoSansIntelMedium-Italic_3en;color:#0860A8;}
.sa_561{font-size:12px;font-family:Arial_3ed;color:#000;}
.sb_561{font-size:11px;font-family:Arial_3ed;color:#000;}
.sc_561{font-size:12px;font-family:Arial-Bold_3ea;color:#000;}
.sd_561{font-size:14px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts561" type="text/css" >

@font-face {
	font-family: Arial-Bold_3ea;
	src: url("fonts/Arial-Bold_3ea.woff") format("woff");
}

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: Calibri-Italic_18h;
	src: url("fonts/Calibri-Italic_18h.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium-Italic_3en;
	src: url("fonts/NeoSansIntelMedium-Italic_3en.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg561Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg561" style="-webkit-user-select: none;"><object width="935" height="1210" data="561/561.svg" type="image/svg+xml" id="pdf561" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_561" class="t s1_561">Vol. 3B </span><span id="t2_561" class="t s1_561">16-9 </span>
<span id="t3_561" class="t s2_561">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_561" class="t s3_561">occurred. Software may re-read IA32_MCi_STATUS, IA32_MCi_ADDR, and IA32_MCi_MISC appropriately to </span>
<span id="t5_561" class="t s3_561">ensure data collected represent the last error logged. </span>
<span id="t6_561" class="t s3_561">After software polls a posting and clears the register, the valid bit is no longer set and therefore the meaning of the </span>
<span id="t7_561" class="t s3_561">rest of the bits, including the yellow/green/00 status field in bits 54:53, is undefined. The yellow/green indication </span>
<span id="t8_561" class="t s3_561">will only be posted for events associated with monitored structures – otherwise the unmonitored (00) code will be </span>
<span id="t9_561" class="t s3_561">posted in IA32_MC</span><span id="ta_561" class="t s4_561">i</span><span id="tb_561" class="t s3_561">_STATUS[54:53]. </span>
<span id="tc_561" class="t s5_561">16.3.2.3 </span><span id="td_561" class="t s5_561">IA32_MCi_ADDR MSRs </span>
<span id="te_561" class="t s3_561">The IA32_MC</span><span id="tf_561" class="t s6_561">i</span><span id="tg_561" class="t s3_561">_ADDR MSR contains the address of the code or data memory location that produced the machine- </span>
<span id="th_561" class="t s3_561">check error if the ADDRV flag in the IA32_MC</span><span id="ti_561" class="t s6_561">i</span><span id="tj_561" class="t s3_561">_STATUS register is set (see Section 16-7, “IA32_MCi_ADDR MSR”). </span>
<span id="tk_561" class="t s3_561">The IA32_MCi_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_M- </span>
<span id="tl_561" class="t s3_561">Ci_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a </span>
<span id="tm_561" class="t s3_561">general protection exception. </span>
<span id="tn_561" class="t s3_561">The address returned is an offset into a segment, linear address, or physical address. This depends on the error </span>
<span id="to_561" class="t s3_561">encountered. When these registers are implemented, these registers can be cleared by explicitly writing 0s to </span>
<span id="tp_561" class="t s3_561">these registers. Writing 1s to these registers will cause a general-protection exception. See Figure 16-7. </span>
<span id="tq_561" class="t s5_561">16.3.2.4 </span><span id="tr_561" class="t s5_561">IA32_MC</span><span id="ts_561" class="t s7_561">i</span><span id="tt_561" class="t s5_561">_MISC MSRs </span>
<span id="tu_561" class="t s3_561">The IA32_MC</span><span id="tv_561" class="t s6_561">i</span><span id="tw_561" class="t s3_561">_MISC MSR contains additional information describing the machine-check error if the MISCV flag in </span>
<span id="tx_561" class="t s3_561">the IA32_MC</span><span id="ty_561" class="t s6_561">i</span><span id="tz_561" class="t s3_561">_STATUS register is set. The IA32_MCi_MISC_MSR is either not implemented or does not contain </span>
<span id="t10_561" class="t s3_561">additional information if the MISCV flag in the IA32_MCi_STATUS register is clear. </span>
<span id="t11_561" class="t s3_561">When not implemented in the processor, all reads and writes to this MSR will cause a general protection exception. </span>
<span id="t12_561" class="t s3_561">When implemented in a processor, these registers can be cleared by explicitly writing all 0s to them; writing 1s to </span>
<span id="t13_561" class="t s3_561">them causes a general-protection exception to be generated. This register is not implemented in any of the error- </span>
<span id="t14_561" class="t s3_561">reporting register banks for the P6 or Intel Atom family processors. </span>
<span id="t15_561" class="t s3_561">If both MISCV and IA32_MCG_CAP[24] are set, the IA32_MCi_MISC_MSR is defined according to Figure 16-8 to </span>
<span id="t16_561" class="t s3_561">support software recovery of uncorrected errors (see Section 16.6). </span>
<span id="t17_561" class="t s8_561">Figure 16-7. </span><span id="t18_561" class="t s8_561">IA32_MC</span><span id="t19_561" class="t s9_561">i</span><span id="t1a_561" class="t s8_561">_ADDR MSR </span>
<span id="t1b_561" class="t sa_561">Address </span>
<span id="t1c_561" class="t sb_561">63 </span><span id="t1d_561" class="t sb_561">0 </span>
<span id="t1e_561" class="t sa_561">Reserved </span>
<span id="t1f_561" class="t sb_561">35 </span><span id="t1g_561" class="t sb_561">36 </span>
<span id="t1h_561" class="t sa_561">Address </span>
<span id="t1i_561" class="t sb_561">* </span>
<span id="t1j_561" class="t sb_561">63 </span><span id="t1k_561" class="t sb_561">0 </span>
<span id="t1l_561" class="t sc_561">Processor Without Support For Intel 64 Architecture </span>
<span id="t1m_561" class="t sc_561">Processor With Support for Intel 64 Architecture </span>
<span id="t1n_561" class="t sd_561">* </span><span id="t1o_561" class="t sb_561">Useful bits in this field depend on the address methodology in use when the </span>
<span id="t1p_561" class="t sb_561">the register state is saved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
