$date
	Tue Jun 26 00:02:39 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Sistema_TB $end
$var reg 16 ! A [15:0] $end
$var reg 16 " B [15:0] $end
$var reg 1 # Op $end
$var wire 1 $ S [15] $end
$var wire 1 % S [14] $end
$var wire 1 & S [13] $end
$var wire 1 ' S [12] $end
$var wire 1 ( S [11] $end
$var wire 1 ) S [10] $end
$var wire 1 * S [9] $end
$var wire 1 + S [8] $end
$var wire 1 , S [7] $end
$var wire 1 - S [6] $end
$var wire 1 . S [5] $end
$var wire 1 / S [4] $end
$var wire 1 0 S [3] $end
$var wire 1 1 S [2] $end
$var wire 1 2 S [1] $end
$var wire 1 3 S [0] $end
$scope module S0 $end
$var wire 1 4 A [15] $end
$var wire 1 5 A [14] $end
$var wire 1 6 A [13] $end
$var wire 1 7 A [12] $end
$var wire 1 8 A [11] $end
$var wire 1 9 A [10] $end
$var wire 1 : A [9] $end
$var wire 1 ; A [8] $end
$var wire 1 < A [7] $end
$var wire 1 = A [6] $end
$var wire 1 > A [5] $end
$var wire 1 ? A [4] $end
$var wire 1 @ A [3] $end
$var wire 1 A A [2] $end
$var wire 1 B A [1] $end
$var wire 1 C A [0] $end
$var wire 1 D B [15] $end
$var wire 1 E B [14] $end
$var wire 1 F B [13] $end
$var wire 1 G B [12] $end
$var wire 1 H B [11] $end
$var wire 1 I B [10] $end
$var wire 1 J B [9] $end
$var wire 1 K B [8] $end
$var wire 1 L B [7] $end
$var wire 1 M B [6] $end
$var wire 1 N B [5] $end
$var wire 1 O B [4] $end
$var wire 1 P B [3] $end
$var wire 1 Q B [2] $end
$var wire 1 R B [1] $end
$var wire 1 S B [0] $end
$var wire 1 T Op $end
$var wire 1 $ S [15] $end
$var wire 1 % S [14] $end
$var wire 1 & S [13] $end
$var wire 1 ' S [12] $end
$var wire 1 ( S [11] $end
$var wire 1 ) S [10] $end
$var wire 1 * S [9] $end
$var wire 1 + S [8] $end
$var wire 1 , S [7] $end
$var wire 1 - S [6] $end
$var wire 1 . S [5] $end
$var wire 1 / S [4] $end
$var wire 1 0 S [3] $end
$var wire 1 1 S [2] $end
$var wire 1 2 S [1] $end
$var wire 1 3 S [0] $end
$var reg 1 U Cin $end
$var wire 1 V w1 $end
$var wire 1 W w2 $end
$var wire 1 X w3 $end
$var wire 1 Y w4 $end
$scope module alu1 $end
$var wire 1 @ A [3] $end
$var wire 1 A A [2] $end
$var wire 1 B A [1] $end
$var wire 1 C A [0] $end
$var wire 1 P B [3] $end
$var wire 1 Q B [2] $end
$var wire 1 R B [1] $end
$var wire 1 S B [0] $end
$var wire 1 T Op $end
$var wire 1 Z Cin $end
$var reg 4 [ S [3:0] $end
$var reg 1 \ Cout $end
$var reg 5 ] c [4:0] $end
$upscope $end
$scope module alu2 $end
$var wire 1 < A [3] $end
$var wire 1 = A [2] $end
$var wire 1 > A [1] $end
$var wire 1 ? A [0] $end
$var wire 1 L B [3] $end
$var wire 1 M B [2] $end
$var wire 1 N B [1] $end
$var wire 1 O B [0] $end
$var wire 1 T Op $end
$var wire 1 V Cin $end
$var reg 4 ^ S [3:0] $end
$var reg 1 _ Cout $end
$var reg 5 ` c [4:0] $end
$upscope $end
$scope module alu3 $end
$var wire 1 8 A [3] $end
$var wire 1 9 A [2] $end
$var wire 1 : A [1] $end
$var wire 1 ; A [0] $end
$var wire 1 H B [3] $end
$var wire 1 I B [2] $end
$var wire 1 J B [1] $end
$var wire 1 K B [0] $end
$var wire 1 T Op $end
$var wire 1 W Cin $end
$var reg 4 a S [3:0] $end
$var reg 1 b Cout $end
$var reg 5 c c [4:0] $end
$upscope $end
$scope module alu4 $end
$var wire 1 4 A [3] $end
$var wire 1 5 A [2] $end
$var wire 1 6 A [1] $end
$var wire 1 7 A [0] $end
$var wire 1 D B [3] $end
$var wire 1 E B [2] $end
$var wire 1 F B [1] $end
$var wire 1 G B [0] $end
$var wire 1 T Op $end
$var wire 1 X Cin $end
$var reg 4 d S [3:0] $end
$var reg 1 e Cout $end
$var reg 5 f c [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b1100 "
1#
0U
bx [
x\
b10110 ]
bx ^
x_
bx `
bx a
xb
bx c
bx d
xe
bx f
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
xV
xW
xX
xY
1T
0S
0R
1Q
1P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
1B
0A
1@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0Z
$end
