Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan  1 21:10:30 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_full_synth_timing_summary_routed.rpt -pb uart_full_synth_timing_summary_routed.pb -rpx uart_full_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_full_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.273        0.000                      0                  247        0.098        0.000                      0                  247        3.750        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.273        0.000                      0                  247        0.098        0.000                      0                  247        3.750        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.502ns (43.703%)  route 3.223ns (56.297%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 r  dbL/divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.869    dbL/divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.502    14.843    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[29]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    dbL/divider/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.481ns (43.495%)  route 3.223ns (56.505%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.848 r  dbL/divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.848    dbL/divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.502    14.843    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[31]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    dbL/divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.407ns (42.753%)  route 3.223ns (57.247%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.774 r  dbL/divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.774    dbL/divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.502    14.843    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[30]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    dbL/divider/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 2.391ns (42.589%)  route 3.223ns (57.410%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.758 r  dbL/divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.758    dbL/divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.502    14.843    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y65         FDCE                                         r  dbL/divider/ms_reg_reg[28]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    dbL/divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 2.388ns (42.559%)  route 3.223ns (57.441%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  dbL/divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    dbL/divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503    14.844    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[25]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.062    15.143    dbL/divider/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.367ns (42.343%)  route 3.223ns (57.657%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.734 r  dbL/divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.734    dbL/divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503    14.844    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[27]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.062    15.143    dbL/divider/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.293ns (41.570%)  route 3.223ns (58.430%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.660 r  dbL/divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.660    dbL/divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503    14.844    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[26]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.062    15.143    dbL/divider/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 2.277ns (41.400%)  route 3.223ns (58.600%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.644 r  dbL/divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    dbL/divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503    14.844    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  dbL/divider/ms_reg_reg[24]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.062    15.143    dbL/divider/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.274ns (41.368%)  route 3.223ns (58.632%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.641 r  dbL/divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.641    dbL/divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X61Y63         FDCE                                         r  dbL/divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503    14.844    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  dbL/divider/ms_reg_reg[21]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y63         FDCE (Setup_fdce_C_D)        0.062    15.143    dbL/divider/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.253ns (41.143%)  route 3.223ns (58.857%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.623     5.144    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  dbL/divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  dbL/divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.824     6.423    dbL/divider/ms_reg_reg[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.670     7.217    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.778     8.120    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.244 f  dbL/divider/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.951     9.195    dbL/divider/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbL/divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     9.319    dbL/divider/ms_reg[0]_i_6_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.620 r  dbL/divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.620    dbL/divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X61Y63         FDCE                                         r  dbL/divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503    14.844    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  dbL/divider/ms_reg_reg[23]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y63         FDCE (Setup_fdce_C_D)        0.062    15.143    dbL/divider/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  4.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.387%)  route 0.281ns (66.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.281     1.894    uart/fifo_rx/s_array_reg_reg_0_3_6_7/A0
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.984    uart/fifo_rx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.387%)  route 0.281ns (66.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.281     1.894    uart/fifo_rx/s_array_reg_reg_0_3_6_7/A0
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.984    uart/fifo_rx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.387%)  route 0.281ns (66.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.281     1.894    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/A0
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.984    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.387%)  route 0.281ns (66.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.281     1.894    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/A0
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.984    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart/rx_unit/s_b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.408%)  route 0.123ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.587     1.470    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y67         FDCE                                         r  uart/rx_unit/s_b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart/rx_unit/s_b_reg_reg[3]/Q
                         net (fo=4, routed)           0.123     1.734    uart/fifo_rx/s_array_reg_reg_0_3_0_5/DIB1
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.983    uart/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.608    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart/rx_unit/s_b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.587     1.470    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y67         FDCE                                         r  uart/rx_unit/s_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart/rx_unit/s_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.156     1.767    uart/fifo_rx/s_array_reg_reg_0_3_0_5/DIA0
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.983    uart/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.631    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart/rx_unit/s_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.587     1.470    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y66         FDCE                                         r  uart/rx_unit/s_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart/rx_unit/s_b_reg_reg[7]/Q
                         net (fo=5, routed)           0.187     1.798    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/D
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.984    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X64Y66         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.650    uart/fifo_rx/s_array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.537%)  route 0.336ns (70.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.336     1.949    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.983    uart/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.537%)  route 0.336ns (70.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.336     1.949    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.983    uart/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.537%)  route 0.336ns (70.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.336     1.949    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.983    uart/fifo_rx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X64Y67         RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y62   dbL/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y62   dbL/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y58   dbL/divider/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y60   dbL/divider/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y60   dbL/divider/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y61   dbL/divider/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y61   dbL/divider/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y61   dbL/divider/ms_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y61   dbL/divider/ms_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y67   uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.414ns  (logic 6.129ns (42.520%)  route 8.285ns (57.480%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.400     8.635    uart/rx_unit/CO[0]
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.329     8.964 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.942    10.906    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.414 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.414    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.335ns  (logic 6.143ns (42.852%)  route 8.192ns (57.148%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          0.905     8.140    uart/rx_unit/CO[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.329     8.469 r  uart/rx_unit/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.345    10.814    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.335 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.335    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.943ns  (logic 6.137ns (44.014%)  route 7.806ns (55.986%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.158     8.393    uart/rx_unit/CO[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.329     8.722 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.706    10.427    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.943 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.943    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.959ns (69.220%)  route 2.205ns (30.780%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           2.205     3.656    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.165 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.165    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.345%)  route 2.195ns (30.655%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=12, routed)          2.195     3.659    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.958ns (69.314%)  route 2.195ns (30.686%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           2.195     3.643    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.152 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.152    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 4.956ns (69.677%)  route 2.157ns (30.323%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=9, routed)           2.157     3.607    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.113 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.113    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.960ns (69.770%)  route 2.149ns (30.230%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           2.149     3.608    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.108 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.108    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=9, routed)           0.463     0.681    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.440     0.674    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           0.462     0.689    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.466     0.687    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.487     0.703    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.434ns (74.659%)  route 0.487ns (25.341%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=12, routed)          0.487     0.719    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.921 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.921    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.429ns (74.062%)  route 0.500ns (25.938%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.500     0.719    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.929 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.929    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          0.822     1.051    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.039ns  (logic 1.486ns (36.782%)  route 2.554ns (63.218%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RsRx_IBUF_inst/O
                         net (fo=13, routed)          2.206     2.430    uart/rx_unit/RsRx_IBUF
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.045     2.475 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.823    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.039 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.039    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.287ns  (logic 1.523ns (35.522%)  route 2.764ns (64.478%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=13, routed)          2.015     2.239    uart/rx_unit/RsRx_IBUF
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     2.284 r  uart/rx_unit/LED_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.275     2.559    uart/rx_unit/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.604 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.474     3.078    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.287 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.287    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.080ns  (logic 4.739ns (39.232%)  route 7.341ns (60.768%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           1.003     9.383    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.507 r  uart/fifo_rx/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.871    10.377    uart/fifo_rx/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.501 r  uart/fifo_rx/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.182    13.683    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.219 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.219    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.851ns  (logic 5.001ns (42.199%)  route 6.850ns (57.801%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           1.184     9.564    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  uart/fifo_rx/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.688    uart/fifo_rx/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     9.905 r  uart/fifo_rx/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.381    13.286    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704    16.990 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.990    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.810ns  (logic 4.740ns (40.133%)  route 7.070ns (59.867%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.785     9.165    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.289 r  uart/fifo_rx/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     9.960    uart/fifo_rx/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.084 r  uart/fifo_rx/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.329    13.413    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.949 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.949    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.338ns  (logic 4.715ns (41.582%)  route 6.624ns (58.418%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.685     9.065    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  uart/fifo_rx/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.664     9.853    uart/fifo_rx/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.124     9.977 r  uart/fifo_rx/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.990    12.966    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.477 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.477    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 5.030ns (44.447%)  route 6.288ns (55.553%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.455     8.835    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.959 r  uart/fifo_rx/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.959    uart/fifo_rx/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y67         MUXF7 (Prop_muxf7_I1_O)      0.245     9.204 r  uart/fifo_rx/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.548    12.751    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    16.457 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.457    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.082ns  (logic 4.976ns (44.905%)  route 6.106ns (55.095%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.346     8.726    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.850 r  uart/fifo_rx/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.850    uart/fifo_rx/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     9.067 r  uart/fifo_rx/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.475    12.542    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    16.221 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.221    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 4.724ns (42.819%)  route 6.308ns (57.181%))
  Logic Levels:           5  (LUT4=1 LUT5=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.618     5.139    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.432     7.027    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB0
    SLICE_X64Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.179 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          0.853     8.032    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.348     8.380 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.478     8.858    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     8.982 f  uart/fifo_rx/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.394     9.376    uart/fifo_rx/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I0_O)        0.124     9.500 r  uart/fifo_rx/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.151    12.651    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.171 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.171    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/baud_gen/s_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 5.123ns (54.112%)  route 4.345ns (45.888%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.624     5.145    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uart/baud_gen/s_count_reg_reg[4]/Q
                         net (fo=4, routed)           1.003     6.604    uart/baud_gen/s_count_reg_reg[4]
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.728 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.728    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.435 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.400     8.835    uart/rx_unit/CO[0]
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.329     9.164 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.942    11.106    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.613 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.613    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/baud_gen/s_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 5.137ns (54.715%)  route 4.252ns (45.285%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.624     5.145    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uart/baud_gen/s_count_reg_reg[4]/Q
                         net (fo=4, routed)           1.003     6.604    uart/baud_gen/s_count_reg_reg[4]
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.728 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.728    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.435 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          0.905     8.339    uart/rx_unit/CO[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.329     8.668 r  uart/rx_unit/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.345    11.013    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.534 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.534    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/baud_gen/s_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 5.131ns (57.032%)  route 3.866ns (42.968%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.624     5.145    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uart/baud_gen/s_count_reg_reg[4]/Q
                         net (fo=4, routed)           1.003     6.604    uart/baud_gen/s_count_reg_reg[4]
    SLICE_X59Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.728 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.728    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.435 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.158     8.592    uart/rx_unit/CO[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.329     8.921 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.706    10.627    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.142 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.142    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/fifo_tx/s_full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.360ns (74.676%)  route 0.461ns (25.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.584     1.467    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y70         FDCE                                         r  uart/fifo_tx/s_full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  uart/fifo_tx/s_full_reg_reg/Q
                         net (fo=5, routed)           0.461     2.069    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.289 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.289    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_unit/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.394ns (68.932%)  route 0.629ns (31.068%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.586     1.469    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  uart/rx_unit/FSM_sequential_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/rx_unit/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=20, routed)          0.154     1.765    uart/rx_unit/s_state_reg[0]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.284    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.492 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.492    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_unit/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.402ns (67.353%)  route 0.680ns (32.647%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.587     1.470    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  uart/rx_unit/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  uart/rx_unit/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=25, routed)          0.332     1.943    uart/rx_unit/s_state_reg[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.988 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.336    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.552 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.552    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.346ns (62.095%)  route 0.822ns (37.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  uart/fifo_rx/s_empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  uart/fifo_rx/s_empty_reg_reg/Q
                         net (fo=5, routed)           0.822     2.434    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.639 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.639    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.408ns (64.281%)  route 0.783ns (35.719%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDCE                                         r  uart/fifo_rx/s_full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart/fifo_rx/s_full_reg_reg/Q
                         net (fo=5, routed)           0.138     1.750    uart/rx_unit/s_rx_full
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  uart/rx_unit/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.440    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.662 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.662    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.409ns (58.580%)  route 0.996ns (41.420%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  segment/r_CNT_reg[16]/Q
                         net (fo=18, routed)          0.157     1.794    segment/pwm_4b/S[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.678    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.878 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.433ns (58.162%)  route 1.031ns (41.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  segment/r_CNT_reg[16]/Q
                         net (fo=18, routed)          0.233     1.870    segment/pwm_4b/S[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.915 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.712    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.936 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.936    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.478ns (59.955%)  route 0.987ns (40.045%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  segment/r_CNT_reg[16]/Q
                         net (fo=18, routed)          0.157     1.794    segment/pwm_4b/S[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I2_O)        0.048     1.842 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.830     2.671    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.937 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.485ns (56.217%)  route 1.157ns (43.783%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  segment/r_CNT_reg[16]/Q
                         net (fo=18, routed)          0.233     1.870    segment/pwm_4b/S[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I2_O)        0.043     1.913 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.923     2.836    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.114 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.114    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.466ns (54.236%)  route 1.237ns (45.764%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          0.234     1.870    uart/fifo_rx/p_1_in[1]
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.915 f  uart/fifo_rx/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.091     2.006    uart/fifo_rx/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.045     2.051 r  uart/fifo_rx/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.963    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.175 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.175    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           253 Endpoints
Min Delay           253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/rx_unit/s_parity_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.775ns  (logic 2.745ns (28.085%)  route 7.030ns (71.915%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.417     8.652    uart/rx_unit/CO[0]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.329     8.981 r  uart/rx_unit/s_parity_reg_i_2/O
                         net (fo=1, routed)           0.670     9.651    uart/rx_unit/s_parity_next
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  uart/rx_unit/s_parity_reg_i_1/O
                         net (fo=1, routed)           0.000     9.775    uart/rx_unit/s_parity_reg_i_1_n_0
    SLICE_X60Y67         FDCE                                         r  uart/rx_unit/s_parity_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.500     4.841    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y67         FDCE                                         r  uart/rx_unit/s_parity_reg_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/fifo_tx/s_empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.723ns  (logic 2.745ns (28.236%)  route 6.977ns (71.764%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=3)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.187     8.422    uart/tx_unit/CO[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I4_O)        0.329     8.751 r  uart/tx_unit/s_rd_ptr_reg[1]_i_2/O
                         net (fo=5, routed)           0.848     9.599    uart/fifo_tx/s_rd_ptr_reg_reg[1]_0
    SLICE_X63Y70         LUT5 (Prop_lut5_I3_O)        0.124     9.723 r  uart/fifo_tx/s_empty_reg_i_1__0/O
                         net (fo=1, routed)           0.000     9.723    uart/fifo_tx/s_empty_reg_i_1__0_n_0
    SLICE_X63Y70         FDPE                                         r  uart/fifo_tx/s_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.498     4.839    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y70         FDPE                                         r  uart/fifo_tx/s_empty_reg_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/tx_unit/FSM_sequential_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.612ns  (logic 2.745ns (28.560%)  route 6.867ns (71.440%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.100     8.335    uart/tx_unit/CO[0]
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.329     8.664 r  uart/tx_unit/FSM_sequential_s_state_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.824     9.488    uart/tx_unit/FSM_sequential_s_state_reg[2]_i_3__0_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.124     9.612 r  uart/tx_unit/FSM_sequential_s_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.612    uart/tx_unit/FSM_sequential_s_state_reg[0]_i_1__0_n_0
    SLICE_X58Y69         FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.497     4.838    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/fifo_rx/s_empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.608ns  (logic 2.962ns (30.833%)  route 6.645ns (69.167%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=3)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 f  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          0.938     8.173    uart/rx_unit/CO[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.322     8.495 f  uart/rx_unit/s_array_reg_reg_0_3_0_5_i_1/O
                         net (fo=17, routed)          0.764     9.260    uart/fifo_rx/s_rx_done_tick
    SLICE_X65Y66         LUT5 (Prop_lut5_I3_O)        0.348     9.608 r  uart/fifo_rx/s_empty_reg_i_1/O
                         net (fo=1, routed)           0.000     9.608    uart/fifo_rx/s_empty_reg_i_1_n_0
    SLICE_X65Y66         FDPE                                         r  uart/fifo_rx/s_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.502     4.843    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  uart/fifo_rx/s_empty_reg_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/tx_unit/FSM_sequential_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.551ns  (logic 2.745ns (28.744%)  route 6.806ns (71.256%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.187     8.422    uart/tx_unit/CO[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I4_O)        0.329     8.751 r  uart/tx_unit/s_rd_ptr_reg[1]_i_2/O
                         net (fo=5, routed)           0.676     9.427    uart/tx_unit/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.124     9.551 r  uart/tx_unit/FSM_sequential_s_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.551    uart/tx_unit/FSM_sequential_s_state_reg[1]_i_1__0_n_0
    SLICE_X58Y69         FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.497     4.838    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y69         FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.498ns  (logic 2.621ns (27.598%)  route 6.877ns (72.402%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.235     8.470    uart/rx_unit/CO[0]
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.329     8.799 r  uart/rx_unit/s_b_reg[7]_i_1/O
                         net (fo=11, routed)          0.699     9.498    uart/rx_unit/s_b_next
    SLICE_X64Y65         FDCE                                         r  uart/rx_unit/s_b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503     4.844    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  uart/rx_unit/s_b_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.498ns  (logic 2.621ns (27.598%)  route 6.877ns (72.402%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.235     8.470    uart/rx_unit/CO[0]
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.329     8.799 r  uart/rx_unit/s_b_reg[7]_i_1/O
                         net (fo=11, routed)          0.699     9.498    uart/rx_unit/s_b_next
    SLICE_X64Y65         FDCE                                         r  uart/rx_unit/s_b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503     4.844    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  uart/rx_unit/s_b_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.498ns  (logic 2.621ns (27.598%)  route 6.877ns (72.402%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.235     8.470    uart/rx_unit/CO[0]
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.329     8.799 r  uart/rx_unit/s_b_reg[7]_i_1/O
                         net (fo=11, routed)          0.699     9.498    uart/rx_unit/s_b_next
    SLICE_X64Y65         FDCE                                         r  uart/rx_unit/s_b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503     4.844    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  uart/rx_unit/s_b_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/fifo_rx/s_wr_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.476ns  (logic 2.962ns (31.262%)  route 6.513ns (68.738%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          0.938     8.173    uart/rx_unit/CO[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.322     8.495 r  uart/rx_unit/s_array_reg_reg_0_3_0_5_i_1/O
                         net (fo=17, routed)          0.633     9.128    uart/fifo_rx/s_rx_done_tick
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.348     9.476 r  uart/fifo_rx/s_wr_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.476    uart/fifo_rx/s_wr_ptr_reg[1]_i_1_n_0
    SLICE_X65Y68         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     4.840    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.471ns  (logic 2.621ns (27.678%)  route 6.849ns (72.322%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.943     6.404    uart/baud_gen/s_count_reg2_carry_0[1]
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.528 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     6.528    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.078 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.078    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=20, routed)          1.235     8.470    uart/rx_unit/CO[0]
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.329     8.799 r  uart/rx_unit/s_b_reg[7]_i_1/O
                         net (fo=11, routed)          0.672     9.471    uart/rx_unit/s_b_next
    SLICE_X63Y67         FDCE                                         r  uart/rx_unit/s_b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.501     4.842    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y67         FDCE                                         r  uart/rx_unit/s_b_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.264ns (12.534%)  route 1.845ns (87.466%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.845     2.064    dbL/divider/btnL_IBUF
    SLICE_X62Y62         LUT4 (Prop_lut4_I0_O)        0.045     2.109 r  dbL/divider/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.109    dbL/state_next[0]
    SLICE_X62Y62         FDCE                                         r  dbL/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.859     1.987    dbL/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  dbL/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.210ns (9.921%)  route 1.902ns (90.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.902     2.112    uart/baud_gen/AR[0]
    SLICE_X58Y57         FDCE                                         f  uart/baud_gen/s_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  uart/baud_gen/s_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.210ns (9.921%)  route 1.902ns (90.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.902     2.112    uart/baud_gen/AR[0]
    SLICE_X58Y57         FDCE                                         f  uart/baud_gen/s_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  uart/baud_gen/s_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.210ns (9.921%)  route 1.902ns (90.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.902     2.112    uart/baud_gen/AR[0]
    SLICE_X58Y57         FDCE                                         f  uart/baud_gen/s_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  uart/baud_gen/s_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.210ns (9.921%)  route 1.902ns (90.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.902     2.112    uart/baud_gen/AR[0]
    SLICE_X58Y57         FDCE                                         f  uart/baud_gen/s_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  uart/baud_gen/s_count_reg_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/rx_unit/s_parity_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.269ns (12.672%)  route 1.856ns (87.328%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RsRx_IBUF_inst/O
                         net (fo=13, routed)          1.856     2.080    uart/rx_unit/RsRx_IBUF
    SLICE_X60Y67         LUT5 (Prop_lut5_I0_O)        0.045     2.125 r  uart/rx_unit/s_parity_reg_i_1/O
                         net (fo=1, routed)           0.000     2.125    uart/rx_unit/s_parity_reg_i_1_n_0
    SLICE_X60Y67         FDCE                                         r  uart/rx_unit/s_parity_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.854     1.981    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y67         FDCE                                         r  uart/rx_unit/s_parity_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.210ns (9.589%)  route 1.975ns (90.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.975     2.185    uart/baud_gen/AR[0]
    SLICE_X58Y58         FDCE                                         f  uart/baud_gen/s_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.210ns (9.589%)  route 1.975ns (90.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.975     2.185    uart/baud_gen/AR[0]
    SLICE_X58Y58         FDCE                                         f  uart/baud_gen/s_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.210ns (9.589%)  route 1.975ns (90.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.975     2.185    uart/baud_gen/AR[0]
    SLICE_X58Y58         FDCE                                         f  uart/baud_gen/s_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.210ns (9.589%)  route 1.975ns (90.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=161, routed)         1.975     2.185    uart/baud_gen/AR[0]
    SLICE_X58Y58         FDCE                                         f  uart/baud_gen/s_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.988    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  uart/baud_gen/s_count_reg_reg[7]/C





