

================================================================
== Vivado HLS Report for 'dut_update_knn'
================================================================
* Date:           Fri Oct  5 21:36:31 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   63|   54|   63|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- DIFFERENCE_LOOP  |   49|   49|         1|          -|          -|     49|    no    |
        |- DISTANCE_LOOP    |    3|   11|         3|          -|          -| 1 ~ 3 |    no    |
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / (!tmp_5)
	5  / (tmp_5)
4 --> 
	5  / true
5 --> 
	3  / (!tmp_5 & !tmp_8 & !or_cond) | (!tmp_5 & demorgan & !or_cond)
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: tmp_34_read [1/1] 0.00ns
:0  %tmp_34_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_34)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_34_cast_cast [1/1] 0.00ns
:3  %tmp_34_cast_cast = zext i4 %tmp_34_read to i6

ST_1: tmp [1/1] 0.00ns
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_34_read, i2 0)

ST_1: tmp_s [1/1] 1.72ns
:5  %tmp_s = sub i6 %tmp, %tmp_34_cast_cast

ST_1: train_inst_V_cast [1/1] 0.00ns
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V_2 [1/1] 1.37ns
:7  %r_V_2 = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_14 [1/1] 1.57ns
:8  br label %1


 <State 2>: 3.81ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i49 [ %r_V_2, %0 ], [ %r_V_4, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: val_assign [1/1] 0.00ns
:1  %val_assign = phi i32 [ 0, %0 ], [ %dist_0_s, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i [1/1] 0.00ns
:2  %i = phi i6 [ 0, %0 ], [ %i_1, %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %i, -15

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i_1 [1/1] 1.72ns
:5  %i_1 = add i6 %i, 1

ST_2: stg_21 [1/1] 1.57ns
:6  br i1 %exitcond, label %.preheader, label %_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: stg_22 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

ST_2: r_V [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %r_V = trunc i49 %p_s to i1

ST_2: dist [1/1] 2.44ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %dist = add nsw i32 1, %val_assign

ST_2: dist_0_s [1/1] 1.37ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %dist_0_s = select i1 %r_V, i32 %dist, i32 %val_assign

ST_2: r_V_3 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %r_V_3 = call i48 @_ssdm_op_PartSelect.i48.i49.i32.i32(i49 %p_s, i32 1, i32 48)

ST_2: r_V_4 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V_4 = zext i48 %r_V_3 to i49

ST_2: stg_28 [1/1] 0.00ns
_ZrsILi49ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  br label %1


 <State 3>: 4.11ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i2 [ %i_2, %._crit_edge94 ], [ 0, %1 ]

ST_3: tmp_5 [1/1] 1.36ns
.preheader:1  %tmp_5 = icmp eq i2 %i1, -1

ST_3: empty_6 [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

ST_3: i_2 [1/1] 0.80ns
.preheader:3  %i_2 = add i2 %i1, 1

ST_3: stg_33 [1/1] 0.00ns
.preheader:4  br i1 %tmp_5, label %.loopexit, label %2

ST_3: tmp_6_cast [1/1] 0.00ns
:1  %tmp_6_cast = zext i2 %i1 to i6

ST_3: tmp_3 [1/1] 1.72ns
:2  %tmp_3 = add i6 %tmp_s, %tmp_6_cast

ST_3: tmp_13_cast [1/1] 0.00ns
:3  %tmp_13_cast = sext i6 %tmp_3 to i64

ST_3: min_distances_V_addr [1/1] 0.00ns
:4  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_13_cast

ST_3: min_distances_V_load [2/2] 2.39ns
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1


 <State 4>: 4.91ns
ST_4: stg_39 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

ST_4: min_distances_V_load [1/2] 2.39ns
:5  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_4: tmp_7 [1/1] 0.00ns
:6  %tmp_7 = zext i6 %min_distances_V_load to i32

ST_4: tmp_8 [1/1] 2.52ns
:7  %tmp_8 = icmp slt i32 %val_assign, %tmp_7

ST_4: stg_43 [1/1] 0.00ns
:8  br i1 %tmp_8, label %3, label %._crit_edge94

ST_4: tmp_cast [1/1] 0.00ns
:0  %tmp_cast = zext i2 %i_2 to i6

ST_4: tmp_6 [1/1] 1.72ns
:1  %tmp_6 = add i6 %tmp_s, %tmp_cast

ST_4: tmp_14_cast [1/1] 0.00ns
:2  %tmp_14_cast = sext i6 %tmp_6 to i64

ST_4: min_distances_V_addr_1 [1/1] 0.00ns
:3  %min_distances_V_addr_1 = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_14_cast

ST_4: min_distances_V_load_1 [2/2] 2.39ns
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

ST_4: tmp_4 [1/1] 1.94ns
:7  %tmp_4 = icmp ne i6 %min_distances_V_load, -14


 <State 5>: 6.28ns
ST_5: min_distances_V_load_1 [1/2] 2.39ns
:4  %min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1

ST_5: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i6 %min_distances_V_load_1 to i32

ST_5: slt [1/1] 2.52ns
:6  %slt = icmp slt i32 %val_assign, %tmp_2

ST_5: demorgan [1/1] 1.37ns
:8  %demorgan = and i1 %slt, %tmp_4

ST_5: stg_54 [1/1] 0.00ns
:9  br i1 %demorgan, label %._crit_edge94, label %._crit_edge91

ST_5: tmp_1 [1/1] 1.36ns
._crit_edge94:0  %tmp_1 = icmp eq i2 %i1, -2

ST_5: or_cond [1/1] 1.37ns
._crit_edge94:1  %or_cond = and i1 %tmp_8, %tmp_1

ST_5: stg_57 [1/1] 0.00ns
._crit_edge94:2  br i1 %or_cond, label %._crit_edge91, label %.preheader

ST_5: tmp_9 [1/1] 0.00ns
._crit_edge91:0  %tmp_9 = trunc i32 %val_assign to i6

ST_5: stg_59 [1/1] 2.39ns
._crit_edge91:1  store i6 %tmp_9, i6* %min_distances_V_addr, align 1

ST_5: stg_60 [1/1] 0.00ns
._crit_edge91:2  br label %.loopexit

ST_5: stg_61 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
