{"Source Block": ["serv/rtl/serv_decode.v@266:308@HdlStmProcess", "        (state == INIT);\n\n   wire cnt_done = cnt == 31;\n   assign running = (state == RUN);\n\n   always @(posedge clk) begin\n      if (cnt_done)\n\to_ctrl_trap <= i_mem_misalign;\n      if (go)\n\to_ctrl_trap <= jal_misalign;\n      state <= state;\n      case (state)\n        IDLE : begin\n           if (go) begin\n\t      state <= RUN;\n              if ((opcode == OP_BRANCH) |\n                  (((opcode == OP_OPIMM) | (opcode == OP_OP)) &\n\t\t   (o_funct3[2:1] == 2'b01)) |\n                  mem_op | shift_op)\n\t\tstate <= INIT;\n\t   end\n\t   if (i_mem_dbus_ack | i_mem_misalign)\n\t     state <= RUN;\n        end\n        INIT : begin\n           if (cnt_done)\n             state <= mem_op ? IDLE : RUN;\n        end\n        RUN : begin\n           if (cnt_done)\n             state <= IDLE;\n        end\n        default : state <= 3'bxxx;\n      endcase\n\n      cnt <= cnt + {4'd0,cnt_en};\n\n   end\n`define SERV_DECODE_CHECKS\n`ifdef SERV_DECODE_CHECKS\n   reg unknown_op = 1'b0;\n\n   always @(opcode)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[272, "      if (cnt_done)\n"], [273, "\to_ctrl_trap <= i_mem_misalign;\n"], [274, "      if (go)\n"], [275, "\to_ctrl_trap <= jal_misalign;\n"], [281, "              if ((opcode == OP_BRANCH) |\n"], [282, "                  (((opcode == OP_OPIMM) | (opcode == OP_OP)) &\n"], [283, "\t\t   (o_funct3[2:1] == 2'b01)) |\n"], [287, "\t   if (i_mem_dbus_ack | i_mem_misalign)\n"], [292, "             state <= mem_op ? IDLE : RUN;\n"], [298, "        default : state <= 3'bxxx;\n"]], "Add": [[283, "              if (branch_op |\n"], [283, "                  slt_op | (opcode == OP_JAL) | (opcode == OP_JALR) |\n"], [287, "\t   if (i_mem_dbus_ack)\n"], [292, "             state <= (i_mem_misalign | (o_ctrl_jump & i_ctrl_misalign) /*| jal_misalign*/) ? TRAP :\n"], [292, "\t\t      mem_op ? IDLE : RUN;\n"], [298, "\tTRAP : begin\n"], [298, "           if (cnt_done)\n"], [298, "             state <= IDLE;\n"], [298, "\tend\n"], [298, "        default : state <= 2'bxx;\n"]]}}