{
  "module_name": "pfc-r8a77951.c",
  "hash_id": "4905eb3286e809d501d53a57f452d24ad61c90c618d0aee0fff994b291c5c763",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a77951.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/kernel.h>\n#include <linux/sys_soc.h>\n\n#include \"sh_pfc.h\"\n\n#define CFG_FLAGS (SH_PFC_PIN_CFG_DRIVE_STRENGTH | SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_16(0, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_29(1, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_15(2, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_12(3, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(3, 12, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(3, 13, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(3, 14, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(3, 15, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(4, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_26(5, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_32(6, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_4(7, fn, sfx, CFG_FLAGS)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(ASEBRK, \"ASEBRK\", fn, CFG_FLAGS),\t\t\t\\\n\tPIN_NOGP_CFG(AVB_MDIO, \"AVB_MDIO\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_RD0, \"AVB_RD0\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_RD1, \"AVB_RD1\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_RD2, \"AVB_RD2\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_RD3, \"AVB_RD3\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_RXC, \"AVB_RXC\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_RX_CTL, \"AVB_RX_CTL\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD0, \"AVB_TD0\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD1, \"AVB_TD1\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD2, \"AVB_TD2\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD3, \"AVB_TD3\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TXC, \"AVB_TXC\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TXCREFCLK, \"AVB_TXCREFCLK\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(AVB_TX_CTL, \"AVB_TX_CTL\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(DU_DOTCLKIN0, \"DU_DOTCLKIN0\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(DU_DOTCLKIN1, \"DU_DOTCLKIN1\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(DU_DOTCLKIN2, \"DU_DOTCLKIN2\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(DU_DOTCLKIN3, \"DU_DOTCLKIN3\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(EXTALR, \"EXTALR\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\\\n\tPIN_NOGP_CFG(FSCLKST_N, \"FSCLKST#\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(MLB_REF, \"MLB_REF\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(PRESETOUT_N, \"PRESETOUT#\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(QSPI0_IO2, \"QSPI0_IO2\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(QSPI0_IO3, \"QSPI0_IO3\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(QSPI0_MISO_IO1, \"QSPI0_MISO_IO1\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(QSPI0_MOSI_IO0, \"QSPI0_MOSI_IO0\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(QSPI0_SPCLK, \"QSPI0_SPCLK\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(QSPI0_SSL, \"QSPI0_SSL\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(QSPI1_IO2, \"QSPI1_IO2\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(QSPI1_IO3, \"QSPI1_IO3\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(QSPI1_MISO_IO1, \"QSPI1_MISO_IO1\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(QSPI1_MOSI_IO0, \"QSPI1_MOSI_IO0\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(QSPI1_SPCLK, \"QSPI1_SPCLK\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(QSPI1_SSL, \"QSPI1_SSL\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(RPC_INT_N, \"RPC_INT#\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(RPC_RESET_N, \"RPC_RESET#\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(RPC_WP_N, \"RPC_WP#\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(TDO, \"TDO\", fn, SH_PFC_PIN_CFG_DRIVE_STRENGTH),\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, CFG_FLAGS),\t\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n \n\n \n#define GPSR0_15\tF_(D15,\t\t\tIP7_11_8)\n#define GPSR0_14\tF_(D14,\t\t\tIP7_7_4)\n#define GPSR0_13\tF_(D13,\t\t\tIP7_3_0)\n#define GPSR0_12\tF_(D12,\t\t\tIP6_31_28)\n#define GPSR0_11\tF_(D11,\t\t\tIP6_27_24)\n#define GPSR0_10\tF_(D10,\t\t\tIP6_23_20)\n#define GPSR0_9\t\tF_(D9,\t\t\tIP6_19_16)\n#define GPSR0_8\t\tF_(D8,\t\t\tIP6_15_12)\n#define GPSR0_7\t\tF_(D7,\t\t\tIP6_11_8)\n#define GPSR0_6\t\tF_(D6,\t\t\tIP6_7_4)\n#define GPSR0_5\t\tF_(D5,\t\t\tIP6_3_0)\n#define GPSR0_4\t\tF_(D4,\t\t\tIP5_31_28)\n#define GPSR0_3\t\tF_(D3,\t\t\tIP5_27_24)\n#define GPSR0_2\t\tF_(D2,\t\t\tIP5_23_20)\n#define GPSR0_1\t\tF_(D1,\t\t\tIP5_19_16)\n#define GPSR0_0\t\tF_(D0,\t\t\tIP5_15_12)\n\n \n#define GPSR1_28\tFM(CLKOUT)\n#define GPSR1_27\tF_(EX_WAIT0_A,\t\tIP5_11_8)\n#define GPSR1_26\tF_(WE1_N,\t\tIP5_7_4)\n#define GPSR1_25\tF_(WE0_N,\t\tIP5_3_0)\n#define GPSR1_24\tF_(RD_WR_N,\t\tIP4_31_28)\n#define GPSR1_23\tF_(RD_N,\t\tIP4_27_24)\n#define GPSR1_22\tF_(BS_N,\t\tIP4_23_20)\n#define GPSR1_21\tF_(CS1_N,\t\tIP4_19_16)\n#define GPSR1_20\tF_(CS0_N,\t\tIP4_15_12)\n#define GPSR1_19\tF_(A19,\t\t\tIP4_11_8)\n#define GPSR1_18\tF_(A18,\t\t\tIP4_7_4)\n#define GPSR1_17\tF_(A17,\t\t\tIP4_3_0)\n#define GPSR1_16\tF_(A16,\t\t\tIP3_31_28)\n#define GPSR1_15\tF_(A15,\t\t\tIP3_27_24)\n#define GPSR1_14\tF_(A14,\t\t\tIP3_23_20)\n#define GPSR1_13\tF_(A13,\t\t\tIP3_19_16)\n#define GPSR1_12\tF_(A12,\t\t\tIP3_15_12)\n#define GPSR1_11\tF_(A11,\t\t\tIP3_11_8)\n#define GPSR1_10\tF_(A10,\t\t\tIP3_7_4)\n#define GPSR1_9\t\tF_(A9,\t\t\tIP3_3_0)\n#define GPSR1_8\t\tF_(A8,\t\t\tIP2_31_28)\n#define GPSR1_7\t\tF_(A7,\t\t\tIP2_27_24)\n#define GPSR1_6\t\tF_(A6,\t\t\tIP2_23_20)\n#define GPSR1_5\t\tF_(A5,\t\t\tIP2_19_16)\n#define GPSR1_4\t\tF_(A4,\t\t\tIP2_15_12)\n#define GPSR1_3\t\tF_(A3,\t\t\tIP2_11_8)\n#define GPSR1_2\t\tF_(A2,\t\t\tIP2_7_4)\n#define GPSR1_1\t\tF_(A1,\t\t\tIP2_3_0)\n#define GPSR1_0\t\tF_(A0,\t\t\tIP1_31_28)\n\n \n#define GPSR2_14\tF_(AVB_AVTP_CAPTURE_A,\tIP0_23_20)\n#define GPSR2_13\tF_(AVB_AVTP_MATCH_A,\tIP0_19_16)\n#define GPSR2_12\tF_(AVB_LINK,\t\tIP0_15_12)\n#define GPSR2_11\tF_(AVB_PHY_INT,\t\tIP0_11_8)\n#define GPSR2_10\tF_(AVB_MAGIC,\t\tIP0_7_4)\n#define GPSR2_9\t\tF_(AVB_MDC,\t\tIP0_3_0)\n#define GPSR2_8\t\tF_(PWM2_A,\t\tIP1_27_24)\n#define GPSR2_7\t\tF_(PWM1_A,\t\tIP1_23_20)\n#define GPSR2_6\t\tF_(PWM0,\t\tIP1_19_16)\n#define GPSR2_5\t\tF_(IRQ5,\t\tIP1_15_12)\n#define GPSR2_4\t\tF_(IRQ4,\t\tIP1_11_8)\n#define GPSR2_3\t\tF_(IRQ3,\t\tIP1_7_4)\n#define GPSR2_2\t\tF_(IRQ2,\t\tIP1_3_0)\n#define GPSR2_1\t\tF_(IRQ1,\t\tIP0_31_28)\n#define GPSR2_0\t\tF_(IRQ0,\t\tIP0_27_24)\n\n \n#define GPSR3_15\tF_(SD1_WP,\t\tIP11_23_20)\n#define GPSR3_14\tF_(SD1_CD,\t\tIP11_19_16)\n#define GPSR3_13\tF_(SD0_WP,\t\tIP11_15_12)\n#define GPSR3_12\tF_(SD0_CD,\t\tIP11_11_8)\n#define GPSR3_11\tF_(SD1_DAT3,\t\tIP8_31_28)\n#define GPSR3_10\tF_(SD1_DAT2,\t\tIP8_27_24)\n#define GPSR3_9\t\tF_(SD1_DAT1,\t\tIP8_23_20)\n#define GPSR3_8\t\tF_(SD1_DAT0,\t\tIP8_19_16)\n#define GPSR3_7\t\tF_(SD1_CMD,\t\tIP8_15_12)\n#define GPSR3_6\t\tF_(SD1_CLK,\t\tIP8_11_8)\n#define GPSR3_5\t\tF_(SD0_DAT3,\t\tIP8_7_4)\n#define GPSR3_4\t\tF_(SD0_DAT2,\t\tIP8_3_0)\n#define GPSR3_3\t\tF_(SD0_DAT1,\t\tIP7_31_28)\n#define GPSR3_2\t\tF_(SD0_DAT0,\t\tIP7_27_24)\n#define GPSR3_1\t\tF_(SD0_CMD,\t\tIP7_23_20)\n#define GPSR3_0\t\tF_(SD0_CLK,\t\tIP7_19_16)\n\n \n#define GPSR4_17\tF_(SD3_DS,\t\tIP11_7_4)\n#define GPSR4_16\tF_(SD3_DAT7,\t\tIP11_3_0)\n#define GPSR4_15\tF_(SD3_DAT6,\t\tIP10_31_28)\n#define GPSR4_14\tF_(SD3_DAT5,\t\tIP10_27_24)\n#define GPSR4_13\tF_(SD3_DAT4,\t\tIP10_23_20)\n#define GPSR4_12\tF_(SD3_DAT3,\t\tIP10_19_16)\n#define GPSR4_11\tF_(SD3_DAT2,\t\tIP10_15_12)\n#define GPSR4_10\tF_(SD3_DAT1,\t\tIP10_11_8)\n#define GPSR4_9\t\tF_(SD3_DAT0,\t\tIP10_7_4)\n#define GPSR4_8\t\tF_(SD3_CMD,\t\tIP10_3_0)\n#define GPSR4_7\t\tF_(SD3_CLK,\t\tIP9_31_28)\n#define GPSR4_6\t\tF_(SD2_DS,\t\tIP9_27_24)\n#define GPSR4_5\t\tF_(SD2_DAT3,\t\tIP9_23_20)\n#define GPSR4_4\t\tF_(SD2_DAT2,\t\tIP9_19_16)\n#define GPSR4_3\t\tF_(SD2_DAT1,\t\tIP9_15_12)\n#define GPSR4_2\t\tF_(SD2_DAT0,\t\tIP9_11_8)\n#define GPSR4_1\t\tF_(SD2_CMD,\t\tIP9_7_4)\n#define GPSR4_0\t\tF_(SD2_CLK,\t\tIP9_3_0)\n\n \n#define GPSR5_25\tF_(MLB_DAT,\t\tIP14_19_16)\n#define GPSR5_24\tF_(MLB_SIG,\t\tIP14_15_12)\n#define GPSR5_23\tF_(MLB_CLK,\t\tIP14_11_8)\n#define GPSR5_22\tFM(MSIOF0_RXD)\n#define GPSR5_21\tF_(MSIOF0_SS2,\t\tIP14_7_4)\n#define GPSR5_20\tFM(MSIOF0_TXD)\n#define GPSR5_19\tF_(MSIOF0_SS1,\t\tIP14_3_0)\n#define GPSR5_18\tF_(MSIOF0_SYNC,\t\tIP13_31_28)\n#define GPSR5_17\tFM(MSIOF0_SCK)\n#define GPSR5_16\tF_(HRTS0_N,\t\tIP13_27_24)\n#define GPSR5_15\tF_(HCTS0_N,\t\tIP13_23_20)\n#define GPSR5_14\tF_(HTX0,\t\tIP13_19_16)\n#define GPSR5_13\tF_(HRX0,\t\tIP13_15_12)\n#define GPSR5_12\tF_(HSCK0,\t\tIP13_11_8)\n#define GPSR5_11\tF_(RX2_A,\t\tIP13_7_4)\n#define GPSR5_10\tF_(TX2_A,\t\tIP13_3_0)\n#define GPSR5_9\t\tF_(SCK2,\t\tIP12_31_28)\n#define GPSR5_8\t\tF_(RTS1_N,\t\tIP12_27_24)\n#define GPSR5_7\t\tF_(CTS1_N,\t\tIP12_23_20)\n#define GPSR5_6\t\tF_(TX1_A,\t\tIP12_19_16)\n#define GPSR5_5\t\tF_(RX1_A,\t\tIP12_15_12)\n#define GPSR5_4\t\tF_(RTS0_N,\t\tIP12_11_8)\n#define GPSR5_3\t\tF_(CTS0_N,\t\tIP12_7_4)\n#define GPSR5_2\t\tF_(TX0,\t\t\tIP12_3_0)\n#define GPSR5_1\t\tF_(RX0,\t\t\tIP11_31_28)\n#define GPSR5_0\t\tF_(SCK0,\t\tIP11_27_24)\n\n \n#define GPSR6_31\tF_(USB2_CH3_OVC,\tIP18_7_4)\n#define GPSR6_30\tF_(USB2_CH3_PWEN,\tIP18_3_0)\n#define GPSR6_29\tF_(USB30_OVC,\t\tIP17_31_28)\n#define GPSR6_28\tF_(USB30_PWEN,\t\tIP17_27_24)\n#define GPSR6_27\tF_(USB1_OVC,\t\tIP17_23_20)\n#define GPSR6_26\tF_(USB1_PWEN,\t\tIP17_19_16)\n#define GPSR6_25\tF_(USB0_OVC,\t\tIP17_15_12)\n#define GPSR6_24\tF_(USB0_PWEN,\t\tIP17_11_8)\n#define GPSR6_23\tF_(AUDIO_CLKB_B,\tIP17_7_4)\n#define GPSR6_22\tF_(AUDIO_CLKA_A,\tIP17_3_0)\n#define GPSR6_21\tF_(SSI_SDATA9_A,\tIP16_31_28)\n#define GPSR6_20\tF_(SSI_SDATA8,\t\tIP16_27_24)\n#define GPSR6_19\tF_(SSI_SDATA7,\t\tIP16_23_20)\n#define GPSR6_18\tF_(SSI_WS78,\t\tIP16_19_16)\n#define GPSR6_17\tF_(SSI_SCK78,\t\tIP16_15_12)\n#define GPSR6_16\tF_(SSI_SDATA6,\t\tIP16_11_8)\n#define GPSR6_15\tF_(SSI_WS6,\t\tIP16_7_4)\n#define GPSR6_14\tF_(SSI_SCK6,\t\tIP16_3_0)\n#define GPSR6_13\tFM(SSI_SDATA5)\n#define GPSR6_12\tFM(SSI_WS5)\n#define GPSR6_11\tFM(SSI_SCK5)\n#define GPSR6_10\tF_(SSI_SDATA4,\t\tIP15_31_28)\n#define GPSR6_9\t\tF_(SSI_WS4,\t\tIP15_27_24)\n#define GPSR6_8\t\tF_(SSI_SCK4,\t\tIP15_23_20)\n#define GPSR6_7\t\tF_(SSI_SDATA3,\t\tIP15_19_16)\n#define GPSR6_6\t\tF_(SSI_WS349,\t\tIP15_15_12)\n#define GPSR6_5\t\tF_(SSI_SCK349,\t\tIP15_11_8)\n#define GPSR6_4\t\tF_(SSI_SDATA2_A,\tIP15_7_4)\n#define GPSR6_3\t\tF_(SSI_SDATA1_A,\tIP15_3_0)\n#define GPSR6_2\t\tF_(SSI_SDATA0,\t\tIP14_31_28)\n#define GPSR6_1\t\tF_(SSI_WS01239,\t\tIP14_27_24)\n#define GPSR6_0\t\tF_(SSI_SCK01239,\tIP14_23_20)\n\n \n#define GPSR7_3\t\tFM(GP7_03)\n#define GPSR7_2\t\tFM(GP7_02)\n#define GPSR7_1\t\tFM(AVS2)\n#define GPSR7_0\t\tFM(AVS1)\n\n\n \t\t \t\t\t \t\t \t\t\t \t\t\t\t \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \t\t \n#define IP0_3_0\t\tFM(AVB_MDC)\t\tF_(0, 0)\tFM(MSIOF2_SS2_C)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_7_4\t\tFM(AVB_MAGIC)\t\tF_(0, 0)\tFM(MSIOF2_SS1_C)\tFM(SCK4_A)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_11_8\tFM(AVB_PHY_INT)\t\tF_(0, 0)\tFM(MSIOF2_SYNC_C)\tFM(RX4_A)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_15_12\tFM(AVB_LINK)\t\tF_(0, 0)\tFM(MSIOF2_SCK_C)\tFM(TX4_A)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_19_16\tFM(AVB_AVTP_MATCH_A)\tF_(0, 0)\tFM(MSIOF2_RXD_C)\tFM(CTS4_N_A)\t\t\tF_(0, 0)\tFM(FSCLKST2_N_A) F_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_23_20\tFM(AVB_AVTP_CAPTURE_A)\tF_(0, 0)\tFM(MSIOF2_TXD_C)\tFM(RTS4_N_A)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_27_24\tFM(IRQ0)\t\tFM(QPOLB)\tF_(0, 0)\t\tFM(DU_CDE)\t\t\tFM(VI4_DATA0_B) FM(CAN0_TX_B)\tFM(CANFD0_TX_B)\t\tFM(MSIOF3_SS2_E) F_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_31_28\tFM(IRQ1)\t\tFM(QPOLA)\tF_(0, 0)\t\tFM(DU_DISP)\t\t\tFM(VI4_DATA1_B) FM(CAN0_RX_B)\tFM(CANFD0_RX_B)\t\tFM(MSIOF3_SS1_E) F_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_3_0\t\tFM(IRQ2)\t\tFM(QCPV_QDE)\tF_(0, 0)\t\tFM(DU_EXODDF_DU_ODDF_DISP_CDE)\tFM(VI4_DATA2_B) F_(0, 0)\tF_(0, 0)\t\tFM(MSIOF3_SYNC_E) F_(0, 0)\t\tFM(PWM3_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_7_4\t\tFM(IRQ3)\t\tFM(QSTVB_QVE)\tF_(0, 0)\t\tFM(DU_DOTCLKOUT1)\t\tFM(VI4_DATA3_B) F_(0, 0)\tF_(0, 0)\t\tFM(MSIOF3_SCK_E) F_(0, 0)\t\tFM(PWM4_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_11_8\tFM(IRQ4)\t\tFM(QSTH_QHS)\tF_(0, 0)\t\tFM(DU_EXHSYNC_DU_HSYNC)\t\tFM(VI4_DATA4_B) F_(0, 0)\tF_(0, 0)\t\tFM(MSIOF3_RXD_E) F_(0, 0)\t\tFM(PWM5_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_15_12\tFM(IRQ5)\t\tFM(QSTB_QHE)\tF_(0, 0)\t\tFM(DU_EXVSYNC_DU_VSYNC)\t\tFM(VI4_DATA5_B) FM(FSCLKST2_N_B) F_(0, 0)\t\tFM(MSIOF3_TXD_E) F_(0, 0)\t\tFM(PWM6_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_19_16\tFM(PWM0)\t\tFM(AVB_AVTP_PPS)F_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_DATA6_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(IECLK_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_23_20\tFM(PWM1_A)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(HRX3_D)\t\t\tFM(VI4_DATA7_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(IERX_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_27_24\tFM(PWM2_A)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(HTX3_D)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(IETX_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_31_28\tFM(A0)\t\t\tFM(LCDOUT16)\tFM(MSIOF3_SYNC_B)\tF_(0, 0)\t\t\tFM(VI4_DATA8)\tF_(0, 0)\tFM(DU_DB0)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(PWM3_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_3_0\t\tFM(A1)\t\t\tFM(LCDOUT17)\tFM(MSIOF3_TXD_B)\tF_(0, 0)\t\t\tFM(VI4_DATA9)\tF_(0, 0)\tFM(DU_DB1)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(PWM4_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_7_4\t\tFM(A2)\t\t\tFM(LCDOUT18)\tFM(MSIOF3_SCK_B)\tF_(0, 0)\t\t\tFM(VI4_DATA10)\tF_(0, 0)\tFM(DU_DB2)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(PWM5_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_11_8\tFM(A3)\t\t\tFM(LCDOUT19)\tFM(MSIOF3_RXD_B)\tF_(0, 0)\t\t\tFM(VI4_DATA11)\tF_(0, 0)\tFM(DU_DB3)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(PWM6_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t \t\t\t \t\t\t\t \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \t\t \n#define IP2_15_12\tFM(A4)\t\t\tFM(LCDOUT20)\tFM(MSIOF3_SS1_B)\tF_(0, 0)\t\t\tFM(VI4_DATA12)\tFM(VI5_DATA12)\tFM(DU_DB4)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_19_16\tFM(A5)\t\t\tFM(LCDOUT21)\tFM(MSIOF3_SS2_B)\tFM(SCK4_B)\t\t\tFM(VI4_DATA13)\tFM(VI5_DATA13)\tFM(DU_DB5)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_23_20\tFM(A6)\t\t\tFM(LCDOUT22)\tFM(MSIOF2_SS1_A)\tFM(RX4_B)\t\t\tFM(VI4_DATA14)\tFM(VI5_DATA14)\tFM(DU_DB6)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_27_24\tFM(A7)\t\t\tFM(LCDOUT23)\tFM(MSIOF2_SS2_A)\tFM(TX4_B)\t\t\tFM(VI4_DATA15)\tFM(VI5_DATA15)\tFM(DU_DB7)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_31_28\tFM(A8)\t\t\tFM(RX3_B)\tFM(MSIOF2_SYNC_A)\tFM(HRX4_B)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tFM(SDA6_A)\tFM(AVB_AVTP_MATCH_B)\tFM(PWM1_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_3_0\t\tFM(A9)\t\t\tF_(0, 0)\tFM(MSIOF2_SCK_A)\tFM(CTS4_N_B)\t\t\tF_(0, 0)\tFM(VI5_VSYNC_N)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_7_4\t\tFM(A10)\t\t\tF_(0, 0)\tFM(MSIOF2_RXD_A)\tFM(RTS4_N_B)\t\t\tF_(0, 0)\tFM(VI5_HSYNC_N)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_11_8\tFM(A11)\t\t\tFM(TX3_B)\tFM(MSIOF2_TXD_A)\tFM(HTX4_B)\t\t\tFM(HSCK4)\tFM(VI5_FIELD)\tF_(0, 0)\t\tFM(SCL6_A)\tFM(AVB_AVTP_CAPTURE_B)\tFM(PWM2_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_15_12\tFM(A12)\t\t\tFM(LCDOUT12)\tFM(MSIOF3_SCK_C)\tF_(0, 0)\t\t\tFM(HRX4_A)\tFM(VI5_DATA8)\tFM(DU_DG4)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_19_16\tFM(A13)\t\t\tFM(LCDOUT13)\tFM(MSIOF3_SYNC_C)\tF_(0, 0)\t\t\tFM(HTX4_A)\tFM(VI5_DATA9)\tFM(DU_DG5)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_23_20\tFM(A14)\t\t\tFM(LCDOUT14)\tFM(MSIOF3_RXD_C)\tF_(0, 0)\t\t\tFM(HCTS4_N)\tFM(VI5_DATA10)\tFM(DU_DG6)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_27_24\tFM(A15)\t\t\tFM(LCDOUT15)\tFM(MSIOF3_TXD_C)\tF_(0, 0)\t\t\tFM(HRTS4_N)\tFM(VI5_DATA11)\tFM(DU_DG7)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_31_28\tFM(A16)\t\t\tFM(LCDOUT8)\tF_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_FIELD)\tF_(0, 0)\tFM(DU_DG0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_3_0\t\tFM(A17)\t\t\tFM(LCDOUT9)\tF_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_VSYNC_N)\tF_(0, 0)\tFM(DU_DG1)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_7_4\t\tFM(A18)\t\t\tFM(LCDOUT10)\tF_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_HSYNC_N)\tF_(0, 0)\tFM(DU_DG2)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_11_8\tFM(A19)\t\t\tFM(LCDOUT11)\tF_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_CLKENB)\tF_(0, 0)\tFM(DU_DG3)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_15_12\tFM(CS0_N)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(VI5_CLKENB)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_19_16\tFM(CS1_N)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(VI5_CLK)\tF_(0, 0)\t\tFM(EX_WAIT0_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_23_20\tFM(BS_N)\t\tFM(QSTVA_QVS)\tFM(MSIOF3_SCK_D)\tFM(SCK3)\t\t\tFM(HSCK3)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tFM(CAN1_TX)\t\tFM(CANFD1_TX)\tFM(IETX_A)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_27_24\tFM(RD_N)\t\tF_(0, 0)\tFM(MSIOF3_SYNC_D)\tFM(RX3_A)\t\t\tFM(HRX3_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tFM(CAN0_TX_A)\t\tFM(CANFD0_TX_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_31_28\tFM(RD_WR_N)\t\tF_(0, 0)\tFM(MSIOF3_RXD_D)\tFM(TX3_A)\t\t\tFM(HTX3_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tFM(CAN0_RX_A)\t\tFM(CANFD0_RX_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_3_0\t\tFM(WE0_N)\t\tF_(0, 0)\tFM(MSIOF3_TXD_D)\tFM(CTS3_N)\t\t\tFM(HCTS3_N)\tF_(0, 0)\tF_(0, 0)\t\tFM(SCL6_B)\tFM(CAN_CLK)\t\tF_(0, 0)\tFM(IECLK_A)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_7_4\t\tFM(WE1_N)\t\tF_(0, 0)\tFM(MSIOF3_SS1_D)\tFM(RTS3_N)\t\t\tFM(HRTS3_N)\tF_(0, 0)\tF_(0, 0)\t\tFM(SDA6_B)\tFM(CAN1_RX)\t\tFM(CANFD1_RX)\tFM(IERX_A)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_11_8\tFM(EX_WAIT0_A)\t\tFM(QCLK)\tF_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_CLK)\tF_(0, 0)\tFM(DU_DOTCLKOUT0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_15_12\tFM(D0)\t\t\tFM(MSIOF2_SS1_B)FM(MSIOF3_SCK_A)\tF_(0, 0)\t\t\tFM(VI4_DATA16)\tFM(VI5_DATA0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_19_16\tFM(D1)\t\t\tFM(MSIOF2_SS2_B)FM(MSIOF3_SYNC_A)\tF_(0, 0)\t\t\tFM(VI4_DATA17)\tFM(VI5_DATA1)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_23_20\tFM(D2)\t\t\tF_(0, 0)\tFM(MSIOF3_RXD_A)\tF_(0, 0)\t\t\tFM(VI4_DATA18)\tFM(VI5_DATA2)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_27_24\tFM(D3)\t\t\tF_(0, 0)\tFM(MSIOF3_TXD_A)\tF_(0, 0)\t\t\tFM(VI4_DATA19)\tFM(VI5_DATA3)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_31_28\tFM(D4)\t\t\tFM(MSIOF2_SCK_B)F_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_DATA20)\tFM(VI5_DATA4)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_3_0\t\tFM(D5)\t\t\tFM(MSIOF2_SYNC_B)F_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_DATA21)\tFM(VI5_DATA5)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_7_4\t\tFM(D6)\t\t\tFM(MSIOF2_RXD_B)F_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_DATA22)\tFM(VI5_DATA6)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_11_8\tFM(D7)\t\t\tFM(MSIOF2_TXD_B)F_(0, 0)\t\tF_(0, 0)\t\t\tFM(VI4_DATA23)\tFM(VI5_DATA7)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_15_12\tFM(D8)\t\t\tFM(LCDOUT0)\tFM(MSIOF2_SCK_D)\tFM(SCK4_C)\t\t\tFM(VI4_DATA0_A)\tF_(0, 0)\tFM(DU_DR0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_19_16\tFM(D9)\t\t\tFM(LCDOUT1)\tFM(MSIOF2_SYNC_D)\tF_(0, 0)\t\t\tFM(VI4_DATA1_A)\tF_(0, 0)\tFM(DU_DR1)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_23_20\tFM(D10)\t\t\tFM(LCDOUT2)\tFM(MSIOF2_RXD_D)\tFM(HRX3_B)\t\t\tFM(VI4_DATA2_A)\tFM(CTS4_N_C)\tFM(DU_DR2)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_27_24\tFM(D11)\t\t\tFM(LCDOUT3)\tFM(MSIOF2_TXD_D)\tFM(HTX3_B)\t\t\tFM(VI4_DATA3_A)\tFM(RTS4_N_C)\tFM(DU_DR3)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_31_28\tFM(D12)\t\t\tFM(LCDOUT4)\tFM(MSIOF2_SS1_D)\tFM(RX4_C)\t\t\tFM(VI4_DATA4_A)\tF_(0, 0)\tFM(DU_DR4)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_3_0\t\tFM(D13)\t\t\tFM(LCDOUT5)\tFM(MSIOF2_SS2_D)\tFM(TX4_C)\t\t\tFM(VI4_DATA5_A)\tF_(0, 0)\tFM(DU_DR5)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_7_4\t\tFM(D14)\t\t\tFM(LCDOUT6)\tFM(MSIOF3_SS1_A)\tFM(HRX3_C)\t\t\tFM(VI4_DATA6_A)\tF_(0, 0)\tFM(DU_DR6)\t\tFM(SCL6_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_11_8\tFM(D15)\t\t\tFM(LCDOUT7)\tFM(MSIOF3_SS2_A)\tFM(HTX3_C)\t\t\tFM(VI4_DATA7_A)\tF_(0, 0)\tFM(DU_DR7)\t\tFM(SDA6_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_19_16\tFM(SD0_CLK)\t\tF_(0, 0)\tFM(MSIOF1_SCK_E)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tFM(STP_OPWM_0_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t \t\t\t \t\t\t\t \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \t\t \n#define IP7_23_20\tFM(SD0_CMD)\t\tF_(0, 0)\tFM(MSIOF1_SYNC_E)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tFM(STP_IVCXO27_0_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_27_24\tFM(SD0_DAT0)\t\tF_(0, 0)\tFM(MSIOF1_RXD_E)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SCK0_B)\tFM(STP_ISCLK_0_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_31_28\tFM(SD0_DAT1)\t\tF_(0, 0)\tFM(MSIOF1_TXD_E)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SPSYNC0_B)FM(STP_ISSYNC_0_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_3_0\t\tFM(SD0_DAT2)\t\tF_(0, 0)\tFM(MSIOF1_SS1_E)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDAT0_B)\tFM(STP_ISD_0_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_7_4\t\tFM(SD0_DAT3)\t\tF_(0, 0)\tFM(MSIOF1_SS2_E)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDEN0_B)\tFM(STP_ISEN_0_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_11_8\tFM(SD1_CLK)\t\tF_(0, 0)\tFM(MSIOF1_SCK_G)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(SIM0_CLK_A)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_15_12\tFM(SD1_CMD)\t\tF_(0, 0)\tFM(MSIOF1_SYNC_G)\tFM(NFCE_N_B)\t\t\tF_(0, 0)\tFM(SIM0_D_A)\tFM(STP_IVCXO27_1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_19_16\tFM(SD1_DAT0)\t\tFM(SD2_DAT4)\tFM(MSIOF1_RXD_G)\tFM(NFWP_N_B)\t\t\tF_(0, 0)\tFM(TS_SCK1_B)\tFM(STP_ISCLK_1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_23_20\tFM(SD1_DAT1)\t\tFM(SD2_DAT5)\tFM(MSIOF1_TXD_G)\tFM(NFDATA14_B)\t\t\tF_(0, 0)\tFM(TS_SPSYNC1_B)FM(STP_ISSYNC_1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_27_24\tFM(SD1_DAT2)\t\tFM(SD2_DAT6)\tFM(MSIOF1_SS1_G)\tFM(NFDATA15_B)\t\t\tF_(0, 0)\tFM(TS_SDAT1_B)\tFM(STP_ISD_1_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_31_28\tFM(SD1_DAT3)\t\tFM(SD2_DAT7)\tFM(MSIOF1_SS2_G)\tFM(NFRB_N_B)\t\t\tF_(0, 0)\tFM(TS_SDEN1_B)\tFM(STP_ISEN_1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_3_0\t\tFM(SD2_CLK)\t\tF_(0, 0)\tFM(NFDATA8)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_7_4\t\tFM(SD2_CMD)\t\tF_(0, 0)\tFM(NFDATA9)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_11_8\tFM(SD2_DAT0)\t\tF_(0, 0)\tFM(NFDATA10)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_15_12\tFM(SD2_DAT1)\t\tF_(0, 0)\tFM(NFDATA11)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_19_16\tFM(SD2_DAT2)\t\tF_(0, 0)\tFM(NFDATA12)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_23_20\tFM(SD2_DAT3)\t\tF_(0, 0)\tFM(NFDATA13)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_27_24\tFM(SD2_DS)\t\tF_(0, 0)\tFM(NFALE)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tFM(SATA_DEVSLP_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_31_28\tFM(SD3_CLK)\t\tF_(0, 0)\tFM(NFWE_N)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_3_0\tFM(SD3_CMD)\t\tF_(0, 0)\tFM(NFRE_N)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_7_4\tFM(SD3_DAT0)\t\tF_(0, 0)\tFM(NFDATA0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_11_8\tFM(SD3_DAT1)\t\tF_(0, 0)\tFM(NFDATA1)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_15_12\tFM(SD3_DAT2)\t\tF_(0, 0)\tFM(NFDATA2)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_19_16\tFM(SD3_DAT3)\t\tF_(0, 0)\tFM(NFDATA3)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_23_20\tFM(SD3_DAT4)\t\tFM(SD2_CD_A)\tFM(NFDATA4)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_27_24\tFM(SD3_DAT5)\t\tFM(SD2_WP_A)\tFM(NFDATA5)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_31_28\tFM(SD3_DAT6)\t\tFM(SD3_CD)\tFM(NFDATA6)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_3_0\tFM(SD3_DAT7)\t\tFM(SD3_WP)\tFM(NFDATA7)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_7_4\tFM(SD3_DS)\t\tF_(0, 0)\tFM(NFCLE)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_11_8\tFM(SD0_CD)\t\tF_(0, 0)\tFM(NFDATA14_A)\t\tF_(0, 0)\t\t\tFM(SCL2_B)\tFM(SIM0_RST_A)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t \t\t\t \t\t\t\t \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \t\t \n#define IP11_15_12\tFM(SD0_WP)\t\tF_(0, 0)\tFM(NFDATA15_A)\t\tF_(0, 0)\t\t\tFM(SDA2_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_19_16\tFM(SD1_CD)\t\tF_(0, 0)\tFM(NFRB_N_A)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(SIM0_CLK_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_23_20\tFM(SD1_WP)\t\tF_(0, 0)\tFM(NFCE_N_A)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(SIM0_D_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_27_24\tFM(SCK0)\t\tFM(HSCK1_B)\tFM(MSIOF1_SS2_B)\tFM(AUDIO_CLKC_B)\t\tFM(SDA2_A)\tFM(SIM0_RST_B)\tFM(STP_OPWM_0_C)\tFM(RIF0_CLK_B)\tF_(0, 0)\t\tFM(ADICHS2)\tFM(SCK5_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_31_28\tFM(RX0)\t\t\tFM(HRX1_B)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SCK0_C)\tFM(STP_ISCLK_0_C)\tFM(RIF0_D0_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_3_0\tFM(TX0)\t\t\tFM(HTX1_B)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SPSYNC0_C)FM(STP_ISSYNC_0_C)\tFM(RIF0_D1_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_7_4\tFM(CTS0_N)\t\tFM(HCTS1_N_B)\tFM(MSIOF1_SYNC_B)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SPSYNC1_C)FM(STP_ISSYNC_1_C)\tFM(RIF1_SYNC_B)\tFM(AUDIO_CLKOUT_C)\tFM(ADICS_SAMP)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_11_8\tFM(RTS0_N)\t\tFM(HRTS1_N_B)\tFM(MSIOF1_SS1_B)\tFM(AUDIO_CLKA_B)\t\tFM(SCL2_A)\tF_(0, 0)\tFM(STP_IVCXO27_1_C)\tFM(RIF0_SYNC_B)\tF_(0, 0)\t\tFM(ADICHS1)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_15_12\tFM(RX1_A)\t\tFM(HRX1_A)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDAT0_C)\tFM(STP_ISD_0_C)\t\tFM(RIF1_CLK_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_19_16\tFM(TX1_A)\t\tFM(HTX1_A)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDEN0_C)\tFM(STP_ISEN_0_C)\tFM(RIF1_D0_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_23_20\tFM(CTS1_N)\t\tFM(HCTS1_N_A)\tFM(MSIOF1_RXD_B)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDEN1_C)\tFM(STP_ISEN_1_C)\tFM(RIF1_D0_B)\tF_(0, 0)\t\tFM(ADIDATA)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_27_24\tFM(RTS1_N)\t\tFM(HRTS1_N_A)\tFM(MSIOF1_TXD_B)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDAT1_C)\tFM(STP_ISD_1_C)\t\tFM(RIF1_D1_B)\tF_(0, 0)\t\tFM(ADICHS0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_31_28\tFM(SCK2)\t\tFM(SCIF_CLK_B)\tFM(MSIOF1_SCK_B)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SCK1_C)\tFM(STP_ISCLK_1_C)\tFM(RIF1_CLK_B)\tF_(0, 0)\t\tFM(ADICLK)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_3_0\tFM(TX2_A)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(SD2_CD_B)\t\t\tFM(SCL1_A)\tF_(0, 0)\tFM(FMCLK_A)\t\tFM(RIF1_D1_C)\tF_(0, 0)\t\tFM(FSO_CFE_0_N)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_7_4\tFM(RX2_A)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(SD2_WP_B)\t\t\tFM(SDA1_A)\tF_(0, 0)\tFM(FMIN_A)\t\tFM(RIF1_SYNC_C)\tF_(0, 0)\t\tFM(FSO_CFE_1_N)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_11_8\tFM(HSCK0)\t\tF_(0, 0)\tFM(MSIOF1_SCK_D)\tFM(AUDIO_CLKB_A)\t\tFM(SSI_SDATA1_B)FM(TS_SCK0_D)\tFM(STP_ISCLK_0_D)\tFM(RIF0_CLK_C)\tF_(0, 0)\t\tF_(0, 0)\tFM(RX5_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_15_12\tFM(HRX0)\t\tF_(0, 0)\tFM(MSIOF1_RXD_D)\tF_(0, 0)\t\t\tFM(SSI_SDATA2_B)FM(TS_SDEN0_D)\tFM(STP_ISEN_0_D)\tFM(RIF0_D0_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_19_16\tFM(HTX0)\t\tF_(0, 0)\tFM(MSIOF1_TXD_D)\tF_(0, 0)\t\t\tFM(SSI_SDATA9_B)FM(TS_SDAT0_D)\tFM(STP_ISD_0_D)\t\tFM(RIF0_D1_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_23_20\tFM(HCTS0_N)\t\tFM(RX2_B)\tFM(MSIOF1_SYNC_D)\tF_(0, 0)\t\t\tFM(SSI_SCK9_A)\tFM(TS_SPSYNC0_D)FM(STP_ISSYNC_0_D)\tFM(RIF0_SYNC_C)\tFM(AUDIO_CLKOUT1_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_27_24\tFM(HRTS0_N)\t\tFM(TX2_B)\tFM(MSIOF1_SS1_D)\tF_(0, 0)\t\t\tFM(SSI_WS9_A)\tF_(0, 0)\tFM(STP_IVCXO27_0_D)\tFM(BPFCLK_A)\tFM(AUDIO_CLKOUT2_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_31_28\tFM(MSIOF0_SYNC)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tFM(AUDIO_CLKOUT_A)\tF_(0, 0)\tFM(TX5_B)\tF_(0, 0)\tF_(0, 0) FM(BPFCLK_D) F_(0, 0) F_(0, 0)\n#define IP14_3_0\tFM(MSIOF0_SS1)\t\tFM(RX5_A)\tFM(NFWP_N_A)\t\tFM(AUDIO_CLKA_C)\t\tFM(SSI_SCK2_A)\tF_(0, 0)\tFM(STP_IVCXO27_0_C)\tF_(0, 0)\tFM(AUDIO_CLKOUT3_A)\tF_(0, 0)\tFM(TCLK1_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_7_4\tFM(MSIOF0_SS2)\t\tFM(TX5_A)\tFM(MSIOF1_SS2_D)\tFM(AUDIO_CLKC_A)\t\tFM(SSI_WS2_A)\tF_(0, 0)\tFM(STP_OPWM_0_D)\tF_(0, 0)\tFM(AUDIO_CLKOUT_D)\tF_(0, 0)\tFM(SPEEDIN_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_11_8\tFM(MLB_CLK)\t\tF_(0, 0)\tFM(MSIOF1_SCK_F)\tF_(0, 0)\t\t\tFM(SCL1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_15_12\tFM(MLB_SIG)\t\tFM(RX1_B)\tFM(MSIOF1_SYNC_F)\tF_(0, 0)\t\t\tFM(SDA1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_19_16\tFM(MLB_DAT)\t\tFM(TX1_B)\tFM(MSIOF1_RXD_F)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_23_20\tFM(SSI_SCK01239)\tF_(0, 0)\tFM(MSIOF1_TXD_F)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_27_24\tFM(SSI_WS01239)\t\tF_(0, 0)\tFM(MSIOF1_SS1_F)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t \t\t\t \t\t\t\t \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \t\t \n#define IP14_31_28\tFM(SSI_SDATA0)\t\tF_(0, 0)\tFM(MSIOF1_SS2_F)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_3_0\tFM(SSI_SDATA1_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_7_4\tFM(SSI_SDATA2_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\t\tFM(SSI_SCK1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_11_8\tFM(SSI_SCK349)\t\tF_(0, 0)\tFM(MSIOF1_SS1_A)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tFM(STP_OPWM_0_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_15_12\tFM(SSI_WS349)\t\tFM(HCTS2_N_A)\tFM(MSIOF1_SS2_A)\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tFM(STP_IVCXO27_0_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_19_16\tFM(SSI_SDATA3)\t\tFM(HRTS2_N_A)\tFM(MSIOF1_TXD_A)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SCK0_A)\tFM(STP_ISCLK_0_A)\tFM(RIF0_D1_A)\tFM(RIF2_D0_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_23_20\tFM(SSI_SCK4)\t\tFM(HRX2_A)\tFM(MSIOF1_SCK_A)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDAT0_A)\tFM(STP_ISD_0_A)\t\tFM(RIF0_CLK_A)\tFM(RIF2_CLK_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_27_24\tFM(SSI_WS4)\t\tFM(HTX2_A)\tFM(MSIOF1_SYNC_A)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDEN0_A)\tFM(STP_ISEN_0_A)\tFM(RIF0_SYNC_A)\tFM(RIF2_SYNC_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_31_28\tFM(SSI_SDATA4)\t\tFM(HSCK2_A)\tFM(MSIOF1_RXD_A)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SPSYNC0_A)FM(STP_ISSYNC_0_A)\tFM(RIF0_D0_A)\tFM(RIF2_D1_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_3_0\tFM(SSI_SCK6)\t\tFM(USB2_PWEN)\tF_(0, 0)\t\tFM(SIM0_RST_D)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_7_4\tFM(SSI_WS6)\t\tFM(USB2_OVC)\tF_(0, 0)\t\tFM(SIM0_D_D)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_11_8\tFM(SSI_SDATA6)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(SIM0_CLK_D)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tFM(SATA_DEVSLP_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_15_12\tFM(SSI_SCK78)\t\tFM(HRX2_B)\tFM(MSIOF1_SCK_C)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SCK1_A)\tFM(STP_ISCLK_1_A)\tFM(RIF1_CLK_A)\tFM(RIF3_CLK_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_19_16\tFM(SSI_WS78)\t\tFM(HTX2_B)\tFM(MSIOF1_SYNC_C)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDAT1_A)\tFM(STP_ISD_1_A)\t\tFM(RIF1_SYNC_A)\tFM(RIF3_SYNC_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_23_20\tFM(SSI_SDATA7)\t\tFM(HCTS2_N_B)\tFM(MSIOF1_RXD_C)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SDEN1_A)\tFM(STP_ISEN_1_A)\tFM(RIF1_D0_A)\tFM(RIF3_D0_A)\t\tF_(0, 0)\tFM(TCLK2_A)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_27_24\tFM(SSI_SDATA8)\t\tFM(HRTS2_N_B)\tFM(MSIOF1_TXD_C)\tF_(0, 0)\t\t\tF_(0, 0)\tFM(TS_SPSYNC1_A)FM(STP_ISSYNC_1_A)\tFM(RIF1_D1_A)\tFM(RIF3_D1_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP16_31_28\tFM(SSI_SDATA9_A)\tFM(HSCK2_B)\tFM(MSIOF1_SS1_C)\tFM(HSCK1_A)\t\t\tFM(SSI_WS1_B)\tFM(SCK1)\tFM(STP_IVCXO27_1_A)\tFM(SCK5_A)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP17_3_0\tFM(AUDIO_CLKA_A)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP17_7_4\tFM(AUDIO_CLKB_B)\tFM(SCIF_CLK_A)\tF_(0, 0)\t\tF_(0, 0)\t\t\tF_(0, 0)\tF_(0, 0)\tFM(STP_IVCXO27_1_D)\tFM(REMOCON_A)\tF_(0, 0)\t\tF_(0, 0)\tFM(TCLK1_A)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP17_11_8\tFM(USB0_PWEN)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(SIM0_RST_C)\t\t\tF_(0, 0)\tFM(TS_SCK1_D)\tFM(STP_ISCLK_1_D)\tFM(BPFCLK_B)\tFM(RIF3_CLK_B)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) FM(HSCK2_C) F_(0, 0) F_(0, 0)\n#define IP17_15_12\tFM(USB0_OVC)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(SIM0_D_C)\t\t\tF_(0, 0)\tFM(TS_SDAT1_D)\tFM(STP_ISD_1_D)\t\tF_(0, 0)\tFM(RIF3_SYNC_B)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) FM(HRX2_C) F_(0, 0) F_(0, 0)\n#define IP17_19_16\tFM(USB1_PWEN)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(SIM0_CLK_C)\t\t\tFM(SSI_SCK1_A)\tFM(TS_SCK0_E)\tFM(STP_ISCLK_0_E)\tFM(FMCLK_B)\tFM(RIF2_CLK_B)\t\tF_(0, 0)\tFM(SPEEDIN_A)\tF_(0, 0)\tF_(0, 0) FM(HTX2_C) F_(0, 0) F_(0, 0)\n#define IP17_23_20\tFM(USB1_OVC)\t\tF_(0, 0)\tFM(MSIOF1_SS2_C)\tF_(0, 0)\t\t\tFM(SSI_WS1_A)\tFM(TS_SDAT0_E)\tFM(STP_ISD_0_E)\t\tFM(FMIN_B)\tFM(RIF2_SYNC_B)\t\tF_(0, 0)\tFM(REMOCON_B)\tF_(0, 0)\tF_(0, 0) FM(HCTS2_N_C) F_(0, 0) F_(0, 0)\n#define IP17_27_24\tFM(USB30_PWEN)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(AUDIO_CLKOUT_B)\t\tFM(SSI_SCK2_B)\tFM(TS_SDEN1_D)\tFM(STP_ISEN_1_D)\tFM(STP_OPWM_0_E)FM(RIF3_D0_B)\t\tF_(0, 0)\tFM(TCLK2_B)\tFM(TPU0TO0)\tFM(BPFCLK_C) FM(HRTS2_N_C) F_(0, 0) F_(0, 0)\n#define IP17_31_28\tFM(USB30_OVC)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(AUDIO_CLKOUT1_B)\t\tFM(SSI_WS2_B)\tFM(TS_SPSYNC1_D)FM(STP_ISSYNC_1_D)\tFM(STP_IVCXO27_0_E)FM(RIF3_D1_B)\tF_(0, 0)\tFM(FSO_TOE_N)\tFM(TPU0TO1)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP18_3_0\tFM(USB2_CH3_PWEN)\tF_(0, 0)\tF_(0, 0)\t\tFM(AUDIO_CLKOUT2_B)\t\tFM(SSI_SCK9_B)\tFM(TS_SDEN0_E)\tFM(STP_ISEN_0_E)\tF_(0, 0)\tFM(RIF2_D0_B)\t\tF_(0, 0)\tF_(0, 0)\tFM(TPU0TO2)\tFM(FMCLK_C) FM(FMCLK_D) F_(0, 0) F_(0, 0)\n#define IP18_7_4\tFM(USB2_CH3_OVC)\tF_(0, 0)\tF_(0, 0)\t\tFM(AUDIO_CLKOUT3_B)\t\tFM(SSI_WS9_B)\tFM(TS_SPSYNC0_E)FM(STP_ISSYNC_0_E)\tF_(0, 0)\tFM(RIF2_D1_B)\t\tF_(0, 0)\tF_(0, 0)\tFM(TPU0TO3)\tFM(FMIN_C) FM(FMIN_D) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\\\n\\\n\t\t\t\t\t\t\t\t\t\t\t\tGPSR6_31 \\\n\t\t\t\t\t\t\t\t\t\t\t\tGPSR6_30 \\\n\t\t\t\t\t\t\t\t\t\t\t\tGPSR6_29 \\\n\t\tGPSR1_28\t\t\t\t\t\t\t\t\tGPSR6_28 \\\n\t\tGPSR1_27\t\t\t\t\t\t\t\t\tGPSR6_27 \\\n\t\tGPSR1_26\t\t\t\t\t\t\t\t\tGPSR6_26 \\\n\t\tGPSR1_25\t\t\t\t\t\t\tGPSR5_25\tGPSR6_25 \\\n\t\tGPSR1_24\t\t\t\t\t\t\tGPSR5_24\tGPSR6_24 \\\n\t\tGPSR1_23\t\t\t\t\t\t\tGPSR5_23\tGPSR6_23 \\\n\t\tGPSR1_22\t\t\t\t\t\t\tGPSR5_22\tGPSR6_22 \\\n\t\tGPSR1_21\t\t\t\t\t\t\tGPSR5_21\tGPSR6_21 \\\n\t\tGPSR1_20\t\t\t\t\t\t\tGPSR5_20\tGPSR6_20 \\\n\t\tGPSR1_19\t\t\t\t\t\t\tGPSR5_19\tGPSR6_19 \\\n\t\tGPSR1_18\t\t\t\t\t\t\tGPSR5_18\tGPSR6_18 \\\n\t\tGPSR1_17\t\t\t\t\tGPSR4_17\tGPSR5_17\tGPSR6_17 \\\n\t\tGPSR1_16\t\t\t\t\tGPSR4_16\tGPSR5_16\tGPSR6_16 \\\nGPSR0_15\tGPSR1_15\t\t\tGPSR3_15\tGPSR4_15\tGPSR5_15\tGPSR6_15 \\\nGPSR0_14\tGPSR1_14\tGPSR2_14\tGPSR3_14\tGPSR4_14\tGPSR5_14\tGPSR6_14 \\\nGPSR0_13\tGPSR1_13\tGPSR2_13\tGPSR3_13\tGPSR4_13\tGPSR5_13\tGPSR6_13 \\\nGPSR0_12\tGPSR1_12\tGPSR2_12\tGPSR3_12\tGPSR4_12\tGPSR5_12\tGPSR6_12 \\\nGPSR0_11\tGPSR1_11\tGPSR2_11\tGPSR3_11\tGPSR4_11\tGPSR5_11\tGPSR6_11 \\\nGPSR0_10\tGPSR1_10\tGPSR2_10\tGPSR3_10\tGPSR4_10\tGPSR5_10\tGPSR6_10 \\\nGPSR0_9\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\tGPSR4_9\t\tGPSR5_9\t\tGPSR6_9 \\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\tGPSR4_8\t\tGPSR5_8\t\tGPSR6_8 \\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\tGPSR4_7\t\tGPSR5_7\t\tGPSR6_7 \\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\tGPSR4_6\t\tGPSR5_6\t\tGPSR6_6 \\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\tGPSR4_5\t\tGPSR5_5\t\tGPSR6_5 \\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\tGPSR4_4\t\tGPSR5_4\t\tGPSR6_4 \\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\tGPSR4_3\t\tGPSR5_3\t\tGPSR6_3\t\tGPSR7_3 \\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\tGPSR4_2\t\tGPSR5_2\t\tGPSR6_2\t\tGPSR7_2 \\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\tGPSR4_1\t\tGPSR5_1\t\tGPSR6_1\t\tGPSR7_1 \\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\t\tGPSR4_0\t\tGPSR5_0\t\tGPSR6_0\t\tGPSR7_0\n\n#define PINMUX_IPSR\t\t\t\t\\\n\\\nFM(IP0_3_0)\tIP0_3_0\t\tFM(IP1_3_0)\tIP1_3_0\t\tFM(IP2_3_0)\tIP2_3_0\t\tFM(IP3_3_0)\tIP3_3_0 \\\nFM(IP0_7_4)\tIP0_7_4\t\tFM(IP1_7_4)\tIP1_7_4\t\tFM(IP2_7_4)\tIP2_7_4\t\tFM(IP3_7_4)\tIP3_7_4 \\\nFM(IP0_11_8)\tIP0_11_8\tFM(IP1_11_8)\tIP1_11_8\tFM(IP2_11_8)\tIP2_11_8\tFM(IP3_11_8)\tIP3_11_8 \\\nFM(IP0_15_12)\tIP0_15_12\tFM(IP1_15_12)\tIP1_15_12\tFM(IP2_15_12)\tIP2_15_12\tFM(IP3_15_12)\tIP3_15_12 \\\nFM(IP0_19_16)\tIP0_19_16\tFM(IP1_19_16)\tIP1_19_16\tFM(IP2_19_16)\tIP2_19_16\tFM(IP3_19_16)\tIP3_19_16 \\\nFM(IP0_23_20)\tIP0_23_20\tFM(IP1_23_20)\tIP1_23_20\tFM(IP2_23_20)\tIP2_23_20\tFM(IP3_23_20)\tIP3_23_20 \\\nFM(IP0_27_24)\tIP0_27_24\tFM(IP1_27_24)\tIP1_27_24\tFM(IP2_27_24)\tIP2_27_24\tFM(IP3_27_24)\tIP3_27_24 \\\nFM(IP0_31_28)\tIP0_31_28\tFM(IP1_31_28)\tIP1_31_28\tFM(IP2_31_28)\tIP2_31_28\tFM(IP3_31_28)\tIP3_31_28 \\\n\\\nFM(IP4_3_0)\tIP4_3_0\t\tFM(IP5_3_0)\tIP5_3_0\t\tFM(IP6_3_0)\tIP6_3_0\t\tFM(IP7_3_0)\tIP7_3_0 \\\nFM(IP4_7_4)\tIP4_7_4\t\tFM(IP5_7_4)\tIP5_7_4\t\tFM(IP6_7_4)\tIP6_7_4\t\tFM(IP7_7_4)\tIP7_7_4 \\\nFM(IP4_11_8)\tIP4_11_8\tFM(IP5_11_8)\tIP5_11_8\tFM(IP6_11_8)\tIP6_11_8\tFM(IP7_11_8)\tIP7_11_8 \\\nFM(IP4_15_12)\tIP4_15_12\tFM(IP5_15_12)\tIP5_15_12\tFM(IP6_15_12)\tIP6_15_12 \\\nFM(IP4_19_16)\tIP4_19_16\tFM(IP5_19_16)\tIP5_19_16\tFM(IP6_19_16)\tIP6_19_16\tFM(IP7_19_16)\tIP7_19_16 \\\nFM(IP4_23_20)\tIP4_23_20\tFM(IP5_23_20)\tIP5_23_20\tFM(IP6_23_20)\tIP6_23_20\tFM(IP7_23_20)\tIP7_23_20 \\\nFM(IP4_27_24)\tIP4_27_24\tFM(IP5_27_24)\tIP5_27_24\tFM(IP6_27_24)\tIP6_27_24\tFM(IP7_27_24)\tIP7_27_24 \\\nFM(IP4_31_28)\tIP4_31_28\tFM(IP5_31_28)\tIP5_31_28\tFM(IP6_31_28)\tIP6_31_28\tFM(IP7_31_28)\tIP7_31_28 \\\n\\\nFM(IP8_3_0)\tIP8_3_0\t\tFM(IP9_3_0)\tIP9_3_0\t\tFM(IP10_3_0)\tIP10_3_0\tFM(IP11_3_0)\tIP11_3_0 \\\nFM(IP8_7_4)\tIP8_7_4\t\tFM(IP9_7_4)\tIP9_7_4\t\tFM(IP10_7_4)\tIP10_7_4\tFM(IP11_7_4)\tIP11_7_4 \\\nFM(IP8_11_8)\tIP8_11_8\tFM(IP9_11_8)\tIP9_11_8\tFM(IP10_11_8)\tIP10_11_8\tFM(IP11_11_8)\tIP11_11_8 \\\nFM(IP8_15_12)\tIP8_15_12\tFM(IP9_15_12)\tIP9_15_12\tFM(IP10_15_12)\tIP10_15_12\tFM(IP11_15_12)\tIP11_15_12 \\\nFM(IP8_19_16)\tIP8_19_16\tFM(IP9_19_16)\tIP9_19_16\tFM(IP10_19_16)\tIP10_19_16\tFM(IP11_19_16)\tIP11_19_16 \\\nFM(IP8_23_20)\tIP8_23_20\tFM(IP9_23_20)\tIP9_23_20\tFM(IP10_23_20)\tIP10_23_20\tFM(IP11_23_20)\tIP11_23_20 \\\nFM(IP8_27_24)\tIP8_27_24\tFM(IP9_27_24)\tIP9_27_24\tFM(IP10_27_24)\tIP10_27_24\tFM(IP11_27_24)\tIP11_27_24 \\\nFM(IP8_31_28)\tIP8_31_28\tFM(IP9_31_28)\tIP9_31_28\tFM(IP10_31_28)\tIP10_31_28\tFM(IP11_31_28)\tIP11_31_28 \\\n\\\nFM(IP12_3_0)\tIP12_3_0\tFM(IP13_3_0)\tIP13_3_0\tFM(IP14_3_0)\tIP14_3_0\tFM(IP15_3_0)\tIP15_3_0 \\\nFM(IP12_7_4)\tIP12_7_4\tFM(IP13_7_4)\tIP13_7_4\tFM(IP14_7_4)\tIP14_7_4\tFM(IP15_7_4)\tIP15_7_4 \\\nFM(IP12_11_8)\tIP12_11_8\tFM(IP13_11_8)\tIP13_11_8\tFM(IP14_11_8)\tIP14_11_8\tFM(IP15_11_8)\tIP15_11_8 \\\nFM(IP12_15_12)\tIP12_15_12\tFM(IP13_15_12)\tIP13_15_12\tFM(IP14_15_12)\tIP14_15_12\tFM(IP15_15_12)\tIP15_15_12 \\\nFM(IP12_19_16)\tIP12_19_16\tFM(IP13_19_16)\tIP13_19_16\tFM(IP14_19_16)\tIP14_19_16\tFM(IP15_19_16)\tIP15_19_16 \\\nFM(IP12_23_20)\tIP12_23_20\tFM(IP13_23_20)\tIP13_23_20\tFM(IP14_23_20)\tIP14_23_20\tFM(IP15_23_20)\tIP15_23_20 \\\nFM(IP12_27_24)\tIP12_27_24\tFM(IP13_27_24)\tIP13_27_24\tFM(IP14_27_24)\tIP14_27_24\tFM(IP15_27_24)\tIP15_27_24 \\\nFM(IP12_31_28)\tIP12_31_28\tFM(IP13_31_28)\tIP13_31_28\tFM(IP14_31_28)\tIP14_31_28\tFM(IP15_31_28)\tIP15_31_28 \\\n\\\nFM(IP16_3_0)\tIP16_3_0\tFM(IP17_3_0)\tIP17_3_0\tFM(IP18_3_0)\tIP18_3_0 \\\nFM(IP16_7_4)\tIP16_7_4\tFM(IP17_7_4)\tIP17_7_4\tFM(IP18_7_4)\tIP18_7_4 \\\nFM(IP16_11_8)\tIP16_11_8\tFM(IP17_11_8)\tIP17_11_8 \\\nFM(IP16_15_12)\tIP16_15_12\tFM(IP17_15_12)\tIP17_15_12 \\\nFM(IP16_19_16)\tIP16_19_16\tFM(IP17_19_16)\tIP17_19_16 \\\nFM(IP16_23_20)\tIP16_23_20\tFM(IP17_23_20)\tIP17_23_20 \\\nFM(IP16_27_24)\tIP16_27_24\tFM(IP17_27_24)\tIP17_27_24 \\\nFM(IP16_31_28)\tIP16_31_28\tFM(IP17_31_28)\tIP17_31_28\n\n \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \n#define MOD_SEL0_31_30_29\tFM(SEL_MSIOF3_0)\tFM(SEL_MSIOF3_1)\tFM(SEL_MSIOF3_2)\tFM(SEL_MSIOF3_3)\tFM(SEL_MSIOF3_4)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\n#define MOD_SEL0_28_27\t\tFM(SEL_MSIOF2_0)\tFM(SEL_MSIOF2_1)\tFM(SEL_MSIOF2_2)\tFM(SEL_MSIOF2_3)\n#define MOD_SEL0_26_25_24\tFM(SEL_MSIOF1_0)\tFM(SEL_MSIOF1_1)\tFM(SEL_MSIOF1_2)\tFM(SEL_MSIOF1_3)\tFM(SEL_MSIOF1_4)\tFM(SEL_MSIOF1_5)\tFM(SEL_MSIOF1_6)\tF_(0, 0)\n#define MOD_SEL0_23\t\tFM(SEL_LBSC_0)\t\tFM(SEL_LBSC_1)\n#define MOD_SEL0_22\t\tFM(SEL_IEBUS_0)\t\tFM(SEL_IEBUS_1)\n#define MOD_SEL0_21\t\tFM(SEL_I2C2_0)\t\tFM(SEL_I2C2_1)\n#define MOD_SEL0_20\t\tFM(SEL_I2C1_0)\t\tFM(SEL_I2C1_1)\n#define MOD_SEL0_19\t\tFM(SEL_HSCIF4_0)\tFM(SEL_HSCIF4_1)\n#define MOD_SEL0_18_17\t\tFM(SEL_HSCIF3_0)\tFM(SEL_HSCIF3_1)\tFM(SEL_HSCIF3_2)\tFM(SEL_HSCIF3_3)\n#define MOD_SEL0_16\t\tFM(SEL_HSCIF1_0)\tFM(SEL_HSCIF1_1)\n#define MOD_SEL0_14_13\t\tFM(SEL_HSCIF2_0)\tFM(SEL_HSCIF2_1)\tFM(SEL_HSCIF2_2)\tF_(0, 0)\n#define MOD_SEL0_12\t\tFM(SEL_ETHERAVB_0)\tFM(SEL_ETHERAVB_1)\n#define MOD_SEL0_11\t\tFM(SEL_DRIF3_0)\t\tFM(SEL_DRIF3_1)\n#define MOD_SEL0_10\t\tFM(SEL_DRIF2_0)\t\tFM(SEL_DRIF2_1)\n#define MOD_SEL0_9_8\t\tFM(SEL_DRIF1_0)\t\tFM(SEL_DRIF1_1)\t\tFM(SEL_DRIF1_2)\t\tF_(0, 0)\n#define MOD_SEL0_7_6\t\tFM(SEL_DRIF0_0)\t\tFM(SEL_DRIF0_1)\t\tFM(SEL_DRIF0_2)\t\tF_(0, 0)\n#define MOD_SEL0_5\t\tFM(SEL_CANFD0_0)\tFM(SEL_CANFD0_1)\n#define MOD_SEL0_4_3\t\tFM(SEL_ADGA_0)\t\tFM(SEL_ADGA_1)\t\tFM(SEL_ADGA_2)\t\tFM(SEL_ADGA_3)\n\n \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \n#define MOD_SEL1_31_30\t\tFM(SEL_TSIF1_0)\t\tFM(SEL_TSIF1_1)\t\tFM(SEL_TSIF1_2)\t\tFM(SEL_TSIF1_3)\n#define MOD_SEL1_29_28_27\tFM(SEL_TSIF0_0)\t\tFM(SEL_TSIF0_1)\t\tFM(SEL_TSIF0_2)\t\tFM(SEL_TSIF0_3)\t\tFM(SEL_TSIF0_4)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\n#define MOD_SEL1_26\t\tFM(SEL_TIMER_TMU1_0)\tFM(SEL_TIMER_TMU1_1)\n#define MOD_SEL1_25_24\t\tFM(SEL_SSP1_1_0)\tFM(SEL_SSP1_1_1)\tFM(SEL_SSP1_1_2)\tFM(SEL_SSP1_1_3)\n#define MOD_SEL1_23_22_21\tFM(SEL_SSP1_0_0)\tFM(SEL_SSP1_0_1)\tFM(SEL_SSP1_0_2)\tFM(SEL_SSP1_0_3)\tFM(SEL_SSP1_0_4)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\n#define MOD_SEL1_20\t\tFM(SEL_SSI1_0)\t\tFM(SEL_SSI1_1)\n#define MOD_SEL1_19\t\tFM(SEL_SPEED_PULSE_0)\tFM(SEL_SPEED_PULSE_1)\n#define MOD_SEL1_18_17\t\tFM(SEL_SIMCARD_0)\tFM(SEL_SIMCARD_1)\tFM(SEL_SIMCARD_2)\tFM(SEL_SIMCARD_3)\n#define MOD_SEL1_16\t\tFM(SEL_SDHI2_0)\t\tFM(SEL_SDHI2_1)\n#define MOD_SEL1_15_14\t\tFM(SEL_SCIF4_0)\t\tFM(SEL_SCIF4_1)\t\tFM(SEL_SCIF4_2)\t\tF_(0, 0)\n#define MOD_SEL1_13\t\tFM(SEL_SCIF3_0)\t\tFM(SEL_SCIF3_1)\n#define MOD_SEL1_12\t\tFM(SEL_SCIF2_0)\t\tFM(SEL_SCIF2_1)\n#define MOD_SEL1_11\t\tFM(SEL_SCIF1_0)\t\tFM(SEL_SCIF1_1)\n#define MOD_SEL1_10\t\tFM(SEL_SCIF_0)\t\tFM(SEL_SCIF_1)\n#define MOD_SEL1_9\t\tFM(SEL_REMOCON_0)\tFM(SEL_REMOCON_1)\n#define MOD_SEL1_6\t\tFM(SEL_RCAN0_0)\t\tFM(SEL_RCAN0_1)\n#define MOD_SEL1_5\t\tFM(SEL_PWM6_0)\t\tFM(SEL_PWM6_1)\n#define MOD_SEL1_4\t\tFM(SEL_PWM5_0)\t\tFM(SEL_PWM5_1)\n#define MOD_SEL1_3\t\tFM(SEL_PWM4_0)\t\tFM(SEL_PWM4_1)\n#define MOD_SEL1_2\t\tFM(SEL_PWM3_0)\t\tFM(SEL_PWM3_1)\n#define MOD_SEL1_1\t\tFM(SEL_PWM2_0)\t\tFM(SEL_PWM2_1)\n#define MOD_SEL1_0\t\tFM(SEL_PWM1_0)\t\tFM(SEL_PWM1_1)\n\n \t\t\t \t\t\t \t\t\t \t\t\t \n#define MOD_SEL2_31\t\tFM(I2C_SEL_5_0)\t\tFM(I2C_SEL_5_1)\n#define MOD_SEL2_30\t\tFM(I2C_SEL_3_0)\t\tFM(I2C_SEL_3_1)\n#define MOD_SEL2_29\t\tFM(I2C_SEL_0_0)\t\tFM(I2C_SEL_0_1)\n#define MOD_SEL2_28_27\t\tFM(SEL_FM_0)\t\tFM(SEL_FM_1)\t\tFM(SEL_FM_2)\t\tFM(SEL_FM_3)\n#define MOD_SEL2_26\t\tFM(SEL_SCIF5_0)\t\tFM(SEL_SCIF5_1)\n#define MOD_SEL2_25_24_23\tFM(SEL_I2C6_0)\t\tFM(SEL_I2C6_1)\t\tFM(SEL_I2C6_2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\n#define MOD_SEL2_21\t\tFM(SEL_SSI2_0)\t\tFM(SEL_SSI2_1)\n#define MOD_SEL2_20\t\tFM(SEL_SSI9_0)\t\tFM(SEL_SSI9_1)\n#define MOD_SEL2_19\t\tFM(SEL_TIMER_TMU2_0)\tFM(SEL_TIMER_TMU2_1)\n#define MOD_SEL2_18\t\tFM(SEL_ADGB_0)\t\tFM(SEL_ADGB_1)\n#define MOD_SEL2_17\t\tFM(SEL_ADGC_0)\t\tFM(SEL_ADGC_1)\n#define MOD_SEL2_0\t\tFM(SEL_VIN4_0)\t\tFM(SEL_VIN4_1)\n\n#define PINMUX_MOD_SELS\t\\\n\\\nMOD_SEL0_31_30_29\tMOD_SEL1_31_30\t\tMOD_SEL2_31 \\\n\t\t\t\t\t\tMOD_SEL2_30 \\\n\t\t\tMOD_SEL1_29_28_27\tMOD_SEL2_29 \\\nMOD_SEL0_28_27\t\t\t\t\tMOD_SEL2_28_27 \\\nMOD_SEL0_26_25_24\tMOD_SEL1_26\t\tMOD_SEL2_26 \\\n\t\t\tMOD_SEL1_25_24\t\tMOD_SEL2_25_24_23 \\\nMOD_SEL0_23\t\tMOD_SEL1_23_22_21 \\\nMOD_SEL0_22 \\\nMOD_SEL0_21\t\t\t\t\tMOD_SEL2_21 \\\nMOD_SEL0_20\t\tMOD_SEL1_20\t\tMOD_SEL2_20 \\\nMOD_SEL0_19\t\tMOD_SEL1_19\t\tMOD_SEL2_19 \\\nMOD_SEL0_18_17\t\tMOD_SEL1_18_17\t\tMOD_SEL2_18 \\\n\t\t\t\t\t\tMOD_SEL2_17 \\\nMOD_SEL0_16\t\tMOD_SEL1_16 \\\n\t\t\tMOD_SEL1_15_14 \\\nMOD_SEL0_14_13 \\\n\t\t\tMOD_SEL1_13 \\\nMOD_SEL0_12\t\tMOD_SEL1_12 \\\nMOD_SEL0_11\t\tMOD_SEL1_11 \\\nMOD_SEL0_10\t\tMOD_SEL1_10 \\\nMOD_SEL0_9_8\t\tMOD_SEL1_9 \\\nMOD_SEL0_7_6 \\\n\t\t\tMOD_SEL1_6 \\\nMOD_SEL0_5\t\tMOD_SEL1_5 \\\nMOD_SEL0_4_3\t\tMOD_SEL1_4 \\\n\t\t\tMOD_SEL1_3 \\\n\t\t\tMOD_SEL1_2 \\\n\t\t\tMOD_SEL1_1 \\\n\t\t\tMOD_SEL1_0\t\tMOD_SEL2_0\n\n \n#define PINMUX_STATIC \\\n\tFM(QSPI0_SPCLK) FM(QSPI0_SSL) FM(QSPI0_MOSI_IO0) FM(QSPI0_MISO_IO1) \\\n\tFM(QSPI0_IO2) FM(QSPI0_IO3) \\\n\tFM(QSPI1_SPCLK) FM(QSPI1_SSL) FM(QSPI1_MOSI_IO0) FM(QSPI1_MISO_IO1) \\\n\tFM(QSPI1_IO2) FM(QSPI1_IO3) \\\n\tFM(RPC_INT) FM(RPC_WP) FM(RPC_RESET) \\\n\tFM(AVB_TX_CTL) FM(AVB_TXC) FM(AVB_TD0) FM(AVB_TD1) FM(AVB_TD2) FM(AVB_TD3) \\\n\tFM(AVB_RX_CTL) FM(AVB_RXC) FM(AVB_RD0) FM(AVB_RD1) FM(AVB_RD2) FM(AVB_RD3) \\\n\tFM(AVB_TXCREFCLK) FM(AVB_MDIO) \\\n\tFM(PRESETOUT) \\\n\tFM(DU_DOTCLKIN0) FM(DU_DOTCLKIN1) FM(DU_DOTCLKIN2) FM(DU_DOTCLKIN3) \\\n\tFM(TMS) FM(TDO) FM(ASEBRK) FM(MLB_REF) FM(TDI) FM(TCK) FM(TRST) FM(EXTALR)\n\n#define PINMUX_PHYS \\\n\tFM(SCL0) FM(SDA0) FM(SCL3) FM(SDA3) FM(SCL5) FM(SDA5)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)\tFN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_STATIC\n\tPINMUX_PHYS\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),\n\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(AVS2),\n\tPINMUX_SINGLE(CLKOUT),\n\tPINMUX_SINGLE(GP7_02),\n\tPINMUX_SINGLE(GP7_03),\n\tPINMUX_SINGLE(MSIOF0_RXD),\n\tPINMUX_SINGLE(MSIOF0_SCK),\n\tPINMUX_SINGLE(MSIOF0_TXD),\n\tPINMUX_SINGLE(SSI_SCK5),\n\tPINMUX_SINGLE(SSI_SDATA5),\n\tPINMUX_SINGLE(SSI_WS5),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_3_0,\tAVB_MDC),\n\tPINMUX_IPSR_MSEL(IP0_3_0,\tMSIOF2_SS2_C,\t\tSEL_MSIOF2_2),\n\n\tPINMUX_IPSR_GPSR(IP0_7_4,\tAVB_MAGIC),\n\tPINMUX_IPSR_MSEL(IP0_7_4,\tMSIOF2_SS1_C,\t\tSEL_MSIOF2_2),\n\tPINMUX_IPSR_MSEL(IP0_7_4,\tSCK4_A,\t\t\tSEL_SCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tAVB_PHY_INT),\n\tPINMUX_IPSR_MSEL(IP0_11_8,\tMSIOF2_SYNC_C,\t\tSEL_MSIOF2_2),\n\tPINMUX_IPSR_MSEL(IP0_11_8,\tRX4_A,\t\t\tSEL_SCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_15_12,\tAVB_LINK),\n\tPINMUX_IPSR_MSEL(IP0_15_12,\tMSIOF2_SCK_C,\t\tSEL_MSIOF2_2),\n\tPINMUX_IPSR_MSEL(IP0_15_12,\tTX4_A,\t\t\tSEL_SCIF4_0),\n\n\tPINMUX_IPSR_PHYS_MSEL(IP0_19_16, AVB_AVTP_MATCH_A,\tI2C_SEL_5_0,\tSEL_ETHERAVB_0),\n\tPINMUX_IPSR_PHYS_MSEL(IP0_19_16, MSIOF2_RXD_C,\t\tI2C_SEL_5_0,\tSEL_MSIOF2_2),\n\tPINMUX_IPSR_PHYS_MSEL(IP0_19_16, CTS4_N_A,\t\tI2C_SEL_5_0,\tSEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP0_19_16,\tFSCLKST2_N_A,\t\tI2C_SEL_5_0),\n\tPINMUX_IPSR_PHYS(IP0_19_16,     SCL5,                   I2C_SEL_5_1),\n\n\tPINMUX_IPSR_PHYS_MSEL(IP0_23_20, AVB_AVTP_CAPTURE_A,\tI2C_SEL_5_0,\tSEL_ETHERAVB_0),\n\tPINMUX_IPSR_PHYS_MSEL(IP0_23_20, MSIOF2_TXD_C,\t\tI2C_SEL_5_0,\tSEL_MSIOF2_2),\n\tPINMUX_IPSR_PHYS_MSEL(IP0_23_20, RTS4_N_A,\t\tI2C_SEL_5_0,\tSEL_SCIF4_0),\n\tPINMUX_IPSR_PHYS(IP0_23_20,\tSDA5,\t\t\tI2C_SEL_5_1),\n\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tIRQ0),\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tQPOLB),\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tDU_CDE),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\tVI4_DATA0_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\tCAN0_TX_B,\t\tSEL_RCAN0_1),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\tCANFD0_TX_B,\t\tSEL_CANFD0_1),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\tMSIOF3_SS2_E,\t\tSEL_MSIOF3_4),\n\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tIRQ1),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tQPOLA),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tDU_DISP),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\tVI4_DATA1_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\tCAN0_RX_B,\t\tSEL_RCAN0_1),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\tCANFD0_RX_B,\t\tSEL_CANFD0_1),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\tMSIOF3_SS1_E,\t\tSEL_MSIOF3_4),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_3_0,\tIRQ2),\n\tPINMUX_IPSR_GPSR(IP1_3_0,\tQCPV_QDE),\n\tPINMUX_IPSR_GPSR(IP1_3_0,\tDU_EXODDF_DU_ODDF_DISP_CDE),\n\tPINMUX_IPSR_MSEL(IP1_3_0,\tVI4_DATA2_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP1_3_0,\tPWM3_B,\t\t\tSEL_PWM3_1),\n\tPINMUX_IPSR_MSEL(IP1_3_0,\tMSIOF3_SYNC_E,\t\tSEL_MSIOF3_4),\n\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tIRQ3),\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tQSTVB_QVE),\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tDU_DOTCLKOUT1),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\tVI4_DATA3_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\tPWM4_B,\t\t\tSEL_PWM4_1),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\tMSIOF3_SCK_E,\t\tSEL_MSIOF3_4),\n\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tIRQ4),\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tQSTH_QHS),\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tDU_EXHSYNC_DU_HSYNC),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\tVI4_DATA4_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\tPWM5_B,\t\t\tSEL_PWM5_1),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\tMSIOF3_RXD_E,\t\tSEL_MSIOF3_4),\n\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tIRQ5),\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tQSTB_QHE),\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tDU_EXVSYNC_DU_VSYNC),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\tVI4_DATA5_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\tPWM6_B,\t\t\tSEL_PWM6_1),\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tFSCLKST2_N_B),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\tMSIOF3_TXD_E,\t\tSEL_MSIOF3_4),\n\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tPWM0),\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tAVB_AVTP_PPS),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\tVI4_DATA6_B,\t\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\tIECLK_B,\t\tSEL_IEBUS_1),\n\n\tPINMUX_IPSR_PHYS_MSEL(IP1_23_20, PWM1_A,\t\tI2C_SEL_3_0,\tSEL_PWM1_0),\n\tPINMUX_IPSR_PHYS_MSEL(IP1_23_20, HRX3_D,\t\tI2C_SEL_3_0,\tSEL_HSCIF3_3),\n\tPINMUX_IPSR_PHYS_MSEL(IP1_23_20, VI4_DATA7_B,\t\tI2C_SEL_3_0,\tSEL_VIN4_1),\n\tPINMUX_IPSR_PHYS_MSEL(IP1_23_20, IERX_B,\t\tI2C_SEL_3_0,\tSEL_IEBUS_1),\n\tPINMUX_IPSR_PHYS(IP1_23_20,\tSCL3,\t\t\tI2C_SEL_3_1),\n\n\tPINMUX_IPSR_PHYS_MSEL(IP1_27_24, PWM2_A,\t\tI2C_SEL_3_0,\tSEL_PWM2_0),\n\tPINMUX_IPSR_PHYS_MSEL(IP1_27_24, HTX3_D,\t\tI2C_SEL_3_0,\tSEL_HSCIF3_3),\n\tPINMUX_IPSR_PHYS_MSEL(IP1_27_24, IETX_B,\t\tI2C_SEL_3_0,\tSEL_IEBUS_1),\n\tPINMUX_IPSR_PHYS(IP1_27_24,\tSDA3,\t\t\tI2C_SEL_3_1),\n\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tA0),\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tLCDOUT16),\n\tPINMUX_IPSR_MSEL(IP1_31_28,\tMSIOF3_SYNC_B,\t\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tVI4_DATA8),\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tDU_DB0),\n\tPINMUX_IPSR_MSEL(IP1_31_28,\tPWM3_A,\t\t\tSEL_PWM3_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_3_0,\tA1),\n\tPINMUX_IPSR_GPSR(IP2_3_0,\tLCDOUT17),\n\tPINMUX_IPSR_MSEL(IP2_3_0,\tMSIOF3_TXD_B,\t\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP2_3_0,\tVI4_DATA9),\n\tPINMUX_IPSR_GPSR(IP2_3_0,\tDU_DB1),\n\tPINMUX_IPSR_MSEL(IP2_3_0,\tPWM4_A,\t\t\tSEL_PWM4_0),\n\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tA2),\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tLCDOUT18),\n\tPINMUX_IPSR_MSEL(IP2_7_4,\tMSIOF3_SCK_B,\t\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tVI4_DATA10),\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tDU_DB2),\n\tPINMUX_IPSR_MSEL(IP2_7_4,\tPWM5_A,\t\t\tSEL_PWM5_0),\n\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tA3),\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tLCDOUT19),\n\tPINMUX_IPSR_MSEL(IP2_11_8,\tMSIOF3_RXD_B,\t\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tVI4_DATA11),\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tDU_DB3),\n\tPINMUX_IPSR_MSEL(IP2_11_8,\tPWM6_A,\t\t\tSEL_PWM6_0),\n\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tA4),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tLCDOUT20),\n\tPINMUX_IPSR_MSEL(IP2_15_12,\tMSIOF3_SS1_B,\t\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tVI4_DATA12),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tVI5_DATA12),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tDU_DB4),\n\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tA5),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tLCDOUT21),\n\tPINMUX_IPSR_MSEL(IP2_19_16,\tMSIOF3_SS2_B,\t\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_MSEL(IP2_19_16,\tSCK4_B,\t\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tVI4_DATA13),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tVI5_DATA13),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tDU_DB5),\n\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tA6),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tLCDOUT22),\n\tPINMUX_IPSR_MSEL(IP2_23_20,\tMSIOF2_SS1_A,\t\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP2_23_20,\tRX4_B,\t\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tVI4_DATA14),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tVI5_DATA14),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tDU_DB6),\n\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tA7),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tLCDOUT23),\n\tPINMUX_IPSR_MSEL(IP2_27_24,\tMSIOF2_SS2_A,\t\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP2_27_24,\tTX4_B,\t\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tVI4_DATA15),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tVI5_DATA15),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tDU_DB7),\n\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tA8),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tRX3_B,\t\t\tSEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tMSIOF2_SYNC_A,\t\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tHRX4_B,\t\t\tSEL_HSCIF4_1),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tSDA6_A,\t\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tAVB_AVTP_MATCH_B,\tSEL_ETHERAVB_1),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tPWM1_B,\t\t\tSEL_PWM1_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_3_0,\tA9),\n\tPINMUX_IPSR_MSEL(IP3_3_0,\tMSIOF2_SCK_A,\t\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP3_3_0,\tCTS4_N_B,\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\tVI5_VSYNC_N),\n\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tA10),\n\tPINMUX_IPSR_MSEL(IP3_7_4,\tMSIOF2_RXD_A,\t\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP3_7_4,\tRTS4_N_B,\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tVI5_HSYNC_N),\n\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tA11),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tTX3_B,\t\t\tSEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tMSIOF2_TXD_A,\t\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tHTX4_B,\t\t\tSEL_HSCIF4_1),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tHSCK4),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tVI5_FIELD),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tSCL6_A,\t\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tAVB_AVTP_CAPTURE_B,\tSEL_ETHERAVB_1),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tPWM2_B,\t\t\tSEL_PWM2_1),\n\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tA12),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tLCDOUT12),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\tMSIOF3_SCK_C,\t\tSEL_MSIOF3_2),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\tHRX4_A,\t\t\tSEL_HSCIF4_0),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tVI5_DATA8),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tDU_DG4),\n\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tA13),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tLCDOUT13),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\tMSIOF3_SYNC_C,\t\tSEL_MSIOF3_2),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\tHTX4_A,\t\t\tSEL_HSCIF4_0),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tVI5_DATA9),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tDU_DG5),\n\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tA14),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tLCDOUT14),\n\tPINMUX_IPSR_MSEL(IP3_23_20,\tMSIOF3_RXD_C,\t\tSEL_MSIOF3_2),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tHCTS4_N),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tVI5_DATA10),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tDU_DG6),\n\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tA15),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tLCDOUT15),\n\tPINMUX_IPSR_MSEL(IP3_27_24,\tMSIOF3_TXD_C,\t\tSEL_MSIOF3_2),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tHRTS4_N),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tVI5_DATA11),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tDU_DG7),\n\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tA16),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tLCDOUT8),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tVI4_FIELD),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tDU_DG0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_3_0,\tA17),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\tLCDOUT9),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\tVI4_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\tDU_DG1),\n\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tA18),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tLCDOUT10),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tVI4_HSYNC_N),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tDU_DG2),\n\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tA19),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tLCDOUT11),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tVI4_CLKENB),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tDU_DG3),\n\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tCS0_N),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tVI5_CLKENB),\n\n\tPINMUX_IPSR_GPSR(IP4_19_16,\tCS1_N),\n\tPINMUX_IPSR_GPSR(IP4_19_16,\tVI5_CLK),\n\tPINMUX_IPSR_MSEL(IP4_19_16,\tEX_WAIT0_B,\t\tSEL_LBSC_1),\n\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tBS_N),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tQSTVA_QVS),\n\tPINMUX_IPSR_MSEL(IP4_23_20,\tMSIOF3_SCK_D,\t\tSEL_MSIOF3_3),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tSCK3),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tHSCK3),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tCAN1_TX),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tCANFD1_TX),\n\tPINMUX_IPSR_MSEL(IP4_23_20,\tIETX_A,\t\t\tSEL_IEBUS_0),\n\n\tPINMUX_IPSR_GPSR(IP4_27_24,\tRD_N),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tMSIOF3_SYNC_D,\t\tSEL_MSIOF3_3),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tRX3_A,\t\t\tSEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tHRX3_A,\t\t\tSEL_HSCIF3_0),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tCAN0_TX_A,\t\tSEL_RCAN0_0),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tCANFD0_TX_A,\t\tSEL_CANFD0_0),\n\n\tPINMUX_IPSR_GPSR(IP4_31_28,\tRD_WR_N),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tMSIOF3_RXD_D,\t\tSEL_MSIOF3_3),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tTX3_A,\t\t\tSEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tHTX3_A,\t\t\tSEL_HSCIF3_0),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tCAN0_RX_A,\t\tSEL_RCAN0_0),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tCANFD0_RX_A,\t\tSEL_CANFD0_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_3_0,\tWE0_N),\n\tPINMUX_IPSR_MSEL(IP5_3_0,\tMSIOF3_TXD_D,\t\tSEL_MSIOF3_3),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\tCTS3_N),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\tHCTS3_N),\n\tPINMUX_IPSR_MSEL(IP5_3_0,\tSCL6_B,\t\t\tSEL_I2C6_1),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\tCAN_CLK),\n\tPINMUX_IPSR_MSEL(IP5_3_0,\tIECLK_A,\t\tSEL_IEBUS_0),\n\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tWE1_N),\n\tPINMUX_IPSR_MSEL(IP5_7_4,\tMSIOF3_SS1_D,\t\tSEL_MSIOF3_3),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tRTS3_N),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tHRTS3_N),\n\tPINMUX_IPSR_MSEL(IP5_7_4,\tSDA6_B,\t\t\tSEL_I2C6_1),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tCAN1_RX),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tCANFD1_RX),\n\tPINMUX_IPSR_MSEL(IP5_7_4,\tIERX_A,\t\t\tSEL_IEBUS_0),\n\n\tPINMUX_IPSR_MSEL(IP5_11_8,\tEX_WAIT0_A,\t\tSEL_LBSC_0),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tQCLK),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tVI4_CLK),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tDU_DOTCLKOUT0),\n\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tD0),\n\tPINMUX_IPSR_MSEL(IP5_15_12,\tMSIOF2_SS1_B,\t\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_MSEL(IP5_15_12,\tMSIOF3_SCK_A,\t\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tVI4_DATA16),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tVI5_DATA0),\n\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tD1),\n\tPINMUX_IPSR_MSEL(IP5_19_16,\tMSIOF2_SS2_B,\t\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_MSEL(IP5_19_16,\tMSIOF3_SYNC_A,\t\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tVI4_DATA17),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tVI5_DATA1),\n\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tD2),\n\tPINMUX_IPSR_MSEL(IP5_23_20,\tMSIOF3_RXD_A,\t\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tVI4_DATA18),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tVI5_DATA2),\n\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tD3),\n\tPINMUX_IPSR_MSEL(IP5_27_24,\tMSIOF3_TXD_A,\t\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tVI4_DATA19),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tVI5_DATA3),\n\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tD4),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\tMSIOF2_SCK_B,\t\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tVI4_DATA20),\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tVI5_DATA4),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_3_0,\tD5),\n\tPINMUX_IPSR_MSEL(IP6_3_0,\tMSIOF2_SYNC_B,\t\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\tVI4_DATA21),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\tVI5_DATA5),\n\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tD6),\n\tPINMUX_IPSR_MSEL(IP6_7_4,\tMSIOF2_RXD_B,\t\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tVI4_DATA22),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tVI5_DATA6),\n\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tD7),\n\tPINMUX_IPSR_MSEL(IP6_11_8,\tMSIOF2_TXD_B,\t\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tVI4_DATA23),\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tVI5_DATA7),\n\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tD8),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tLCDOUT0),\n\tPINMUX_IPSR_MSEL(IP6_15_12,\tMSIOF2_SCK_D,\t\tSEL_MSIOF2_3),\n\tPINMUX_IPSR_MSEL(IP6_15_12,\tSCK4_C,\t\t\tSEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP6_15_12,\tVI4_DATA0_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tDU_DR0),\n\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tD9),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tLCDOUT1),\n\tPINMUX_IPSR_MSEL(IP6_19_16,\tMSIOF2_SYNC_D,\t\tSEL_MSIOF2_3),\n\tPINMUX_IPSR_MSEL(IP6_19_16,\tVI4_DATA1_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tDU_DR1),\n\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tD10),\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tLCDOUT2),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\tMSIOF2_RXD_D,\t\tSEL_MSIOF2_3),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\tHRX3_B,\t\t\tSEL_HSCIF3_1),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\tVI4_DATA2_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\tCTS4_N_C,\t\tSEL_SCIF4_2),\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tDU_DR2),\n\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tD11),\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tLCDOUT3),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\tMSIOF2_TXD_D,\t\tSEL_MSIOF2_3),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\tHTX3_B,\t\t\tSEL_HSCIF3_1),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\tVI4_DATA3_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\tRTS4_N_C,\t\tSEL_SCIF4_2),\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tDU_DR3),\n\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tD12),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tLCDOUT4),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\tMSIOF2_SS1_D,\t\tSEL_MSIOF2_3),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\tRX4_C,\t\t\tSEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\tVI4_DATA4_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tDU_DR4),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_3_0,\tD13),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\tLCDOUT5),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\tMSIOF2_SS2_D,\t\tSEL_MSIOF2_3),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\tTX4_C,\t\t\tSEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\tVI4_DATA5_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\tDU_DR5),\n\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tD14),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tLCDOUT6),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\tMSIOF3_SS1_A,\t\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\tHRX3_C,\t\t\tSEL_HSCIF3_2),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\tVI4_DATA6_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tDU_DR6),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\tSCL6_C,\t\t\tSEL_I2C6_2),\n\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tD15),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tLCDOUT7),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\tMSIOF3_SS2_A,\t\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\tHTX3_C,\t\t\tSEL_HSCIF3_2),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\tVI4_DATA7_A,\t\tSEL_VIN4_0),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tDU_DR7),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\tSDA6_C,\t\t\tSEL_I2C6_2),\n\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tSD0_CLK),\n\tPINMUX_IPSR_MSEL(IP7_19_16,\tMSIOF1_SCK_E,\t\tSEL_MSIOF1_4),\n\tPINMUX_IPSR_MSEL(IP7_19_16,\tSTP_OPWM_0_B,\t\tSEL_SSP1_0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_23_20,\tSD0_CMD),\n\tPINMUX_IPSR_MSEL(IP7_23_20,\tMSIOF1_SYNC_E,\t\tSEL_MSIOF1_4),\n\tPINMUX_IPSR_MSEL(IP7_23_20,\tSTP_IVCXO27_0_B,\tSEL_SSP1_0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_27_24,\tSD0_DAT0),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\tMSIOF1_RXD_E,\t\tSEL_MSIOF1_4),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\tTS_SCK0_B,\t\tSEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\tSTP_ISCLK_0_B,\t\tSEL_SSP1_0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_31_28,\tSD0_DAT1),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\tMSIOF1_TXD_E,\t\tSEL_MSIOF1_4),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\tTS_SPSYNC0_B,\t\tSEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\tSTP_ISSYNC_0_B,\t\tSEL_SSP1_0_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_3_0,\tSD0_DAT2),\n\tPINMUX_IPSR_MSEL(IP8_3_0,\tMSIOF1_SS1_E,\t\tSEL_MSIOF1_4),\n\tPINMUX_IPSR_MSEL(IP8_3_0,\tTS_SDAT0_B,\t\tSEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP8_3_0,\tSTP_ISD_0_B,\t\tSEL_SSP1_0_1),\n\n\tPINMUX_IPSR_GPSR(IP8_7_4,\tSD0_DAT3),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tMSIOF1_SS2_E,\t\tSEL_MSIOF1_4),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tTS_SDEN0_B,\t\tSEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tSTP_ISEN_0_B,\t\tSEL_SSP1_0_1),\n\n\tPINMUX_IPSR_GPSR(IP8_11_8,\tSD1_CLK),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tMSIOF1_SCK_G,\t\tSEL_MSIOF1_6),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tSIM0_CLK_A,\t\tSEL_SIMCARD_0),\n\n\tPINMUX_IPSR_GPSR(IP8_15_12,\tSD1_CMD),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tMSIOF1_SYNC_G,\t\tSEL_MSIOF1_6),\n\tPINMUX_IPSR_GPSR(IP8_15_12,\tNFCE_N_B),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tSIM0_D_A,\t\tSEL_SIMCARD_0),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tSTP_IVCXO27_1_B,\tSEL_SSP1_1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_19_16,\tSD1_DAT0),\n\tPINMUX_IPSR_GPSR(IP8_19_16,\tSD2_DAT4),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tMSIOF1_RXD_G,\t\tSEL_MSIOF1_6),\n\tPINMUX_IPSR_GPSR(IP8_19_16,\tNFWP_N_B),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tTS_SCK1_B,\t\tSEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tSTP_ISCLK_1_B,\t\tSEL_SSP1_1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_23_20,\tSD1_DAT1),\n\tPINMUX_IPSR_GPSR(IP8_23_20,\tSD2_DAT5),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tMSIOF1_TXD_G,\t\tSEL_MSIOF1_6),\n\tPINMUX_IPSR_GPSR(IP8_23_20,\tNFDATA14_B),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tTS_SPSYNC1_B,\t\tSEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tSTP_ISSYNC_1_B,\t\tSEL_SSP1_1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tSD1_DAT2),\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tSD2_DAT6),\n\tPINMUX_IPSR_MSEL(IP8_27_24,\tMSIOF1_SS1_G,\t\tSEL_MSIOF1_6),\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tNFDATA15_B),\n\tPINMUX_IPSR_MSEL(IP8_27_24,\tTS_SDAT1_B,\t\tSEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP8_27_24,\tSTP_ISD_1_B,\t\tSEL_SSP1_1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tSD1_DAT3),\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tSD2_DAT7),\n\tPINMUX_IPSR_MSEL(IP8_31_28,\tMSIOF1_SS2_G,\t\tSEL_MSIOF1_6),\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tNFRB_N_B),\n\tPINMUX_IPSR_MSEL(IP8_31_28,\tTS_SDEN1_B,\t\tSEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP8_31_28,\tSTP_ISEN_1_B,\t\tSEL_SSP1_1_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_3_0,\tSD2_CLK),\n\tPINMUX_IPSR_GPSR(IP9_3_0,\tNFDATA8),\n\n\tPINMUX_IPSR_GPSR(IP9_7_4,\tSD2_CMD),\n\tPINMUX_IPSR_GPSR(IP9_7_4,\tNFDATA9),\n\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tSD2_DAT0),\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tNFDATA10),\n\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tSD2_DAT1),\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tNFDATA11),\n\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tSD2_DAT2),\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tNFDATA12),\n\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tSD2_DAT3),\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tNFDATA13),\n\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tSD2_DS),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tNFALE),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tSATA_DEVSLP_B),\n\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tSD3_CLK),\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tNFWE_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_3_0,\tSD3_CMD),\n\tPINMUX_IPSR_GPSR(IP10_3_0,\tNFRE_N),\n\n\tPINMUX_IPSR_GPSR(IP10_7_4,\tSD3_DAT0),\n\tPINMUX_IPSR_GPSR(IP10_7_4,\tNFDATA0),\n\n\tPINMUX_IPSR_GPSR(IP10_11_8,\tSD3_DAT1),\n\tPINMUX_IPSR_GPSR(IP10_11_8,\tNFDATA1),\n\n\tPINMUX_IPSR_GPSR(IP10_15_12,\tSD3_DAT2),\n\tPINMUX_IPSR_GPSR(IP10_15_12,\tNFDATA2),\n\n\tPINMUX_IPSR_GPSR(IP10_19_16,\tSD3_DAT3),\n\tPINMUX_IPSR_GPSR(IP10_19_16,\tNFDATA3),\n\n\tPINMUX_IPSR_GPSR(IP10_23_20,\tSD3_DAT4),\n\tPINMUX_IPSR_MSEL(IP10_23_20,\tSD2_CD_A,\t\tSEL_SDHI2_0),\n\tPINMUX_IPSR_GPSR(IP10_23_20,\tNFDATA4),\n\n\tPINMUX_IPSR_GPSR(IP10_27_24,\tSD3_DAT5),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\tSD2_WP_A,\t\tSEL_SDHI2_0),\n\tPINMUX_IPSR_GPSR(IP10_27_24,\tNFDATA5),\n\n\tPINMUX_IPSR_GPSR(IP10_31_28,\tSD3_DAT6),\n\tPINMUX_IPSR_GPSR(IP10_31_28,\tSD3_CD),\n\tPINMUX_IPSR_GPSR(IP10_31_28,\tNFDATA6),\n\n\t \n\tPINMUX_IPSR_GPSR(IP11_3_0,\tSD3_DAT7),\n\tPINMUX_IPSR_GPSR(IP11_3_0,\tSD3_WP),\n\tPINMUX_IPSR_GPSR(IP11_3_0,\tNFDATA7),\n\n\tPINMUX_IPSR_GPSR(IP11_7_4,\tSD3_DS),\n\tPINMUX_IPSR_GPSR(IP11_7_4,\tNFCLE),\n\n\tPINMUX_IPSR_GPSR(IP11_11_8,\tSD0_CD),\n\tPINMUX_IPSR_MSEL(IP11_11_8,\tSCL2_B,\t\t\tSEL_I2C2_1),\n\tPINMUX_IPSR_MSEL(IP11_11_8,\tSIM0_RST_A,\t\tSEL_SIMCARD_0),\n\n\tPINMUX_IPSR_GPSR(IP11_15_12,\tSD0_WP),\n\tPINMUX_IPSR_MSEL(IP11_15_12,\tSDA2_B,\t\t\tSEL_I2C2_1),\n\n\tPINMUX_IPSR_MSEL(IP11_19_16,\tSD1_CD,\t\t\tI2C_SEL_0_0),\n\tPINMUX_IPSR_PHYS_MSEL(IP11_19_16, SIM0_CLK_B,\t\tI2C_SEL_0_0,\tSEL_SIMCARD_1),\n\tPINMUX_IPSR_PHYS(IP11_19_16,\tSCL0,\t\t\tI2C_SEL_0_1),\n\n\tPINMUX_IPSR_MSEL(IP11_23_20,\tSD1_WP,\t\t\tI2C_SEL_0_0),\n\tPINMUX_IPSR_PHYS_MSEL(IP11_23_20, SIM0_D_B,\t\tI2C_SEL_0_0,\tSEL_SIMCARD_1),\n\tPINMUX_IPSR_PHYS(IP11_23_20,\tSDA0,\t\t\tI2C_SEL_0_1),\n\n\tPINMUX_IPSR_GPSR(IP11_27_24,\tSCK0),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tHSCK1_B,\t\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tMSIOF1_SS2_B,\t\tSEL_MSIOF1_1),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tAUDIO_CLKC_B,\t\tSEL_ADGC_1),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tSDA2_A,\t\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tSIM0_RST_B,\t\tSEL_SIMCARD_1),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tSTP_OPWM_0_C,\t\tSEL_SSP1_0_2),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tRIF0_CLK_B,\t\tSEL_DRIF0_1),\n\tPINMUX_IPSR_GPSR(IP11_27_24,\tADICHS2),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tSCK5_B,\t\t\tSEL_SCIF5_1),\n\n\tPINMUX_IPSR_GPSR(IP11_31_28,\tRX0),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\tHRX1_B,\t\t\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\tTS_SCK0_C,\t\tSEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\tSTP_ISCLK_0_C,\t\tSEL_SSP1_0_2),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\tRIF0_D0_B,\t\tSEL_DRIF0_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP12_3_0,\tTX0),\n\tPINMUX_IPSR_MSEL(IP12_3_0,\tHTX1_B,\t\t\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP12_3_0,\tTS_SPSYNC0_C,\t\tSEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP12_3_0,\tSTP_ISSYNC_0_C,\t\tSEL_SSP1_0_2),\n\tPINMUX_IPSR_MSEL(IP12_3_0,\tRIF0_D1_B,\t\tSEL_DRIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP12_7_4,\tCTS0_N),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\tHCTS1_N_B,\t\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\tMSIOF1_SYNC_B,\t\tSEL_MSIOF1_1),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\tTS_SPSYNC1_C,\t\tSEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\tSTP_ISSYNC_1_C,\t\tSEL_SSP1_1_2),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\tRIF1_SYNC_B,\t\tSEL_DRIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_7_4,\tAUDIO_CLKOUT_C),\n\tPINMUX_IPSR_GPSR(IP12_7_4,\tADICS_SAMP),\n\n\tPINMUX_IPSR_GPSR(IP12_11_8,\tRTS0_N),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\tHRTS1_N_B,\t\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\tMSIOF1_SS1_B,\t\tSEL_MSIOF1_1),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\tAUDIO_CLKA_B,\t\tSEL_ADGA_1),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\tSCL2_A,\t\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\tSTP_IVCXO27_1_C,\tSEL_SSP1_1_2),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\tRIF0_SYNC_B,\t\tSEL_DRIF0_1),\n\tPINMUX_IPSR_GPSR(IP12_11_8,\tADICHS1),\n\n\tPINMUX_IPSR_MSEL(IP12_15_12,\tRX1_A,\t\t\tSEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\tHRX1_A,\t\t\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\tTS_SDAT0_C,\t\tSEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\tSTP_ISD_0_C,\t\tSEL_SSP1_0_2),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\tRIF1_CLK_C,\t\tSEL_DRIF1_2),\n\n\tPINMUX_IPSR_MSEL(IP12_19_16,\tTX1_A,\t\t\tSEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP12_19_16,\tHTX1_A,\t\t\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP12_19_16,\tTS_SDEN0_C,\t\tSEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP12_19_16,\tSTP_ISEN_0_C,\t\tSEL_SSP1_0_2),\n\tPINMUX_IPSR_MSEL(IP12_19_16,\tRIF1_D0_C,\t\tSEL_DRIF1_2),\n\n\tPINMUX_IPSR_GPSR(IP12_23_20,\tCTS1_N),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tHCTS1_N_A,\t\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tMSIOF1_RXD_B,\t\tSEL_MSIOF1_1),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tTS_SDEN1_C,\t\tSEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tSTP_ISEN_1_C,\t\tSEL_SSP1_1_2),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tRIF1_D0_B,\t\tSEL_DRIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_23_20,\tADIDATA),\n\n\tPINMUX_IPSR_GPSR(IP12_27_24,\tRTS1_N),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tHRTS1_N_A,\t\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tMSIOF1_TXD_B,\t\tSEL_MSIOF1_1),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tTS_SDAT1_C,\t\tSEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tSTP_ISD_1_C,\t\tSEL_SSP1_1_2),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tRIF1_D1_B,\t\tSEL_DRIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_27_24,\tADICHS0),\n\n\tPINMUX_IPSR_GPSR(IP12_31_28,\tSCK2),\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tSCIF_CLK_B,\t\tSEL_SCIF_1),\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tMSIOF1_SCK_B,\t\tSEL_MSIOF1_1),\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tTS_SCK1_C,\t\tSEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tSTP_ISCLK_1_C,\t\tSEL_SSP1_1_2),\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tRIF1_CLK_B,\t\tSEL_DRIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_31_28,\tADICLK),\n\n\t \n\tPINMUX_IPSR_MSEL(IP13_3_0,\tTX2_A,\t\t\tSEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\tSD2_CD_B,\t\tSEL_SDHI2_1),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\tSCL1_A,\t\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\tFMCLK_A,\t\tSEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\tRIF1_D1_C,\t\tSEL_DRIF1_2),\n\tPINMUX_IPSR_GPSR(IP13_3_0,\tFSO_CFE_0_N),\n\n\tPINMUX_IPSR_MSEL(IP13_7_4,\tRX2_A,\t\t\tSEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP13_7_4,\tSD2_WP_B,\t\tSEL_SDHI2_1),\n\tPINMUX_IPSR_MSEL(IP13_7_4,\tSDA1_A,\t\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP13_7_4,\tFMIN_A,\t\t\tSEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP13_7_4,\tRIF1_SYNC_C,\t\tSEL_DRIF1_2),\n\tPINMUX_IPSR_GPSR(IP13_7_4,\tFSO_CFE_1_N),\n\n\tPINMUX_IPSR_GPSR(IP13_11_8,\tHSCK0),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tMSIOF1_SCK_D,\t\tSEL_MSIOF1_3),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tAUDIO_CLKB_A,\t\tSEL_ADGB_0),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tSSI_SDATA1_B,\t\tSEL_SSI1_1),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tTS_SCK0_D,\t\tSEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tSTP_ISCLK_0_D,\t\tSEL_SSP1_0_3),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tRIF0_CLK_C,\t\tSEL_DRIF0_2),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\tRX5_B,\t\t\tSEL_SCIF5_1),\n\n\tPINMUX_IPSR_GPSR(IP13_15_12,\tHRX0),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\tMSIOF1_RXD_D,\t\tSEL_MSIOF1_3),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\tSSI_SDATA2_B,\t\tSEL_SSI2_1),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\tTS_SDEN0_D,\t\tSEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\tSTP_ISEN_0_D,\t\tSEL_SSP1_0_3),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\tRIF0_D0_C,\t\tSEL_DRIF0_2),\n\n\tPINMUX_IPSR_GPSR(IP13_19_16,\tHTX0),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\tMSIOF1_TXD_D,\t\tSEL_MSIOF1_3),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\tSSI_SDATA9_B,\t\tSEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\tTS_SDAT0_D,\t\tSEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\tSTP_ISD_0_D,\t\tSEL_SSP1_0_3),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\tRIF0_D1_C,\t\tSEL_DRIF0_2),\n\n\tPINMUX_IPSR_GPSR(IP13_23_20,\tHCTS0_N),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\tRX2_B,\t\t\tSEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\tMSIOF1_SYNC_D,\t\tSEL_MSIOF1_3),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\tSSI_SCK9_A,\t\tSEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\tTS_SPSYNC0_D,\t\tSEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\tSTP_ISSYNC_0_D,\t\tSEL_SSP1_0_3),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\tRIF0_SYNC_C,\t\tSEL_DRIF0_2),\n\tPINMUX_IPSR_GPSR(IP13_23_20,\tAUDIO_CLKOUT1_A),\n\n\tPINMUX_IPSR_GPSR(IP13_27_24,\tHRTS0_N),\n\tPINMUX_IPSR_MSEL(IP13_27_24,\tTX2_B,\t\t\tSEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP13_27_24,\tMSIOF1_SS1_D,\t\tSEL_MSIOF1_3),\n\tPINMUX_IPSR_MSEL(IP13_27_24,\tSSI_WS9_A,\t\tSEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP13_27_24,\tSTP_IVCXO27_0_D,\tSEL_SSP1_0_3),\n\tPINMUX_IPSR_MSEL(IP13_27_24,\tBPFCLK_A,\t\tSEL_FM_0),\n\tPINMUX_IPSR_GPSR(IP13_27_24,\tAUDIO_CLKOUT2_A),\n\n\tPINMUX_IPSR_GPSR(IP13_31_28,\tMSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP13_31_28,\tAUDIO_CLKOUT_A),\n\tPINMUX_IPSR_MSEL(IP13_31_28,\tTX5_B,\t\t\tSEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP13_31_28,\tBPFCLK_D,\t\tSEL_FM_3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP14_3_0,\tMSIOF0_SS1),\n\tPINMUX_IPSR_MSEL(IP14_3_0,\tRX5_A,\t\t\tSEL_SCIF5_0),\n\tPINMUX_IPSR_GPSR(IP14_3_0,\tNFWP_N_A),\n\tPINMUX_IPSR_MSEL(IP14_3_0,\tAUDIO_CLKA_C,\t\tSEL_ADGA_2),\n\tPINMUX_IPSR_MSEL(IP14_3_0,\tSSI_SCK2_A,\t\tSEL_SSI2_0),\n\tPINMUX_IPSR_MSEL(IP14_3_0,\tSTP_IVCXO27_0_C,\tSEL_SSP1_0_2),\n\tPINMUX_IPSR_GPSR(IP14_3_0,\tAUDIO_CLKOUT3_A),\n\tPINMUX_IPSR_MSEL(IP14_3_0,\tTCLK1_B,\t\tSEL_TIMER_TMU1_1),\n\n\tPINMUX_IPSR_GPSR(IP14_7_4,\tMSIOF0_SS2),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\tTX5_A,\t\t\tSEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\tMSIOF1_SS2_D,\t\tSEL_MSIOF1_3),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\tAUDIO_CLKC_A,\t\tSEL_ADGC_0),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\tSSI_WS2_A,\t\tSEL_SSI2_0),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\tSTP_OPWM_0_D,\t\tSEL_SSP1_0_3),\n\tPINMUX_IPSR_GPSR(IP14_7_4,\tAUDIO_CLKOUT_D),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\tSPEEDIN_B,\t\tSEL_SPEED_PULSE_1),\n\n\tPINMUX_IPSR_GPSR(IP14_11_8,\tMLB_CLK),\n\tPINMUX_IPSR_MSEL(IP14_11_8,\tMSIOF1_SCK_F,\t\tSEL_MSIOF1_5),\n\tPINMUX_IPSR_MSEL(IP14_11_8,\tSCL1_B,\t\t\tSEL_I2C1_1),\n\n\tPINMUX_IPSR_GPSR(IP14_15_12,\tMLB_SIG),\n\tPINMUX_IPSR_MSEL(IP14_15_12,\tRX1_B,\t\t\tSEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP14_15_12,\tMSIOF1_SYNC_F,\t\tSEL_MSIOF1_5),\n\tPINMUX_IPSR_MSEL(IP14_15_12,\tSDA1_B,\t\t\tSEL_I2C1_1),\n\n\tPINMUX_IPSR_GPSR(IP14_19_16,\tMLB_DAT),\n\tPINMUX_IPSR_MSEL(IP14_19_16,\tTX1_B,\t\t\tSEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP14_19_16,\tMSIOF1_RXD_F,\t\tSEL_MSIOF1_5),\n\n\tPINMUX_IPSR_GPSR(IP14_23_20,\tSSI_SCK01239),\n\tPINMUX_IPSR_MSEL(IP14_23_20,\tMSIOF1_TXD_F,\t\tSEL_MSIOF1_5),\n\n\tPINMUX_IPSR_GPSR(IP14_27_24,\tSSI_WS01239),\n\tPINMUX_IPSR_MSEL(IP14_27_24,\tMSIOF1_SS1_F,\t\tSEL_MSIOF1_5),\n\n\tPINMUX_IPSR_GPSR(IP14_31_28,\tSSI_SDATA0),\n\tPINMUX_IPSR_MSEL(IP14_31_28,\tMSIOF1_SS2_F,\t\tSEL_MSIOF1_5),\n\n\t \n\tPINMUX_IPSR_MSEL(IP15_3_0,\tSSI_SDATA1_A,\t\tSEL_SSI1_0),\n\n\tPINMUX_IPSR_MSEL(IP15_7_4,\tSSI_SDATA2_A,\t\tSEL_SSI2_0),\n\tPINMUX_IPSR_MSEL(IP15_7_4,\tSSI_SCK1_B,\t\tSEL_SSI1_1),\n\n\tPINMUX_IPSR_GPSR(IP15_11_8,\tSSI_SCK349),\n\tPINMUX_IPSR_MSEL(IP15_11_8,\tMSIOF1_SS1_A,\t\tSEL_MSIOF1_0),\n\tPINMUX_IPSR_MSEL(IP15_11_8,\tSTP_OPWM_0_A,\t\tSEL_SSP1_0_0),\n\n\tPINMUX_IPSR_GPSR(IP15_15_12,\tSSI_WS349),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\tHCTS2_N_A,\t\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\tMSIOF1_SS2_A,\t\tSEL_MSIOF1_0),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\tSTP_IVCXO27_0_A,\tSEL_SSP1_0_0),\n\n\tPINMUX_IPSR_GPSR(IP15_19_16,\tSSI_SDATA3),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\tHRTS2_N_A,\t\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\tMSIOF1_TXD_A,\t\tSEL_MSIOF1_0),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\tTS_SCK0_A,\t\tSEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\tSTP_ISCLK_0_A,\t\tSEL_SSP1_0_0),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\tRIF0_D1_A,\t\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\tRIF2_D0_A,\t\tSEL_DRIF2_0),\n\n\tPINMUX_IPSR_GPSR(IP15_23_20,\tSSI_SCK4),\n\tPINMUX_IPSR_MSEL(IP15_23_20,\tHRX2_A,\t\t\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP15_23_20,\tMSIOF1_SCK_A,\t\tSEL_MSIOF1_0),\n\tPINMUX_IPSR_MSEL(IP15_23_20,\tTS_SDAT0_A,\t\tSEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_23_20,\tSTP_ISD_0_A,\t\tSEL_SSP1_0_0),\n\tPINMUX_IPSR_MSEL(IP15_23_20,\tRIF0_CLK_A,\t\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_23_20,\tRIF2_CLK_A,\t\tSEL_DRIF2_0),\n\n\tPINMUX_IPSR_GPSR(IP15_27_24,\tSSI_WS4),\n\tPINMUX_IPSR_MSEL(IP15_27_24,\tHTX2_A,\t\t\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP15_27_24,\tMSIOF1_SYNC_A,\t\tSEL_MSIOF1_0),\n\tPINMUX_IPSR_MSEL(IP15_27_24,\tTS_SDEN0_A,\t\tSEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_27_24,\tSTP_ISEN_0_A,\t\tSEL_SSP1_0_0),\n\tPINMUX_IPSR_MSEL(IP15_27_24,\tRIF0_SYNC_A,\t\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_27_24,\tRIF2_SYNC_A,\t\tSEL_DRIF2_0),\n\n\tPINMUX_IPSR_GPSR(IP15_31_28,\tSSI_SDATA4),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\tHSCK2_A,\t\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\tMSIOF1_RXD_A,\t\tSEL_MSIOF1_0),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\tTS_SPSYNC0_A,\t\tSEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\tSTP_ISSYNC_0_A,\t\tSEL_SSP1_0_0),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\tRIF0_D0_A,\t\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\tRIF2_D1_A,\t\tSEL_DRIF2_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP16_3_0,\tSSI_SCK6),\n\tPINMUX_IPSR_GPSR(IP16_3_0,\tUSB2_PWEN),\n\tPINMUX_IPSR_MSEL(IP16_3_0,\tSIM0_RST_D,\t\tSEL_SIMCARD_3),\n\n\tPINMUX_IPSR_GPSR(IP16_7_4,\tSSI_WS6),\n\tPINMUX_IPSR_GPSR(IP16_7_4,\tUSB2_OVC),\n\tPINMUX_IPSR_MSEL(IP16_7_4,\tSIM0_D_D,\t\tSEL_SIMCARD_3),\n\n\tPINMUX_IPSR_GPSR(IP16_11_8,\tSSI_SDATA6),\n\tPINMUX_IPSR_MSEL(IP16_11_8,\tSIM0_CLK_D,\t\tSEL_SIMCARD_3),\n\tPINMUX_IPSR_GPSR(IP16_11_8,\tSATA_DEVSLP_A),\n\n\tPINMUX_IPSR_GPSR(IP16_15_12,\tSSI_SCK78),\n\tPINMUX_IPSR_MSEL(IP16_15_12,\tHRX2_B,\t\t\tSEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP16_15_12,\tMSIOF1_SCK_C,\t\tSEL_MSIOF1_2),\n\tPINMUX_IPSR_MSEL(IP16_15_12,\tTS_SCK1_A,\t\tSEL_TSIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_15_12,\tSTP_ISCLK_1_A,\t\tSEL_SSP1_1_0),\n\tPINMUX_IPSR_MSEL(IP16_15_12,\tRIF1_CLK_A,\t\tSEL_DRIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_15_12,\tRIF3_CLK_A,\t\tSEL_DRIF3_0),\n\n\tPINMUX_IPSR_GPSR(IP16_19_16,\tSSI_WS78),\n\tPINMUX_IPSR_MSEL(IP16_19_16,\tHTX2_B,\t\t\tSEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP16_19_16,\tMSIOF1_SYNC_C,\t\tSEL_MSIOF1_2),\n\tPINMUX_IPSR_MSEL(IP16_19_16,\tTS_SDAT1_A,\t\tSEL_TSIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_19_16,\tSTP_ISD_1_A,\t\tSEL_SSP1_1_0),\n\tPINMUX_IPSR_MSEL(IP16_19_16,\tRIF1_SYNC_A,\t\tSEL_DRIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_19_16,\tRIF3_SYNC_A,\t\tSEL_DRIF3_0),\n\n\tPINMUX_IPSR_GPSR(IP16_23_20,\tSSI_SDATA7),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tHCTS2_N_B,\t\tSEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tMSIOF1_RXD_C,\t\tSEL_MSIOF1_2),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tTS_SDEN1_A,\t\tSEL_TSIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tSTP_ISEN_1_A,\t\tSEL_SSP1_1_0),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tRIF1_D0_A,\t\tSEL_DRIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tRIF3_D0_A,\t\tSEL_DRIF3_0),\n\tPINMUX_IPSR_MSEL(IP16_23_20,\tTCLK2_A,\t\tSEL_TIMER_TMU2_0),\n\n\tPINMUX_IPSR_GPSR(IP16_27_24,\tSSI_SDATA8),\n\tPINMUX_IPSR_MSEL(IP16_27_24,\tHRTS2_N_B,\t\tSEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP16_27_24,\tMSIOF1_TXD_C,\t\tSEL_MSIOF1_2),\n\tPINMUX_IPSR_MSEL(IP16_27_24,\tTS_SPSYNC1_A,\t\tSEL_TSIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_27_24,\tSTP_ISSYNC_1_A,\t\tSEL_SSP1_1_0),\n\tPINMUX_IPSR_MSEL(IP16_27_24,\tRIF1_D1_A,\t\tSEL_DRIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_27_24,\tRIF3_D1_A,\t\tSEL_DRIF3_0),\n\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tSSI_SDATA9_A,\t\tSEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tHSCK2_B,\t\tSEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tMSIOF1_SS1_C,\t\tSEL_MSIOF1_2),\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tHSCK1_A,\t\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tSSI_WS1_B,\t\tSEL_SSI1_1),\n\tPINMUX_IPSR_GPSR(IP16_31_28,\tSCK1),\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tSTP_IVCXO27_1_A,\tSEL_SSP1_1_0),\n\tPINMUX_IPSR_MSEL(IP16_31_28,\tSCK5_A,\t\t\tSEL_SCIF5_0),\n\n\t \n\tPINMUX_IPSR_MSEL(IP17_3_0,\tAUDIO_CLKA_A,\t\tSEL_ADGA_0),\n\n\tPINMUX_IPSR_MSEL(IP17_7_4,\tAUDIO_CLKB_B,\t\tSEL_ADGB_1),\n\tPINMUX_IPSR_MSEL(IP17_7_4,\tSCIF_CLK_A,\t\tSEL_SCIF_0),\n\tPINMUX_IPSR_MSEL(IP17_7_4,\tSTP_IVCXO27_1_D,\tSEL_SSP1_1_3),\n\tPINMUX_IPSR_MSEL(IP17_7_4,\tREMOCON_A,\t\tSEL_REMOCON_0),\n\tPINMUX_IPSR_MSEL(IP17_7_4,\tTCLK1_A,\t\tSEL_TIMER_TMU1_0),\n\n\tPINMUX_IPSR_GPSR(IP17_11_8,\tUSB0_PWEN),\n\tPINMUX_IPSR_MSEL(IP17_11_8,\tSIM0_RST_C,\t\tSEL_SIMCARD_2),\n\tPINMUX_IPSR_MSEL(IP17_11_8,\tTS_SCK1_D,\t\tSEL_TSIF1_3),\n\tPINMUX_IPSR_MSEL(IP17_11_8,\tSTP_ISCLK_1_D,\t\tSEL_SSP1_1_3),\n\tPINMUX_IPSR_MSEL(IP17_11_8,\tBPFCLK_B,\t\tSEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP17_11_8,\tRIF3_CLK_B,\t\tSEL_DRIF3_1),\n\tPINMUX_IPSR_MSEL(IP17_11_8,\tHSCK2_C,\t\tSEL_HSCIF2_2),\n\n\tPINMUX_IPSR_GPSR(IP17_15_12,\tUSB0_OVC),\n\tPINMUX_IPSR_MSEL(IP17_15_12,\tSIM0_D_C,\t\tSEL_SIMCARD_2),\n\tPINMUX_IPSR_MSEL(IP17_15_12,\tTS_SDAT1_D,\t\tSEL_TSIF1_3),\n\tPINMUX_IPSR_MSEL(IP17_15_12,\tSTP_ISD_1_D,\t\tSEL_SSP1_1_3),\n\tPINMUX_IPSR_MSEL(IP17_15_12,\tRIF3_SYNC_B,\t\tSEL_DRIF3_1),\n\tPINMUX_IPSR_MSEL(IP17_15_12,\tHRX2_C,\t\t\tSEL_HSCIF2_2),\n\n\tPINMUX_IPSR_GPSR(IP17_19_16,\tUSB1_PWEN),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tSIM0_CLK_C,\t\tSEL_SIMCARD_2),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tSSI_SCK1_A,\t\tSEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tTS_SCK0_E,\t\tSEL_TSIF0_4),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tSTP_ISCLK_0_E,\t\tSEL_SSP1_0_4),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tFMCLK_B,\t\tSEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tRIF2_CLK_B,\t\tSEL_DRIF2_1),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tSPEEDIN_A,\t\tSEL_SPEED_PULSE_0),\n\tPINMUX_IPSR_MSEL(IP17_19_16,\tHTX2_C,\t\t\tSEL_HSCIF2_2),\n\n\tPINMUX_IPSR_GPSR(IP17_23_20,\tUSB1_OVC),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tMSIOF1_SS2_C,\t\tSEL_MSIOF1_2),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tSSI_WS1_A,\t\tSEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tTS_SDAT0_E,\t\tSEL_TSIF0_4),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tSTP_ISD_0_E,\t\tSEL_SSP1_0_4),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tFMIN_B,\t\t\tSEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tRIF2_SYNC_B,\t\tSEL_DRIF2_1),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tREMOCON_B,\t\tSEL_REMOCON_1),\n\tPINMUX_IPSR_MSEL(IP17_23_20,\tHCTS2_N_C,\t\tSEL_HSCIF2_2),\n\n\tPINMUX_IPSR_GPSR(IP17_27_24,\tUSB30_PWEN),\n\tPINMUX_IPSR_GPSR(IP17_27_24,\tAUDIO_CLKOUT_B),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tSSI_SCK2_B,\t\tSEL_SSI2_1),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tTS_SDEN1_D,\t\tSEL_TSIF1_3),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tSTP_ISEN_1_D,\t\tSEL_SSP1_1_3),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tSTP_OPWM_0_E,\t\tSEL_SSP1_0_4),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tRIF3_D0_B,\t\tSEL_DRIF3_1),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tTCLK2_B,\t\tSEL_TIMER_TMU2_1),\n\tPINMUX_IPSR_GPSR(IP17_27_24,\tTPU0TO0),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tBPFCLK_C,\t\tSEL_FM_2),\n\tPINMUX_IPSR_MSEL(IP17_27_24,\tHRTS2_N_C,\t\tSEL_HSCIF2_2),\n\n\tPINMUX_IPSR_GPSR(IP17_31_28,\tUSB30_OVC),\n\tPINMUX_IPSR_GPSR(IP17_31_28,\tAUDIO_CLKOUT1_B),\n\tPINMUX_IPSR_MSEL(IP17_31_28,\tSSI_WS2_B,\t\tSEL_SSI2_1),\n\tPINMUX_IPSR_MSEL(IP17_31_28,\tTS_SPSYNC1_D,\t\tSEL_TSIF1_3),\n\tPINMUX_IPSR_MSEL(IP17_31_28,\tSTP_ISSYNC_1_D,\t\tSEL_SSP1_1_3),\n\tPINMUX_IPSR_MSEL(IP17_31_28,\tSTP_IVCXO27_0_E,\tSEL_SSP1_0_4),\n\tPINMUX_IPSR_MSEL(IP17_31_28,\tRIF3_D1_B,\t\tSEL_DRIF3_1),\n\tPINMUX_IPSR_GPSR(IP17_31_28,\tFSO_TOE_N),\n\tPINMUX_IPSR_GPSR(IP17_31_28,\tTPU0TO1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP18_3_0,\tUSB2_CH3_PWEN),\n\tPINMUX_IPSR_GPSR(IP18_3_0,\tAUDIO_CLKOUT2_B),\n\tPINMUX_IPSR_MSEL(IP18_3_0,\tSSI_SCK9_B,\t\tSEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP18_3_0,\tTS_SDEN0_E,\t\tSEL_TSIF0_4),\n\tPINMUX_IPSR_MSEL(IP18_3_0,\tSTP_ISEN_0_E,\t\tSEL_SSP1_0_4),\n\tPINMUX_IPSR_MSEL(IP18_3_0,\tRIF2_D0_B,\t\tSEL_DRIF2_1),\n\tPINMUX_IPSR_GPSR(IP18_3_0,\tTPU0TO2),\n\tPINMUX_IPSR_MSEL(IP18_3_0,\tFMCLK_C,\t\tSEL_FM_2),\n\tPINMUX_IPSR_MSEL(IP18_3_0,\tFMCLK_D,\t\tSEL_FM_3),\n\n\tPINMUX_IPSR_GPSR(IP18_7_4,\tUSB2_CH3_OVC),\n\tPINMUX_IPSR_GPSR(IP18_7_4,\tAUDIO_CLKOUT3_B),\n\tPINMUX_IPSR_MSEL(IP18_7_4,\tSSI_WS9_B,\t\tSEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP18_7_4,\tTS_SPSYNC0_E,\t\tSEL_TSIF0_4),\n\tPINMUX_IPSR_MSEL(IP18_7_4,\tSTP_ISSYNC_0_E,\t\tSEL_SSP1_0_4),\n\tPINMUX_IPSR_MSEL(IP18_7_4,\tRIF2_D1_B,\t\tSEL_DRIF2_1),\n\tPINMUX_IPSR_GPSR(IP18_7_4,\tTPU0TO3),\n\tPINMUX_IPSR_MSEL(IP18_7_4,\tFMIN_C,\t\t\tSEL_FM_2),\n\tPINMUX_IPSR_MSEL(IP18_7_4,\tFMIN_D,\t\t\tSEL_FM_3),\n\n \n#define FM(x)\tPINMUX_DATA(x##_MARK, 0),\n\tPINMUX_STATIC\n#undef FM\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int audio_clk_a_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 22),\n};\nstatic const unsigned int audio_clk_a_a_mux[] = {\n\tAUDIO_CLKA_A_MARK,\n};\nstatic const unsigned int audio_clk_a_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int audio_clk_a_b_mux[] = {\n\tAUDIO_CLKA_B_MARK,\n};\nstatic const unsigned int audio_clk_a_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int audio_clk_a_c_mux[] = {\n\tAUDIO_CLKA_C_MARK,\n};\nstatic const unsigned int audio_clk_b_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int audio_clk_b_a_mux[] = {\n\tAUDIO_CLKB_A_MARK,\n};\nstatic const unsigned int audio_clk_b_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23),\n};\nstatic const unsigned int audio_clk_b_b_mux[] = {\n\tAUDIO_CLKB_B_MARK,\n};\nstatic const unsigned int audio_clk_c_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int audio_clk_c_a_mux[] = {\n\tAUDIO_CLKC_A_MARK,\n};\nstatic const unsigned int audio_clk_c_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int audio_clk_c_b_mux[] = {\n\tAUDIO_CLKC_B_MARK,\n};\nstatic const unsigned int audio_clkout_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int audio_clkout_a_mux[] = {\n\tAUDIO_CLKOUT_A_MARK,\n};\nstatic const unsigned int audio_clkout_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int audio_clkout_b_mux[] = {\n\tAUDIO_CLKOUT_B_MARK,\n};\nstatic const unsigned int audio_clkout_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int audio_clkout_c_mux[] = {\n\tAUDIO_CLKOUT_C_MARK,\n};\nstatic const unsigned int audio_clkout_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int audio_clkout_d_mux[] = {\n\tAUDIO_CLKOUT_D_MARK,\n};\nstatic const unsigned int audio_clkout1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int audio_clkout1_a_mux[] = {\n\tAUDIO_CLKOUT1_A_MARK,\n};\nstatic const unsigned int audio_clkout1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int audio_clkout1_b_mux[] = {\n\tAUDIO_CLKOUT1_B_MARK,\n};\nstatic const unsigned int audio_clkout2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int audio_clkout2_a_mux[] = {\n\tAUDIO_CLKOUT2_A_MARK,\n};\nstatic const unsigned int audio_clkout2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 30),\n};\nstatic const unsigned int audio_clkout2_b_mux[] = {\n\tAUDIO_CLKOUT2_B_MARK,\n};\nstatic const unsigned int audio_clkout3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int audio_clkout3_a_mux[] = {\n\tAUDIO_CLKOUT3_A_MARK,\n};\nstatic const unsigned int audio_clkout3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 31),\n};\nstatic const unsigned int audio_clkout3_b_mux[] = {\n\tAUDIO_CLKOUT3_B_MARK,\n};\n\n \nstatic const unsigned int avb_link_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\nstatic const unsigned int avb_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\nstatic const unsigned int avb_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\nstatic const unsigned int avb_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9), PIN_AVB_MDIO,\n};\nstatic const unsigned int avb_mdio_mux[] = {\n\tAVB_MDC_MARK, AVB_MDIO_MARK,\n};\nstatic const unsigned int avb_mii_pins[] = {\n\t \n\tPIN_AVB_TX_CTL, PIN_AVB_TXC, PIN_AVB_TD0,\n\tPIN_AVB_TD1, PIN_AVB_TD2, PIN_AVB_TD3,\n\tPIN_AVB_RX_CTL, PIN_AVB_RXC, PIN_AVB_RD0,\n\tPIN_AVB_RD1, PIN_AVB_RD2, PIN_AVB_RD3,\n\tPIN_AVB_TXCREFCLK,\n};\nstatic const unsigned int avb_mii_mux[] = {\n\tAVB_TX_CTL_MARK, AVB_TXC_MARK, AVB_TD0_MARK,\n\tAVB_TD1_MARK, AVB_TD2_MARK, AVB_TD3_MARK,\n\tAVB_RX_CTL_MARK, AVB_RXC_MARK, AVB_RD0_MARK,\n\tAVB_RD1_MARK, AVB_RD2_MARK, AVB_RD3_MARK,\n\tAVB_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int avb_avtp_pps_mux[] = {\n\tAVB_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb_avtp_match_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int avb_avtp_match_a_mux[] = {\n\tAVB_AVTP_MATCH_A_MARK,\n};\nstatic const unsigned int avb_avtp_capture_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int avb_avtp_capture_a_mux[] = {\n\tAVB_AVTP_CAPTURE_A_MARK,\n};\nstatic const unsigned int avb_avtp_match_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int avb_avtp_match_b_mux[] = {\n\tAVB_AVTP_MATCH_B_MARK,\n};\nstatic const unsigned int avb_avtp_capture_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int avb_avtp_capture_b_mux[] = {\n\tAVB_AVTP_CAPTURE_B_MARK,\n};\n\n \nstatic const unsigned int can0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int can0_data_a_mux[] = {\n\tCAN0_TX_A_MARK,\t\tCAN0_RX_A_MARK,\n};\nstatic const unsigned int can0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int can0_data_b_mux[] = {\n\tCAN0_TX_B_MARK,\t\tCAN0_RX_B_MARK,\n};\nstatic const unsigned int can1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int can1_data_mux[] = {\n\tCAN1_TX_MARK,\t\tCAN1_RX_MARK,\n};\n\n \nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\n \nstatic const unsigned int canfd0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),     RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int canfd0_data_a_mux[] = {\n\tCANFD0_TX_A_MARK,       CANFD0_RX_A_MARK,\n};\nstatic const unsigned int canfd0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),      RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int canfd0_data_b_mux[] = {\n\tCANFD0_TX_B_MARK,       CANFD0_RX_B_MARK,\n};\nstatic const unsigned int canfd1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),     RCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int canfd1_data_mux[] = {\n\tCANFD1_TX_MARK,         CANFD1_RX_MARK,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n \nstatic const unsigned int drif0_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int drif0_ctrl_a_mux[] = {\n\tRIF0_CLK_A_MARK, RIF0_SYNC_A_MARK,\n};\nstatic const unsigned int drif0_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int drif0_data0_a_mux[] = {\n\tRIF0_D0_A_MARK,\n};\nstatic const unsigned int drif0_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int drif0_data1_a_mux[] = {\n\tRIF0_D1_A_MARK,\n};\nstatic const unsigned int drif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int drif0_ctrl_b_mux[] = {\n\tRIF0_CLK_B_MARK, RIF0_SYNC_B_MARK,\n};\nstatic const unsigned int drif0_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int drif0_data0_b_mux[] = {\n\tRIF0_D0_B_MARK,\n};\nstatic const unsigned int drif0_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int drif0_data1_b_mux[] = {\n\tRIF0_D1_B_MARK,\n};\nstatic const unsigned int drif0_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int drif0_ctrl_c_mux[] = {\n\tRIF0_CLK_C_MARK, RIF0_SYNC_C_MARK,\n};\nstatic const unsigned int drif0_data0_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int drif0_data0_c_mux[] = {\n\tRIF0_D0_C_MARK,\n};\nstatic const unsigned int drif0_data1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int drif0_data1_c_mux[] = {\n\tRIF0_D1_C_MARK,\n};\n \nstatic const unsigned int drif1_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 18),\n};\nstatic const unsigned int drif1_ctrl_a_mux[] = {\n\tRIF1_CLK_A_MARK, RIF1_SYNC_A_MARK,\n};\nstatic const unsigned int drif1_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int drif1_data0_a_mux[] = {\n\tRIF1_D0_A_MARK,\n};\nstatic const unsigned int drif1_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20),\n};\nstatic const unsigned int drif1_data1_a_mux[] = {\n\tRIF1_D1_A_MARK,\n};\nstatic const unsigned int drif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9), RCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int drif1_ctrl_b_mux[] = {\n\tRIF1_CLK_B_MARK, RIF1_SYNC_B_MARK,\n};\nstatic const unsigned int drif1_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int drif1_data0_b_mux[] = {\n\tRIF1_D0_B_MARK,\n};\nstatic const unsigned int drif1_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8),\n};\nstatic const unsigned int drif1_data1_b_mux[] = {\n\tRIF1_D1_B_MARK,\n};\nstatic const unsigned int drif1_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int drif1_ctrl_c_mux[] = {\n\tRIF1_CLK_C_MARK, RIF1_SYNC_C_MARK,\n};\nstatic const unsigned int drif1_data0_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int drif1_data0_c_mux[] = {\n\tRIF1_D0_C_MARK,\n};\nstatic const unsigned int drif1_data1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int drif1_data1_c_mux[] = {\n\tRIF1_D1_C_MARK,\n};\n \nstatic const unsigned int drif2_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int drif2_ctrl_a_mux[] = {\n\tRIF2_CLK_A_MARK, RIF2_SYNC_A_MARK,\n};\nstatic const unsigned int drif2_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int drif2_data0_a_mux[] = {\n\tRIF2_D0_A_MARK,\n};\nstatic const unsigned int drif2_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int drif2_data1_a_mux[] = {\n\tRIF2_D1_A_MARK,\n};\nstatic const unsigned int drif2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 26), RCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int drif2_ctrl_b_mux[] = {\n\tRIF2_CLK_B_MARK, RIF2_SYNC_B_MARK,\n};\nstatic const unsigned int drif2_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 30),\n};\nstatic const unsigned int drif2_data0_b_mux[] = {\n\tRIF2_D0_B_MARK,\n};\nstatic const unsigned int drif2_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 31),\n};\nstatic const unsigned int drif2_data1_b_mux[] = {\n\tRIF2_D1_B_MARK,\n};\n \nstatic const unsigned int drif3_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 18),\n};\nstatic const unsigned int drif3_ctrl_a_mux[] = {\n\tRIF3_CLK_A_MARK, RIF3_SYNC_A_MARK,\n};\nstatic const unsigned int drif3_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int drif3_data0_a_mux[] = {\n\tRIF3_D0_A_MARK,\n};\nstatic const unsigned int drif3_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20),\n};\nstatic const unsigned int drif3_data1_a_mux[] = {\n\tRIF3_D1_A_MARK,\n};\nstatic const unsigned int drif3_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int drif3_ctrl_b_mux[] = {\n\tRIF3_CLK_B_MARK, RIF3_SYNC_B_MARK,\n};\nstatic const unsigned int drif3_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int drif3_data0_b_mux[] = {\n\tRIF3_D0_B_MARK,\n};\nstatic const unsigned int drif3_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int drif3_data1_b_mux[] = {\n\tRIF3_D1_B_MARK,\n};\n#endif  \n\n \nstatic const unsigned int du_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 7),  RCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int du_rgb666_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,\n\tDU_DR3_MARK, DU_DR2_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,\n\tDU_DG3_MARK, DU_DG2_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,\n\tDU_DB3_MARK, DU_DB2_MARK,\n};\nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(0, 9),  RCAR_GP_PIN(0, 8),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 7),  RCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 2),\n\tRCAR_GP_PIN(1, 1),  RCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,\n\tDU_DR3_MARK, DU_DR2_MARK, DU_DR1_MARK, DU_DR0_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,\n\tDU_DG3_MARK, DU_DG2_MARK, DU_DG1_MARK, DU_DG0_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,\n\tDU_DB3_MARK, DU_DB2_MARK, DU_DB1_MARK, DU_DB0_MARK,\n};\nstatic const unsigned int du_clk_out_0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int du_clk_out_0_mux[] = {\n\tDU_DOTCLKOUT0_MARK\n};\nstatic const unsigned int du_clk_out_1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int du_clk_out_1_mux[] = {\n\tDU_DOTCLKOUT1_MARK\n};\nstatic const unsigned int du_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int du_sync_mux[] = {\n\tDU_EXVSYNC_DU_VSYNC_MARK, DU_EXHSYNC_DU_HSYNC_MARK\n};\nstatic const unsigned int du_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int du_oddf_mux[] = {\n\tDU_EXODDF_DU_ODDF_DISP_CDE_MARK,\n};\nstatic const unsigned int du_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int du_cde_mux[] = {\n\tDU_CDE_MARK,\n};\nstatic const unsigned int du_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int du_disp_mux[] = {\n\tDU_DISP_MARK,\n};\n\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHRX0_MARK, HTX0_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16), RCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHRTS0_N_MARK, HCTS0_N_MARK,\n};\n \nstatic const unsigned int hscif1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int hscif1_data_a_mux[] = {\n\tHRX1_A_MARK, HTX1_A_MARK,\n};\nstatic const unsigned int hscif1_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int hscif1_clk_a_mux[] = {\n\tHSCK1_A_MARK,\n};\nstatic const unsigned int hscif1_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int hscif1_ctrl_a_mux[] = {\n\tHRTS1_N_A_MARK, HCTS1_N_A_MARK,\n};\n\nstatic const unsigned int hscif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int hscif1_data_b_mux[] = {\n\tHRX1_B_MARK, HTX1_B_MARK,\n};\nstatic const unsigned int hscif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int hscif1_clk_b_mux[] = {\n\tHSCK1_B_MARK,\n};\nstatic const unsigned int hscif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int hscif1_ctrl_b_mux[] = {\n\tHRTS1_N_B_MARK, HCTS1_N_B_MARK,\n};\n \nstatic const unsigned int hscif2_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int hscif2_data_a_mux[] = {\n\tHRX2_A_MARK, HTX2_A_MARK,\n};\nstatic const unsigned int hscif2_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int hscif2_clk_a_mux[] = {\n\tHSCK2_A_MARK,\n};\nstatic const unsigned int hscif2_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int hscif2_ctrl_a_mux[] = {\n\tHRTS2_N_A_MARK, HCTS2_N_A_MARK,\n};\n\nstatic const unsigned int hscif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 18),\n};\nstatic const unsigned int hscif2_data_b_mux[] = {\n\tHRX2_B_MARK, HTX2_B_MARK,\n};\nstatic const unsigned int hscif2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int hscif2_clk_b_mux[] = {\n\tHSCK2_B_MARK,\n};\nstatic const unsigned int hscif2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int hscif2_ctrl_b_mux[] = {\n\tHRTS2_N_B_MARK, HCTS2_N_B_MARK,\n};\n\nstatic const unsigned int hscif2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 25), RCAR_GP_PIN(6, 26),\n};\nstatic const unsigned int hscif2_data_c_mux[] = {\n\tHRX2_C_MARK, HTX2_C_MARK,\n};\nstatic const unsigned int hscif2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24),\n};\nstatic const unsigned int hscif2_clk_c_mux[] = {\n\tHSCK2_C_MARK,\n};\nstatic const unsigned int hscif2_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int hscif2_ctrl_c_mux[] = {\n\tHRTS2_N_C_MARK, HCTS2_N_C_MARK,\n};\n \nstatic const unsigned int hscif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int hscif3_data_a_mux[] = {\n\tHRX3_A_MARK, HTX3_A_MARK,\n};\nstatic const unsigned int hscif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int hscif3_clk_mux[] = {\n\tHSCK3_MARK,\n};\nstatic const unsigned int hscif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int hscif3_ctrl_mux[] = {\n\tHRTS3_N_MARK, HCTS3_N_MARK,\n};\n\nstatic const unsigned int hscif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int hscif3_data_b_mux[] = {\n\tHRX3_B_MARK, HTX3_B_MARK,\n};\nstatic const unsigned int hscif3_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int hscif3_data_c_mux[] = {\n\tHRX3_C_MARK, HTX3_C_MARK,\n};\nstatic const unsigned int hscif3_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int hscif3_data_d_mux[] = {\n\tHRX3_D_MARK, HTX3_D_MARK,\n};\n \nstatic const unsigned int hscif4_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int hscif4_data_a_mux[] = {\n\tHRX4_A_MARK, HTX4_A_MARK,\n};\nstatic const unsigned int hscif4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int hscif4_clk_mux[] = {\n\tHSCK4_MARK,\n};\nstatic const unsigned int hscif4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int hscif4_ctrl_mux[] = {\n\tHRTS4_N_MARK, HCTS4_N_MARK,\n};\n\nstatic const unsigned int hscif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int hscif4_data_b_mux[] = {\n\tHRX4_B_MARK, HTX4_B_MARK,\n};\n\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\n\nstatic const unsigned int i2c0_mux[] = {\n\tSCL0_MARK, SDA0_MARK,\n};\n\nstatic const unsigned int i2c1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int i2c1_a_mux[] = {\n\tSDA1_A_MARK, SCL1_A_MARK,\n};\nstatic const unsigned int i2c1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 23),\n};\nstatic const unsigned int i2c1_b_mux[] = {\n\tSDA1_B_MARK, SCL1_B_MARK,\n};\nstatic const unsigned int i2c2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int i2c2_a_mux[] = {\n\tSDA2_A_MARK, SCL2_A_MARK,\n};\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int i2c2_b_mux[] = {\n\tSDA2_B_MARK, SCL2_B_MARK,\n};\n\nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n};\n\nstatic const unsigned int i2c3_mux[] = {\n\tSCL3_MARK, SDA3_MARK,\n};\n\nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 14),\n};\n\nstatic const unsigned int i2c5_mux[] = {\n\tSCL5_MARK, SDA5_MARK,\n};\n\nstatic const unsigned int i2c6_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int i2c6_a_mux[] = {\n\tSDA6_A_MARK, SCL6_A_MARK,\n};\nstatic const unsigned int i2c6_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int i2c6_b_mux[] = {\n\tSDA6_B_MARK, SCL6_B_MARK,\n};\nstatic const unsigned int i2c6_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int i2c6_c_mux[] = {\n\tSDA6_C_MARK, SCL6_C_MARK,\n};\n\n \nstatic const unsigned int intc_ex_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int intc_ex_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_ex_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int intc_ex_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_ex_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int intc_ex_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_ex_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int intc_ex_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_ex_irq4_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int intc_ex_irq4_mux[] = {\n\tIRQ4_MARK,\n};\nstatic const unsigned int intc_ex_irq5_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int intc_ex_irq5_mux[] = {\n\tIRQ5_MARK,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n \nstatic const unsigned int mlb_3pin_pins[] = {\n\tRCAR_GP_PIN(5, 23), RCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 25),\n};\nstatic const unsigned int mlb_3pin_mux[] = {\n\tMLB_CLK_MARK, MLB_SIG_MARK, MLB_DAT_MARK,\n};\n#endif  \n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22),\n};\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n \nstatic const unsigned int msiof1_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8),\n};\nstatic const unsigned int msiof1_clk_a_mux[] = {\n\tMSIOF1_SCK_A_MARK,\n};\nstatic const unsigned int msiof1_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int msiof1_sync_a_mux[] = {\n\tMSIOF1_SYNC_A_MARK,\n};\nstatic const unsigned int msiof1_ss1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int msiof1_ss1_a_mux[] = {\n\tMSIOF1_SS1_A_MARK,\n};\nstatic const unsigned int msiof1_ss2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int msiof1_ss2_a_mux[] = {\n\tMSIOF1_SS2_A_MARK,\n};\nstatic const unsigned int msiof1_txd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int msiof1_txd_a_mux[] = {\n\tMSIOF1_TXD_A_MARK,\n};\nstatic const unsigned int msiof1_rxd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int msiof1_rxd_a_mux[] = {\n\tMSIOF1_RXD_A_MARK,\n};\nstatic const unsigned int msiof1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9),\n};\nstatic const unsigned int msiof1_clk_b_mux[] = {\n\tMSIOF1_SCK_B_MARK,\n};\nstatic const unsigned int msiof1_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int msiof1_sync_b_mux[] = {\n\tMSIOF1_SYNC_B_MARK,\n};\nstatic const unsigned int msiof1_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int msiof1_ss1_b_mux[] = {\n\tMSIOF1_SS1_B_MARK,\n};\nstatic const unsigned int msiof1_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int msiof1_ss2_b_mux[] = {\n\tMSIOF1_SS2_B_MARK,\n};\nstatic const unsigned int msiof1_txd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8),\n};\nstatic const unsigned int msiof1_txd_b_mux[] = {\n\tMSIOF1_TXD_B_MARK,\n};\nstatic const unsigned int msiof1_rxd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int msiof1_rxd_b_mux[] = {\n\tMSIOF1_RXD_B_MARK,\n};\nstatic const unsigned int msiof1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17),\n};\nstatic const unsigned int msiof1_clk_c_mux[] = {\n\tMSIOF1_SCK_C_MARK,\n};\nstatic const unsigned int msiof1_sync_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18),\n};\nstatic const unsigned int msiof1_sync_c_mux[] = {\n\tMSIOF1_SYNC_C_MARK,\n};\nstatic const unsigned int msiof1_ss1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int msiof1_ss1_c_mux[] = {\n\tMSIOF1_SS1_C_MARK,\n};\nstatic const unsigned int msiof1_ss2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int msiof1_ss2_c_mux[] = {\n\tMSIOF1_SS2_C_MARK,\n};\nstatic const unsigned int msiof1_txd_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20),\n};\nstatic const unsigned int msiof1_txd_c_mux[] = {\n\tMSIOF1_TXD_C_MARK,\n};\nstatic const unsigned int msiof1_rxd_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int msiof1_rxd_c_mux[] = {\n\tMSIOF1_RXD_C_MARK,\n};\nstatic const unsigned int msiof1_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int msiof1_clk_d_mux[] = {\n\tMSIOF1_SCK_D_MARK,\n};\nstatic const unsigned int msiof1_sync_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int msiof1_sync_d_mux[] = {\n\tMSIOF1_SYNC_D_MARK,\n};\nstatic const unsigned int msiof1_ss1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int msiof1_ss1_d_mux[] = {\n\tMSIOF1_SS1_D_MARK,\n};\nstatic const unsigned int msiof1_ss2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int msiof1_ss2_d_mux[] = {\n\tMSIOF1_SS2_D_MARK,\n};\nstatic const unsigned int msiof1_txd_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int msiof1_txd_d_mux[] = {\n\tMSIOF1_TXD_D_MARK,\n};\nstatic const unsigned int msiof1_rxd_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int msiof1_rxd_d_mux[] = {\n\tMSIOF1_RXD_D_MARK,\n};\nstatic const unsigned int msiof1_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int msiof1_clk_e_mux[] = {\n\tMSIOF1_SCK_E_MARK,\n};\nstatic const unsigned int msiof1_sync_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int msiof1_sync_e_mux[] = {\n\tMSIOF1_SYNC_E_MARK,\n};\nstatic const unsigned int msiof1_ss1_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int msiof1_ss1_e_mux[] = {\n\tMSIOF1_SS1_E_MARK,\n};\nstatic const unsigned int msiof1_ss2_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int msiof1_ss2_e_mux[] = {\n\tMSIOF1_SS2_E_MARK,\n};\nstatic const unsigned int msiof1_txd_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 3),\n};\nstatic const unsigned int msiof1_txd_e_mux[] = {\n\tMSIOF1_TXD_E_MARK,\n};\nstatic const unsigned int msiof1_rxd_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2),\n};\nstatic const unsigned int msiof1_rxd_e_mux[] = {\n\tMSIOF1_RXD_E_MARK,\n};\nstatic const unsigned int msiof1_clk_f_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 23),\n};\nstatic const unsigned int msiof1_clk_f_mux[] = {\n\tMSIOF1_SCK_F_MARK,\n};\nstatic const unsigned int msiof1_sync_f_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 24),\n};\nstatic const unsigned int msiof1_sync_f_mux[] = {\n\tMSIOF1_SYNC_F_MARK,\n};\nstatic const unsigned int msiof1_ss1_f_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 1),\n};\nstatic const unsigned int msiof1_ss1_f_mux[] = {\n\tMSIOF1_SS1_F_MARK,\n};\nstatic const unsigned int msiof1_ss2_f_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2),\n};\nstatic const unsigned int msiof1_ss2_f_mux[] = {\n\tMSIOF1_SS2_F_MARK,\n};\nstatic const unsigned int msiof1_txd_f_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0),\n};\nstatic const unsigned int msiof1_txd_f_mux[] = {\n\tMSIOF1_TXD_F_MARK,\n};\nstatic const unsigned int msiof1_rxd_f_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 25),\n};\nstatic const unsigned int msiof1_rxd_f_mux[] = {\n\tMSIOF1_RXD_F_MARK,\n};\nstatic const unsigned int msiof1_clk_g_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int msiof1_clk_g_mux[] = {\n\tMSIOF1_SCK_G_MARK,\n};\nstatic const unsigned int msiof1_sync_g_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int msiof1_sync_g_mux[] = {\n\tMSIOF1_SYNC_G_MARK,\n};\nstatic const unsigned int msiof1_ss1_g_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int msiof1_ss1_g_mux[] = {\n\tMSIOF1_SS1_G_MARK,\n};\nstatic const unsigned int msiof1_ss2_g_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int msiof1_ss2_g_mux[] = {\n\tMSIOF1_SS2_G_MARK,\n};\nstatic const unsigned int msiof1_txd_g_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int msiof1_txd_g_mux[] = {\n\tMSIOF1_TXD_G_MARK,\n};\nstatic const unsigned int msiof1_rxd_g_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int msiof1_rxd_g_mux[] = {\n\tMSIOF1_RXD_G_MARK,\n};\n \nstatic const unsigned int msiof2_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int msiof2_clk_a_mux[] = {\n\tMSIOF2_SCK_A_MARK,\n};\nstatic const unsigned int msiof2_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int msiof2_sync_a_mux[] = {\n\tMSIOF2_SYNC_A_MARK,\n};\nstatic const unsigned int msiof2_ss1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int msiof2_ss1_a_mux[] = {\n\tMSIOF2_SS1_A_MARK,\n};\nstatic const unsigned int msiof2_ss2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int msiof2_ss2_a_mux[] = {\n\tMSIOF2_SS2_A_MARK,\n};\nstatic const unsigned int msiof2_txd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int msiof2_txd_a_mux[] = {\n\tMSIOF2_TXD_A_MARK,\n};\nstatic const unsigned int msiof2_rxd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int msiof2_rxd_a_mux[] = {\n\tMSIOF2_RXD_A_MARK,\n};\nstatic const unsigned int msiof2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int msiof2_clk_b_mux[] = {\n\tMSIOF2_SCK_B_MARK,\n};\nstatic const unsigned int msiof2_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int msiof2_sync_b_mux[] = {\n\tMSIOF2_SYNC_B_MARK,\n};\nstatic const unsigned int msiof2_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int msiof2_ss1_b_mux[] = {\n\tMSIOF2_SS1_B_MARK,\n};\nstatic const unsigned int msiof2_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int msiof2_ss2_b_mux[] = {\n\tMSIOF2_SS2_B_MARK,\n};\nstatic const unsigned int msiof2_txd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int msiof2_txd_b_mux[] = {\n\tMSIOF2_TXD_B_MARK,\n};\nstatic const unsigned int msiof2_rxd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int msiof2_rxd_b_mux[] = {\n\tMSIOF2_RXD_B_MARK,\n};\nstatic const unsigned int msiof2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int msiof2_clk_c_mux[] = {\n\tMSIOF2_SCK_C_MARK,\n};\nstatic const unsigned int msiof2_sync_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int msiof2_sync_c_mux[] = {\n\tMSIOF2_SYNC_C_MARK,\n};\nstatic const unsigned int msiof2_ss1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int msiof2_ss1_c_mux[] = {\n\tMSIOF2_SS1_C_MARK,\n};\nstatic const unsigned int msiof2_ss2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int msiof2_ss2_c_mux[] = {\n\tMSIOF2_SS2_C_MARK,\n};\nstatic const unsigned int msiof2_txd_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int msiof2_txd_c_mux[] = {\n\tMSIOF2_TXD_C_MARK,\n};\nstatic const unsigned int msiof2_rxd_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int msiof2_rxd_c_mux[] = {\n\tMSIOF2_RXD_C_MARK,\n};\nstatic const unsigned int msiof2_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int msiof2_clk_d_mux[] = {\n\tMSIOF2_SCK_D_MARK,\n};\nstatic const unsigned int msiof2_sync_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9),\n};\nstatic const unsigned int msiof2_sync_d_mux[] = {\n\tMSIOF2_SYNC_D_MARK,\n};\nstatic const unsigned int msiof2_ss1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int msiof2_ss1_d_mux[] = {\n\tMSIOF2_SS1_D_MARK,\n};\nstatic const unsigned int msiof2_ss2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int msiof2_ss2_d_mux[] = {\n\tMSIOF2_SS2_D_MARK,\n};\nstatic const unsigned int msiof2_txd_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int msiof2_txd_d_mux[] = {\n\tMSIOF2_TXD_D_MARK,\n};\nstatic const unsigned int msiof2_rxd_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int msiof2_rxd_d_mux[] = {\n\tMSIOF2_RXD_D_MARK,\n};\n \nstatic const unsigned int msiof3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int msiof3_clk_a_mux[] = {\n\tMSIOF3_SCK_A_MARK,\n};\nstatic const unsigned int msiof3_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int msiof3_sync_a_mux[] = {\n\tMSIOF3_SYNC_A_MARK,\n};\nstatic const unsigned int msiof3_ss1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int msiof3_ss1_a_mux[] = {\n\tMSIOF3_SS1_A_MARK,\n};\nstatic const unsigned int msiof3_ss2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int msiof3_ss2_a_mux[] = {\n\tMSIOF3_SS2_A_MARK,\n};\nstatic const unsigned int msiof3_txd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int msiof3_txd_a_mux[] = {\n\tMSIOF3_TXD_A_MARK,\n};\nstatic const unsigned int msiof3_rxd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int msiof3_rxd_a_mux[] = {\n\tMSIOF3_RXD_A_MARK,\n};\nstatic const unsigned int msiof3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int msiof3_clk_b_mux[] = {\n\tMSIOF3_SCK_B_MARK,\n};\nstatic const unsigned int msiof3_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int msiof3_sync_b_mux[] = {\n\tMSIOF3_SYNC_B_MARK,\n};\nstatic const unsigned int msiof3_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int msiof3_ss1_b_mux[] = {\n\tMSIOF3_SS1_B_MARK,\n};\nstatic const unsigned int msiof3_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int msiof3_ss2_b_mux[] = {\n\tMSIOF3_SS2_B_MARK,\n};\nstatic const unsigned int msiof3_txd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int msiof3_txd_b_mux[] = {\n\tMSIOF3_TXD_B_MARK,\n};\nstatic const unsigned int msiof3_rxd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int msiof3_rxd_b_mux[] = {\n\tMSIOF3_RXD_B_MARK,\n};\nstatic const unsigned int msiof3_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int msiof3_clk_c_mux[] = {\n\tMSIOF3_SCK_C_MARK,\n};\nstatic const unsigned int msiof3_sync_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int msiof3_sync_c_mux[] = {\n\tMSIOF3_SYNC_C_MARK,\n};\nstatic const unsigned int msiof3_txd_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int msiof3_txd_c_mux[] = {\n\tMSIOF3_TXD_C_MARK,\n};\nstatic const unsigned int msiof3_rxd_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int msiof3_rxd_c_mux[] = {\n\tMSIOF3_RXD_C_MARK,\n};\nstatic const unsigned int msiof3_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int msiof3_clk_d_mux[] = {\n\tMSIOF3_SCK_D_MARK,\n};\nstatic const unsigned int msiof3_sync_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int msiof3_sync_d_mux[] = {\n\tMSIOF3_SYNC_D_MARK,\n};\nstatic const unsigned int msiof3_ss1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int msiof3_ss1_d_mux[] = {\n\tMSIOF3_SS1_D_MARK,\n};\nstatic const unsigned int msiof3_txd_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int msiof3_txd_d_mux[] = {\n\tMSIOF3_TXD_D_MARK,\n};\nstatic const unsigned int msiof3_rxd_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int msiof3_rxd_d_mux[] = {\n\tMSIOF3_RXD_D_MARK,\n};\nstatic const unsigned int msiof3_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int msiof3_clk_e_mux[] = {\n\tMSIOF3_SCK_E_MARK,\n};\nstatic const unsigned int msiof3_sync_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int msiof3_sync_e_mux[] = {\n\tMSIOF3_SYNC_E_MARK,\n};\nstatic const unsigned int msiof3_ss1_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int msiof3_ss1_e_mux[] = {\n\tMSIOF3_SS1_E_MARK,\n};\nstatic const unsigned int msiof3_ss2_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int msiof3_ss2_e_mux[] = {\n\tMSIOF3_SS2_E_MARK,\n};\nstatic const unsigned int msiof3_txd_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int msiof3_txd_e_mux[] = {\n\tMSIOF3_TXD_E_MARK,\n};\nstatic const unsigned int msiof3_rxd_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int msiof3_rxd_e_mux[] = {\n\tMSIOF3_RXD_E_MARK,\n};\n\n \nstatic const unsigned int pwm0_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int pwm0_mux[] = {\n\tPWM0_MARK,\n};\n \nstatic const unsigned int pwm1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7),\n};\nstatic const unsigned int pwm1_a_mux[] = {\n\tPWM1_A_MARK,\n};\nstatic const unsigned int pwm1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\n \nstatic const unsigned int pwm2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int pwm2_a_mux[] = {\n\tPWM2_A_MARK,\n};\nstatic const unsigned int pwm2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\n \nstatic const unsigned int pwm3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int pwm3_a_mux[] = {\n\tPWM3_A_MARK,\n};\nstatic const unsigned int pwm3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int pwm3_b_mux[] = {\n\tPWM3_B_MARK,\n};\n \nstatic const unsigned int pwm4_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int pwm4_a_mux[] = {\n\tPWM4_A_MARK,\n};\nstatic const unsigned int pwm4_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int pwm4_b_mux[] = {\n\tPWM4_B_MARK,\n};\n \nstatic const unsigned int pwm5_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int pwm5_a_mux[] = {\n\tPWM5_A_MARK,\n};\nstatic const unsigned int pwm5_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int pwm5_b_mux[] = {\n\tPWM5_B_MARK,\n};\n \nstatic const unsigned int pwm6_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int pwm6_a_mux[] = {\n\tPWM6_A_MARK,\n};\nstatic const unsigned int pwm6_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int pwm6_b_mux[] = {\n\tPWM6_B_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tPIN_QSPI0_SPCLK, PIN_QSPI0_SSL,\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\nstatic const unsigned int qspi0_data_pins[] = {\n\t \n\tPIN_QSPI0_MOSI_IO0, PIN_QSPI0_MISO_IO1,\n\t \n\tPIN_QSPI0_IO2, PIN_QSPI0_IO3,\n};\nstatic const unsigned int qspi0_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK,\n};\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tPIN_QSPI1_SPCLK, PIN_QSPI1_SSL,\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int qspi1_data_pins[] = {\n\t \n\tPIN_QSPI1_MOSI_IO0, PIN_QSPI1_MISO_IO1,\n\t \n\tPIN_QSPI1_IO2, PIN_QSPI1_IO3,\n};\nstatic const unsigned int qspi1_data_mux[] = {\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK,\n};\n\n \nstatic const unsigned int sata0_devslp_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16),\n};\nstatic const unsigned int sata0_devslp_a_mux[] = {\n\tSATA_DEVSLP_A_MARK,\n};\nstatic const unsigned int sata0_devslp_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int sata0_devslp_b_mux[] = {\n\tSATA_DEVSLP_B_MARK,\n};\n\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n \nstatic const unsigned int scif1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int scif1_data_a_mux[] = {\n\tRX1_A_MARK, TX1_A_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 25),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\n \nstatic const unsigned int scif2_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int scif2_data_a_mux[] = {\n\tRX2_A_MARK, TX2_A_MARK,\n};\nstatic const unsigned int scif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9),\n};\nstatic const unsigned int scif2_clk_mux[] = {\n\tSCK2_MARK,\n};\nstatic const unsigned int scif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int scif2_data_b_mux[] = {\n\tRX2_B_MARK, TX2_B_MARK,\n};\n \nstatic const unsigned int scif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int scif3_data_a_mux[] = {\n\tRX3_A_MARK, TX3_A_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\nstatic const unsigned int scif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int scif3_ctrl_mux[] = {\n\tRTS3_N_MARK, CTS3_N_MARK,\n};\nstatic const unsigned int scif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int scif3_data_b_mux[] = {\n\tRX3_B_MARK, TX3_B_MARK,\n};\n \nstatic const unsigned int scif4_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int scif4_data_a_mux[] = {\n\tRX4_A_MARK, TX4_A_MARK,\n};\nstatic const unsigned int scif4_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int scif4_clk_a_mux[] = {\n\tSCK4_A_MARK,\n};\nstatic const unsigned int scif4_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int scif4_ctrl_a_mux[] = {\n\tRTS4_N_A_MARK, CTS4_N_A_MARK,\n};\nstatic const unsigned int scif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int scif4_data_b_mux[] = {\n\tRX4_B_MARK, TX4_B_MARK,\n};\nstatic const unsigned int scif4_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int scif4_clk_b_mux[] = {\n\tSCK4_B_MARK,\n};\nstatic const unsigned int scif4_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int scif4_ctrl_b_mux[] = {\n\tRTS4_N_B_MARK, CTS4_N_B_MARK,\n};\nstatic const unsigned int scif4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int scif4_data_c_mux[] = {\n\tRX4_C_MARK, TX4_C_MARK,\n};\nstatic const unsigned int scif4_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int scif4_clk_c_mux[] = {\n\tSCK4_C_MARK,\n};\nstatic const unsigned int scif4_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int scif4_ctrl_c_mux[] = {\n\tRTS4_N_C_MARK, CTS4_N_C_MARK,\n};\n \nstatic const unsigned int scif5_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int scif5_data_a_mux[] = {\n\tRX5_A_MARK, TX5_A_MARK,\n};\nstatic const unsigned int scif5_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int scif5_clk_a_mux[] = {\n\tSCK5_A_MARK,\n};\nstatic const unsigned int scif5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int scif5_data_b_mux[] = {\n\tRX5_B_MARK, TX5_B_MARK,\n};\nstatic const unsigned int scif5_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int scif5_clk_b_mux[] = {\n\tSCK5_B_MARK,\n};\n\n \nstatic const unsigned int scif_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23),\n};\nstatic const unsigned int scif_clk_a_mux[] = {\n\tSCIF_CLK_A_MARK,\n};\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9),\n};\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\n\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DAT0_MARK, SD0_DAT1_MARK,\n\tSD0_DAT2_MARK, SD0_DAT3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CLK_MARK, SD0_CMD_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),  RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSD1_DAT0_MARK, SD1_DAT1_MARK,\n\tSD1_DAT2_MARK, SD1_DAT3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSD1_CLK_MARK, SD1_CMD_MARK,\n};\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSD1_CD_MARK,\n};\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSD1_WP_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2),  RCAR_GP_PIN(4, 3),\n\tRCAR_GP_PIN(4, 4),  RCAR_GP_PIN(4, 5),\n\tRCAR_GP_PIN(3, 8),  RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSD2_DAT0_MARK, SD2_DAT1_MARK,\n\tSD2_DAT2_MARK, SD2_DAT3_MARK,\n\tSD2_DAT4_MARK, SD2_DAT5_MARK,\n\tSD2_DAT6_MARK, SD2_DAT7_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSD2_CLK_MARK, SD2_CMD_MARK,\n};\nstatic const unsigned int sdhi2_cd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int sdhi2_cd_a_mux[] = {\n\tSD2_CD_A_MARK,\n};\nstatic const unsigned int sdhi2_cd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int sdhi2_cd_b_mux[] = {\n\tSD2_CD_B_MARK,\n};\nstatic const unsigned int sdhi2_wp_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14),\n};\nstatic const unsigned int sdhi2_wp_a_mux[] = {\n\tSD2_WP_A_MARK,\n};\nstatic const unsigned int sdhi2_wp_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int sdhi2_wp_b_mux[] = {\n\tSD2_WP_B_MARK,\n};\nstatic const unsigned int sdhi2_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int sdhi2_ds_mux[] = {\n\tSD2_DS_MARK,\n};\n \nstatic const unsigned int sdhi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 9),  RCAR_GP_PIN(4, 10),\n\tRCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 12),\n\tRCAR_GP_PIN(4, 13), RCAR_GP_PIN(4, 14),\n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int sdhi3_data_mux[] = {\n\tSD3_DAT0_MARK, SD3_DAT1_MARK,\n\tSD3_DAT2_MARK, SD3_DAT3_MARK,\n\tSD3_DAT4_MARK, SD3_DAT5_MARK,\n\tSD3_DAT6_MARK, SD3_DAT7_MARK,\n};\nstatic const unsigned int sdhi3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7), RCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int sdhi3_ctrl_mux[] = {\n\tSD3_CLK_MARK, SD3_CMD_MARK,\n};\nstatic const unsigned int sdhi3_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int sdhi3_cd_mux[] = {\n\tSD3_CD_MARK,\n};\nstatic const unsigned int sdhi3_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int sdhi3_wp_mux[] = {\n\tSD3_WP_MARK,\n};\nstatic const unsigned int sdhi3_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int sdhi3_ds_mux[] = {\n\tSD3_DS_MARK,\n};\n\n \nstatic const unsigned int ssi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2),\n};\nstatic const unsigned int ssi0_data_mux[] = {\n\tSSI_SDATA0_MARK,\n};\nstatic const unsigned int ssi01239_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),\n};\nstatic const unsigned int ssi01239_ctrl_mux[] = {\n\tSSI_SCK01239_MARK, SSI_WS01239_MARK,\n};\nstatic const unsigned int ssi1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 3),\n};\nstatic const unsigned int ssi1_data_a_mux[] = {\n\tSSI_SDATA1_A_MARK,\n};\nstatic const unsigned int ssi1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int ssi1_data_b_mux[] = {\n\tSSI_SDATA1_B_MARK,\n};\nstatic const unsigned int ssi1_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 26), RCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int ssi1_ctrl_a_mux[] = {\n\tSSI_SCK1_A_MARK, SSI_WS1_A_MARK,\n};\nstatic const unsigned int ssi1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int ssi1_ctrl_b_mux[] = {\n\tSSI_SCK1_B_MARK, SSI_WS1_B_MARK,\n};\nstatic const unsigned int ssi2_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4),\n};\nstatic const unsigned int ssi2_data_a_mux[] = {\n\tSSI_SDATA2_A_MARK,\n};\nstatic const unsigned int ssi2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int ssi2_data_b_mux[] = {\n\tSSI_SDATA2_B_MARK,\n};\nstatic const unsigned int ssi2_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int ssi2_ctrl_a_mux[] = {\n\tSSI_SCK2_A_MARK, SSI_WS2_A_MARK,\n};\nstatic const unsigned int ssi2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int ssi2_ctrl_b_mux[] = {\n\tSSI_SCK2_B_MARK, SSI_WS2_B_MARK,\n};\nstatic const unsigned int ssi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int ssi3_data_mux[] = {\n\tSSI_SDATA3_MARK,\n};\nstatic const unsigned int ssi349_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 5), RCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int ssi349_ctrl_mux[] = {\n\tSSI_SCK349_MARK, SSI_WS349_MARK,\n};\nstatic const unsigned int ssi4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int ssi4_data_mux[] = {\n\tSSI_SDATA4_MARK,\n};\nstatic const unsigned int ssi4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int ssi4_ctrl_mux[] = {\n\tSSI_SCK4_MARK, SSI_WS4_MARK,\n};\nstatic const unsigned int ssi5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 13),\n};\nstatic const unsigned int ssi5_data_mux[] = {\n\tSSI_SDATA5_MARK,\n};\nstatic const unsigned int ssi5_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),\n};\nstatic const unsigned int ssi5_ctrl_mux[] = {\n\tSSI_SCK5_MARK, SSI_WS5_MARK,\n};\nstatic const unsigned int ssi6_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16),\n};\nstatic const unsigned int ssi6_data_mux[] = {\n\tSSI_SDATA6_MARK,\n};\nstatic const unsigned int ssi6_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int ssi6_ctrl_mux[] = {\n\tSSI_SCK6_MARK, SSI_WS6_MARK,\n};\nstatic const unsigned int ssi7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int ssi7_data_mux[] = {\n\tSSI_SDATA7_MARK,\n};\nstatic const unsigned int ssi78_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 18),\n};\nstatic const unsigned int ssi78_ctrl_mux[] = {\n\tSSI_SCK78_MARK, SSI_WS78_MARK,\n};\nstatic const unsigned int ssi8_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20),\n};\nstatic const unsigned int ssi8_data_mux[] = {\n\tSSI_SDATA8_MARK,\n};\nstatic const unsigned int ssi9_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int ssi9_data_a_mux[] = {\n\tSSI_SDATA9_A_MARK,\n};\nstatic const unsigned int ssi9_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int ssi9_data_b_mux[] = {\n\tSSI_SDATA9_B_MARK,\n};\nstatic const unsigned int ssi9_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int ssi9_ctrl_a_mux[] = {\n\tSSI_SCK9_A_MARK, SSI_WS9_A_MARK,\n};\nstatic const unsigned int ssi9_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 30), RCAR_GP_PIN(6, 31),\n};\nstatic const unsigned int ssi9_ctrl_b_mux[] = {\n\tSSI_SCK9_B_MARK, SSI_WS9_B_MARK,\n};\n\n \nstatic const unsigned int tmu_tclk1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23),\n};\nstatic const unsigned int tmu_tclk1_a_mux[] = {\n\tTCLK1_A_MARK,\n};\nstatic const unsigned int tmu_tclk1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int tmu_tclk1_b_mux[] = {\n\tTCLK1_B_MARK,\n};\nstatic const unsigned int tmu_tclk2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int tmu_tclk2_a_mux[] = {\n\tTCLK2_A_MARK,\n};\nstatic const unsigned int tmu_tclk2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int tmu_tclk2_b_mux[] = {\n\tTCLK2_B_MARK,\n};\n\n \nstatic const unsigned int tpu_to0_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int tpu_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu_to1_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int tpu_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu_to2_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 30),\n};\nstatic const unsigned int tpu_to2_mux[] = {\n\tTPU0TO2_MARK,\n};\nstatic const unsigned int tpu_to3_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 31),\n};\nstatic const unsigned int tpu_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n\n \nstatic const unsigned int usb0_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int usb0_mux[] = {\n\tUSB0_PWEN_MARK, USB0_OVC_MARK,\n};\n \nstatic const unsigned int usb1_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 26), RCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int usb1_mux[] = {\n\tUSB1_PWEN_MARK, USB1_OVC_MARK,\n};\n \nstatic const unsigned int usb2_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int usb2_mux[] = {\n\tUSB2_PWEN_MARK, USB2_OVC_MARK,\n};\n \nstatic const unsigned int usb2_ch3_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 30), RCAR_GP_PIN(6, 31),\n};\nstatic const unsigned int usb2_ch3_mux[] = {\n\tUSB2_CH3_PWEN_MARK, USB2_CH3_OVC_MARK,\n};\n\n \nstatic const unsigned int usb30_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int usb30_mux[] = {\n\tUSB30_PWEN_MARK, USB30_OVC_MARK,\n};\n\n \nstatic const unsigned int vin4_data18_a_pins[] = {\n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int vin4_data18_a_mux[] = {\n\tVI4_DATA2_A_MARK, VI4_DATA3_A_MARK,\n\tVI4_DATA4_A_MARK, VI4_DATA5_A_MARK,\n\tVI4_DATA6_A_MARK, VI4_DATA7_A_MARK,\n\tVI4_DATA10_MARK, VI4_DATA11_MARK,\n\tVI4_DATA12_MARK, VI4_DATA13_MARK,\n\tVI4_DATA14_MARK, VI4_DATA15_MARK,\n\tVI4_DATA18_MARK, VI4_DATA19_MARK,\n\tVI4_DATA20_MARK, VI4_DATA21_MARK,\n\tVI4_DATA22_MARK, VI4_DATA23_MARK,\n};\nstatic const unsigned int vin4_data18_b_pins[] = {\n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3),\n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 5),\n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int vin4_data18_b_mux[] = {\n\tVI4_DATA2_B_MARK, VI4_DATA3_B_MARK,\n\tVI4_DATA4_B_MARK, VI4_DATA5_B_MARK,\n\tVI4_DATA6_B_MARK, VI4_DATA7_B_MARK,\n\tVI4_DATA10_MARK, VI4_DATA11_MARK,\n\tVI4_DATA12_MARK, VI4_DATA13_MARK,\n\tVI4_DATA14_MARK, VI4_DATA15_MARK,\n\tVI4_DATA18_MARK, VI4_DATA19_MARK,\n\tVI4_DATA20_MARK, VI4_DATA21_MARK,\n\tVI4_DATA22_MARK, VI4_DATA23_MARK,\n};\nstatic const unsigned int vin4_data_a_pins[] = {\n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),\n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n\tRCAR_GP_PIN(1, 0), RCAR_GP_PIN(1, 1),\n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int vin4_data_a_mux[] = {\n\tVI4_DATA0_A_MARK, VI4_DATA1_A_MARK,\n\tVI4_DATA2_A_MARK, VI4_DATA3_A_MARK,\n\tVI4_DATA4_A_MARK, VI4_DATA5_A_MARK,\n\tVI4_DATA6_A_MARK, VI4_DATA7_A_MARK,\n\tVI4_DATA8_MARK,  VI4_DATA9_MARK,\n\tVI4_DATA10_MARK, VI4_DATA11_MARK,\n\tVI4_DATA12_MARK, VI4_DATA13_MARK,\n\tVI4_DATA14_MARK, VI4_DATA15_MARK,\n\tVI4_DATA16_MARK, VI4_DATA17_MARK,\n\tVI4_DATA18_MARK, VI4_DATA19_MARK,\n\tVI4_DATA20_MARK, VI4_DATA21_MARK,\n\tVI4_DATA22_MARK, VI4_DATA23_MARK,\n};\nstatic const unsigned int vin4_data_b_pins[] = {\n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3),\n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 5),\n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n\tRCAR_GP_PIN(1, 0), RCAR_GP_PIN(1, 1),\n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int vin4_data_b_mux[] = {\n\tVI4_DATA0_B_MARK, VI4_DATA1_B_MARK,\n\tVI4_DATA2_B_MARK, VI4_DATA3_B_MARK,\n\tVI4_DATA4_B_MARK, VI4_DATA5_B_MARK,\n\tVI4_DATA6_B_MARK, VI4_DATA7_B_MARK,\n\tVI4_DATA8_MARK,  VI4_DATA9_MARK,\n\tVI4_DATA10_MARK, VI4_DATA11_MARK,\n\tVI4_DATA12_MARK, VI4_DATA13_MARK,\n\tVI4_DATA14_MARK, VI4_DATA15_MARK,\n\tVI4_DATA16_MARK, VI4_DATA17_MARK,\n\tVI4_DATA18_MARK, VI4_DATA19_MARK,\n\tVI4_DATA20_MARK, VI4_DATA21_MARK,\n\tVI4_DATA22_MARK, VI4_DATA23_MARK,\n};\nstatic const unsigned int vin4_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int vin4_sync_mux[] = {\n\tVI4_HSYNC_N_MARK, VI4_VSYNC_N_MARK,\n};\nstatic const unsigned int vin4_field_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int vin4_field_mux[] = {\n\tVI4_FIELD_MARK,\n};\nstatic const unsigned int vin4_clkenb_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int vin4_clkenb_mux[] = {\n\tVI4_CLKENB_MARK,\n};\nstatic const unsigned int vin4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int vin4_clk_mux[] = {\n\tVI4_CLK_MARK,\n};\n\n \nstatic const unsigned int vin5_data_pins[] = {\n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int vin5_data_mux[] = {\n\tVI5_DATA0_MARK, VI5_DATA1_MARK,\n\tVI5_DATA2_MARK, VI5_DATA3_MARK,\n\tVI5_DATA4_MARK, VI5_DATA5_MARK,\n\tVI5_DATA6_MARK, VI5_DATA7_MARK,\n\tVI5_DATA8_MARK,  VI5_DATA9_MARK,\n\tVI5_DATA10_MARK, VI5_DATA11_MARK,\n\tVI5_DATA12_MARK, VI5_DATA13_MARK,\n\tVI5_DATA14_MARK, VI5_DATA15_MARK,\n};\nstatic const unsigned int vin5_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int vin5_sync_mux[] = {\n\tVI5_HSYNC_N_MARK, VI5_VSYNC_N_MARK,\n};\nstatic const unsigned int vin5_field_pins[] = {\n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int vin5_field_mux[] = {\n\t \n\tVI5_FIELD_MARK,\n};\nstatic const unsigned int vin5_clkenb_pins[] = {\n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int vin5_clkenb_mux[] = {\n\t \n\tVI5_CLKENB_MARK,\n};\nstatic const unsigned int vin5_clk_pins[] = {\n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int vin5_clk_mux[] = {\n\t \n\tVI5_CLK_MARK,\n};\n\nstatic const struct {\n\tstruct sh_pfc_pin_group common[328];\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n\tstruct sh_pfc_pin_group automotive[31];\n#endif\n} pinmux_groups = {\n\t.common = {\n\t\tSH_PFC_PIN_GROUP(audio_clk_a_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_a_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_a_c),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_d),\n\t\tSH_PFC_PIN_GROUP(audio_clkout1_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout1_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout2_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout2_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout3_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout3_b),\n\t\tSH_PFC_PIN_GROUP(avb_link),\n\t\tSH_PFC_PIN_GROUP(avb_magic),\n\t\tSH_PFC_PIN_GROUP(avb_phy_int),\n\t\tSH_PFC_PIN_GROUP_ALIAS(avb_mdc, avb_mdio),\t \n\t\tSH_PFC_PIN_GROUP(avb_mdio),\n\t\tSH_PFC_PIN_GROUP(avb_mii),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_pps),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_match_a),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_capture_a),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_match_b),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_capture_b),\n\t\tSH_PFC_PIN_GROUP(can0_data_a),\n\t\tSH_PFC_PIN_GROUP(can0_data_b),\n\t\tSH_PFC_PIN_GROUP(can1_data),\n\t\tSH_PFC_PIN_GROUP(can_clk),\n\t\tSH_PFC_PIN_GROUP(canfd0_data_a),\n\t\tSH_PFC_PIN_GROUP(canfd0_data_b),\n\t\tSH_PFC_PIN_GROUP(canfd1_data),\n\t\tSH_PFC_PIN_GROUP(du_rgb666),\n\t\tSH_PFC_PIN_GROUP(du_rgb888),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_0),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_1),\n\t\tSH_PFC_PIN_GROUP(du_sync),\n\t\tSH_PFC_PIN_GROUP(du_oddf),\n\t\tSH_PFC_PIN_GROUP(du_cde),\n\t\tSH_PFC_PIN_GROUP(du_disp),\n\t\tSH_PFC_PIN_GROUP(hscif0_data),\n\t\tSH_PFC_PIN_GROUP(hscif0_clk),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_a),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif2_clk_a),\n\t\tSH_PFC_PIN_GROUP(hscif2_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif2_clk_c),\n\t\tSH_PFC_PIN_GROUP(hscif2_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif3_clk),\n\t\tSH_PFC_PIN_GROUP(hscif3_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_d),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif4_clk),\n\t\tSH_PFC_PIN_GROUP(hscif4_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_b),\n\t\tSH_PFC_PIN_GROUP(i2c0),\n\t\tSH_PFC_PIN_GROUP(i2c1_a),\n\t\tSH_PFC_PIN_GROUP(i2c1_b),\n\t\tSH_PFC_PIN_GROUP(i2c2_a),\n\t\tSH_PFC_PIN_GROUP(i2c2_b),\n\t\tSH_PFC_PIN_GROUP(i2c3),\n\t\tSH_PFC_PIN_GROUP(i2c5),\n\t\tSH_PFC_PIN_GROUP(i2c6_a),\n\t\tSH_PFC_PIN_GROUP(i2c6_b),\n\t\tSH_PFC_PIN_GROUP(i2c6_c),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq0),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq1),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq2),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq3),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq4),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq5),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk),\n\t\tSH_PFC_PIN_GROUP(msiof0_sync),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof0_txd),\n\t\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_a),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_a),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_a),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_a),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_a),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_a),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_f),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_f),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_f),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_f),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_f),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_f),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_g),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_g),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_g),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_g),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd_g),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd_g),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_txd_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_rxd_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_txd_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_rxd_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_txd_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_rxd_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_txd_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_rxd_d),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss2_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_c),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_c),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_c),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_c),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_d),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_d),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1_d),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_d),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_d),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_e),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_e),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1_e),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss2_e),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_e),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_e),\n\t\tSH_PFC_PIN_GROUP(pwm0),\n\t\tSH_PFC_PIN_GROUP(pwm1_a),\n\t\tSH_PFC_PIN_GROUP(pwm1_b),\n\t\tSH_PFC_PIN_GROUP(pwm2_a),\n\t\tSH_PFC_PIN_GROUP(pwm2_b),\n\t\tSH_PFC_PIN_GROUP(pwm3_a),\n\t\tSH_PFC_PIN_GROUP(pwm3_b),\n\t\tSH_PFC_PIN_GROUP(pwm4_a),\n\t\tSH_PFC_PIN_GROUP(pwm4_b),\n\t\tSH_PFC_PIN_GROUP(pwm5_a),\n\t\tSH_PFC_PIN_GROUP(pwm5_b),\n\t\tSH_PFC_PIN_GROUP(pwm6_a),\n\t\tSH_PFC_PIN_GROUP(pwm6_b),\n\t\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\t\tBUS_DATA_PIN_GROUP(qspi0_data, 2),\n\t\tBUS_DATA_PIN_GROUP(qspi0_data, 4),\n\t\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\t\tBUS_DATA_PIN_GROUP(qspi1_data, 2),\n\t\tBUS_DATA_PIN_GROUP(qspi1_data, 4),\n\t\tSH_PFC_PIN_GROUP(sata0_devslp_a),\n\t\tSH_PFC_PIN_GROUP(sata0_devslp_b),\n\t\tSH_PFC_PIN_GROUP(scif0_data),\n\t\tSH_PFC_PIN_GROUP(scif0_clk),\n\t\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\t\tSH_PFC_PIN_GROUP(scif1_data_a),\n\t\tSH_PFC_PIN_GROUP(scif1_clk),\n\t\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\t\tSH_PFC_PIN_GROUP(scif1_data_b),\n\t\tSH_PFC_PIN_GROUP(scif2_data_a),\n\t\tSH_PFC_PIN_GROUP(scif2_clk),\n\t\tSH_PFC_PIN_GROUP(scif2_data_b),\n\t\tSH_PFC_PIN_GROUP(scif3_data_a),\n\t\tSH_PFC_PIN_GROUP(scif3_clk),\n\t\tSH_PFC_PIN_GROUP(scif3_ctrl),\n\t\tSH_PFC_PIN_GROUP(scif3_data_b),\n\t\tSH_PFC_PIN_GROUP(scif4_data_a),\n\t\tSH_PFC_PIN_GROUP(scif4_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif4_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(scif4_data_b),\n\t\tSH_PFC_PIN_GROUP(scif4_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif4_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scif4_data_c),\n\t\tSH_PFC_PIN_GROUP(scif4_clk_c),\n\t\tSH_PFC_PIN_GROUP(scif4_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(scif5_data_a),\n\t\tSH_PFC_PIN_GROUP(scif5_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif5_data_b),\n\t\tSH_PFC_PIN_GROUP(scif5_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif_clk_b),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 8),\n\t\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi2_cd_a),\n\t\tSH_PFC_PIN_GROUP(sdhi2_wp_a),\n\t\tSH_PFC_PIN_GROUP(sdhi2_cd_b),\n\t\tSH_PFC_PIN_GROUP(sdhi2_wp_b),\n\t\tSH_PFC_PIN_GROUP(sdhi2_ds),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 4),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 8),\n\t\tSH_PFC_PIN_GROUP(sdhi3_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi3_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi3_wp),\n\t\tSH_PFC_PIN_GROUP(sdhi3_ds),\n\t\tSH_PFC_PIN_GROUP(ssi0_data),\n\t\tSH_PFC_PIN_GROUP(ssi01239_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi1_data_a),\n\t\tSH_PFC_PIN_GROUP(ssi1_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi1_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(ssi1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(ssi2_data_a),\n\t\tSH_PFC_PIN_GROUP(ssi2_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi2_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(ssi2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(ssi3_data),\n\t\tSH_PFC_PIN_GROUP(ssi349_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi4_data),\n\t\tSH_PFC_PIN_GROUP(ssi4_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi5_data),\n\t\tSH_PFC_PIN_GROUP(ssi5_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi6_data),\n\t\tSH_PFC_PIN_GROUP(ssi6_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi7_data),\n\t\tSH_PFC_PIN_GROUP(ssi78_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi8_data),\n\t\tSH_PFC_PIN_GROUP(ssi9_data_a),\n\t\tSH_PFC_PIN_GROUP(ssi9_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk1_a),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk1_b),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk2_a),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk2_b),\n\t\tSH_PFC_PIN_GROUP(tpu_to0),\n\t\tSH_PFC_PIN_GROUP(tpu_to1),\n\t\tSH_PFC_PIN_GROUP(tpu_to2),\n\t\tSH_PFC_PIN_GROUP(tpu_to3),\n\t\tSH_PFC_PIN_GROUP(usb0),\n\t\tSH_PFC_PIN_GROUP(usb1),\n\t\tSH_PFC_PIN_GROUP(usb2),\n\t\tSH_PFC_PIN_GROUP(usb2_ch3),\n\t\tSH_PFC_PIN_GROUP(usb30),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 8, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 10, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 12, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 16, _a),\n\t\tSH_PFC_PIN_GROUP(vin4_data18_a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 20, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 24, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 8, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 10, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 12, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 16, _b),\n\t\tSH_PFC_PIN_GROUP(vin4_data18_b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 20, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 24, _b),\n\t\tSH_PFC_PIN_GROUP_SUBSET(vin4_g8, vin4_data_a, 8, 8),\n\t\tSH_PFC_PIN_GROUP(vin4_sync),\n\t\tSH_PFC_PIN_GROUP(vin4_field),\n\t\tSH_PFC_PIN_GROUP(vin4_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin4_clk),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 8),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 10),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 12),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 16),\n\t\tSH_PFC_PIN_GROUP_SUBSET(vin5_high8, vin5_data, 8, 8),\n\t\tSH_PFC_PIN_GROUP(vin5_sync),\n\t\tSH_PFC_PIN_GROUP(vin5_field),\n\t\tSH_PFC_PIN_GROUP(vin5_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin5_clk),\n\t},\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n\t.automotive = {\n\t\tSH_PFC_PIN_GROUP(drif0_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif0_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif0_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif0_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif0_data1_b),\n\t\tSH_PFC_PIN_GROUP(drif0_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(drif0_data0_c),\n\t\tSH_PFC_PIN_GROUP(drif0_data1_c),\n\t\tSH_PFC_PIN_GROUP(drif1_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif1_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif1_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif1_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif1_data1_b),\n\t\tSH_PFC_PIN_GROUP(drif1_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(drif1_data0_c),\n\t\tSH_PFC_PIN_GROUP(drif1_data1_c),\n\t\tSH_PFC_PIN_GROUP(drif2_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif2_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif2_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif2_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif2_data1_b),\n\t\tSH_PFC_PIN_GROUP(drif3_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif3_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif3_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif3_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif3_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif3_data1_b),\n\t\tSH_PFC_PIN_GROUP(mlb_3pin),\n\t}\n#endif  \n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clk_a_a\",\n\t\"audio_clk_a_b\",\n\t\"audio_clk_a_c\",\n\t\"audio_clk_b_a\",\n\t\"audio_clk_b_b\",\n\t\"audio_clk_c_a\",\n\t\"audio_clk_c_b\",\n\t\"audio_clkout_a\",\n\t\"audio_clkout_b\",\n\t\"audio_clkout_c\",\n\t\"audio_clkout_d\",\n\t\"audio_clkout1_a\",\n\t\"audio_clkout1_b\",\n\t\"audio_clkout2_a\",\n\t\"audio_clkout2_b\",\n\t\"audio_clkout3_a\",\n\t\"audio_clkout3_b\",\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mdc\",\t \n\t\"avb_mdio\",\n\t\"avb_mii\",\n\t\"avb_avtp_pps\",\n\t\"avb_avtp_match_a\",\n\t\"avb_avtp_capture_a\",\n\t\"avb_avtp_match_b\",\n\t\"avb_avtp_capture_b\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data_a\",\n\t\"can0_data_b\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data\",\n};\n\nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n};\n\nstatic const char * const canfd0_groups[] = {\n\t\"canfd0_data_a\",\n\t\"canfd0_data_b\",\n};\n\nstatic const char * const canfd1_groups[] = {\n\t\"canfd1_data\",\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\nstatic const char * const drif0_groups[] = {\n\t\"drif0_ctrl_a\",\n\t\"drif0_data0_a\",\n\t\"drif0_data1_a\",\n\t\"drif0_ctrl_b\",\n\t\"drif0_data0_b\",\n\t\"drif0_data1_b\",\n\t\"drif0_ctrl_c\",\n\t\"drif0_data0_c\",\n\t\"drif0_data1_c\",\n};\n\nstatic const char * const drif1_groups[] = {\n\t\"drif1_ctrl_a\",\n\t\"drif1_data0_a\",\n\t\"drif1_data1_a\",\n\t\"drif1_ctrl_b\",\n\t\"drif1_data0_b\",\n\t\"drif1_data1_b\",\n\t\"drif1_ctrl_c\",\n\t\"drif1_data0_c\",\n\t\"drif1_data1_c\",\n};\n\nstatic const char * const drif2_groups[] = {\n\t\"drif2_ctrl_a\",\n\t\"drif2_data0_a\",\n\t\"drif2_data1_a\",\n\t\"drif2_ctrl_b\",\n\t\"drif2_data0_b\",\n\t\"drif2_data1_b\",\n};\n\nstatic const char * const drif3_groups[] = {\n\t\"drif3_ctrl_a\",\n\t\"drif3_data0_a\",\n\t\"drif3_data1_a\",\n\t\"drif3_ctrl_b\",\n\t\"drif3_data0_b\",\n\t\"drif3_data1_b\",\n};\n#endif  \n\nstatic const char * const du_groups[] = {\n\t\"du_rgb666\",\n\t\"du_rgb888\",\n\t\"du_clk_out_0\",\n\t\"du_clk_out_1\",\n\t\"du_sync\",\n\t\"du_oddf\",\n\t\"du_cde\",\n\t\"du_disp\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data_a\",\n\t\"hscif1_clk_a\",\n\t\"hscif1_ctrl_a\",\n\t\"hscif1_data_b\",\n\t\"hscif1_clk_b\",\n\t\"hscif1_ctrl_b\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data_a\",\n\t\"hscif2_clk_a\",\n\t\"hscif2_ctrl_a\",\n\t\"hscif2_data_b\",\n\t\"hscif2_clk_b\",\n\t\"hscif2_ctrl_b\",\n\t\"hscif2_data_c\",\n\t\"hscif2_clk_c\",\n\t\"hscif2_ctrl_c\",\n};\n\nstatic const char * const hscif3_groups[] = {\n\t\"hscif3_data_a\",\n\t\"hscif3_clk\",\n\t\"hscif3_ctrl\",\n\t\"hscif3_data_b\",\n\t\"hscif3_data_c\",\n\t\"hscif3_data_d\",\n};\n\nstatic const char * const hscif4_groups[] = {\n\t\"hscif4_data_a\",\n\t\"hscif4_clk\",\n\t\"hscif4_ctrl\",\n\t\"hscif4_data_b\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_a\",\n\t\"i2c1_b\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_a\",\n\t\"i2c2_b\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n};\n\nstatic const char * const i2c6_groups[] = {\n\t\"i2c6_a\",\n\t\"i2c6_b\",\n\t\"i2c6_c\",\n};\n\nstatic const char * const intc_ex_groups[] = {\n\t\"intc_ex_irq0\",\n\t\"intc_ex_irq1\",\n\t\"intc_ex_irq2\",\n\t\"intc_ex_irq3\",\n\t\"intc_ex_irq4\",\n\t\"intc_ex_irq5\",\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\nstatic const char * const mlb_3pin_groups[] = {\n\t\"mlb_3pin\",\n};\n#endif  \n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk_a\",\n\t\"msiof1_sync_a\",\n\t\"msiof1_ss1_a\",\n\t\"msiof1_ss2_a\",\n\t\"msiof1_txd_a\",\n\t\"msiof1_rxd_a\",\n\t\"msiof1_clk_b\",\n\t\"msiof1_sync_b\",\n\t\"msiof1_ss1_b\",\n\t\"msiof1_ss2_b\",\n\t\"msiof1_txd_b\",\n\t\"msiof1_rxd_b\",\n\t\"msiof1_clk_c\",\n\t\"msiof1_sync_c\",\n\t\"msiof1_ss1_c\",\n\t\"msiof1_ss2_c\",\n\t\"msiof1_txd_c\",\n\t\"msiof1_rxd_c\",\n\t\"msiof1_clk_d\",\n\t\"msiof1_sync_d\",\n\t\"msiof1_ss1_d\",\n\t\"msiof1_ss2_d\",\n\t\"msiof1_txd_d\",\n\t\"msiof1_rxd_d\",\n\t\"msiof1_clk_e\",\n\t\"msiof1_sync_e\",\n\t\"msiof1_ss1_e\",\n\t\"msiof1_ss2_e\",\n\t\"msiof1_txd_e\",\n\t\"msiof1_rxd_e\",\n\t\"msiof1_clk_f\",\n\t\"msiof1_sync_f\",\n\t\"msiof1_ss1_f\",\n\t\"msiof1_ss2_f\",\n\t\"msiof1_txd_f\",\n\t\"msiof1_rxd_f\",\n\t\"msiof1_clk_g\",\n\t\"msiof1_sync_g\",\n\t\"msiof1_ss1_g\",\n\t\"msiof1_ss2_g\",\n\t\"msiof1_txd_g\",\n\t\"msiof1_rxd_g\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk_a\",\n\t\"msiof2_sync_a\",\n\t\"msiof2_ss1_a\",\n\t\"msiof2_ss2_a\",\n\t\"msiof2_txd_a\",\n\t\"msiof2_rxd_a\",\n\t\"msiof2_clk_b\",\n\t\"msiof2_sync_b\",\n\t\"msiof2_ss1_b\",\n\t\"msiof2_ss2_b\",\n\t\"msiof2_txd_b\",\n\t\"msiof2_rxd_b\",\n\t\"msiof2_clk_c\",\n\t\"msiof2_sync_c\",\n\t\"msiof2_ss1_c\",\n\t\"msiof2_ss2_c\",\n\t\"msiof2_txd_c\",\n\t\"msiof2_rxd_c\",\n\t\"msiof2_clk_d\",\n\t\"msiof2_sync_d\",\n\t\"msiof2_ss1_d\",\n\t\"msiof2_ss2_d\",\n\t\"msiof2_txd_d\",\n\t\"msiof2_rxd_d\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk_a\",\n\t\"msiof3_sync_a\",\n\t\"msiof3_ss1_a\",\n\t\"msiof3_ss2_a\",\n\t\"msiof3_txd_a\",\n\t\"msiof3_rxd_a\",\n\t\"msiof3_clk_b\",\n\t\"msiof3_sync_b\",\n\t\"msiof3_ss1_b\",\n\t\"msiof3_ss2_b\",\n\t\"msiof3_txd_b\",\n\t\"msiof3_rxd_b\",\n\t\"msiof3_clk_c\",\n\t\"msiof3_sync_c\",\n\t\"msiof3_txd_c\",\n\t\"msiof3_rxd_c\",\n\t\"msiof3_clk_d\",\n\t\"msiof3_sync_d\",\n\t\"msiof3_ss1_d\",\n\t\"msiof3_txd_d\",\n\t\"msiof3_rxd_d\",\n\t\"msiof3_clk_e\",\n\t\"msiof3_sync_e\",\n\t\"msiof3_ss1_e\",\n\t\"msiof3_ss2_e\",\n\t\"msiof3_txd_e\",\n\t\"msiof3_rxd_e\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1_a\",\n\t\"pwm1_b\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2_a\",\n\t\"pwm2_b\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3_a\",\n\t\"pwm3_b\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4_a\",\n\t\"pwm4_b\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5_a\",\n\t\"pwm5_b\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6_a\",\n\t\"pwm6_b\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const sata0_groups[] = {\n\t\"sata0_devslp_a\",\n\t\"sata0_devslp_b\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data_a\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n\t\"scif1_data_b\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data_a\",\n\t\"scif2_clk\",\n\t\"scif2_data_b\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data_a\",\n\t\"scif3_clk\",\n\t\"scif3_ctrl\",\n\t\"scif3_data_b\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data_a\",\n\t\"scif4_clk_a\",\n\t\"scif4_ctrl_a\",\n\t\"scif4_data_b\",\n\t\"scif4_clk_b\",\n\t\"scif4_ctrl_b\",\n\t\"scif4_data_c\",\n\t\"scif4_clk_c\",\n\t\"scif4_ctrl_c\",\n};\n\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data_a\",\n\t\"scif5_clk_a\",\n\t\"scif5_data_b\",\n\t\"scif5_clk_b\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk_a\",\n\t\"scif_clk_b\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_data8\",\n\t\"sdhi2_ctrl\",\n\t\"sdhi2_cd_a\",\n\t\"sdhi2_wp_a\",\n\t\"sdhi2_cd_b\",\n\t\"sdhi2_wp_b\",\n\t\"sdhi2_ds\",\n};\n\nstatic const char * const sdhi3_groups[] = {\n\t\"sdhi3_data1\",\n\t\"sdhi3_data4\",\n\t\"sdhi3_data8\",\n\t\"sdhi3_ctrl\",\n\t\"sdhi3_cd\",\n\t\"sdhi3_wp\",\n\t\"sdhi3_ds\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi0_data\",\n\t\"ssi01239_ctrl\",\n\t\"ssi1_data_a\",\n\t\"ssi1_data_b\",\n\t\"ssi1_ctrl_a\",\n\t\"ssi1_ctrl_b\",\n\t\"ssi2_data_a\",\n\t\"ssi2_data_b\",\n\t\"ssi2_ctrl_a\",\n\t\"ssi2_ctrl_b\",\n\t\"ssi3_data\",\n\t\"ssi349_ctrl\",\n\t\"ssi4_data\",\n\t\"ssi4_ctrl\",\n\t\"ssi5_data\",\n\t\"ssi5_ctrl\",\n\t\"ssi6_data\",\n\t\"ssi6_ctrl\",\n\t\"ssi7_data\",\n\t\"ssi78_ctrl\",\n\t\"ssi8_data\",\n\t\"ssi9_data_a\",\n\t\"ssi9_data_b\",\n\t\"ssi9_ctrl_a\",\n\t\"ssi9_ctrl_b\",\n};\n\nstatic const char * const tmu_groups[] = {\n\t\"tmu_tclk1_a\",\n\t\"tmu_tclk1_b\",\n\t\"tmu_tclk2_a\",\n\t\"tmu_tclk2_b\",\n};\n\nstatic const char * const tpu_groups[] = {\n\t\"tpu_to0\",\n\t\"tpu_to1\",\n\t\"tpu_to2\",\n\t\"tpu_to3\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n};\n\nstatic const char * const usb1_groups[] = {\n\t\"usb1\",\n};\n\nstatic const char * const usb2_groups[] = {\n\t\"usb2\",\n};\n\nstatic const char * const usb2_ch3_groups[] = {\n\t\"usb2_ch3\",\n};\n\nstatic const char * const usb30_groups[] = {\n\t\"usb30\",\n};\n\nstatic const char * const vin4_groups[] = {\n\t\"vin4_data8_a\",\n\t\"vin4_data10_a\",\n\t\"vin4_data12_a\",\n\t\"vin4_data16_a\",\n\t\"vin4_data18_a\",\n\t\"vin4_data20_a\",\n\t\"vin4_data24_a\",\n\t\"vin4_data8_b\",\n\t\"vin4_data10_b\",\n\t\"vin4_data12_b\",\n\t\"vin4_data16_b\",\n\t\"vin4_data18_b\",\n\t\"vin4_data20_b\",\n\t\"vin4_data24_b\",\n\t\"vin4_g8\",\n\t\"vin4_sync\",\n\t\"vin4_field\",\n\t\"vin4_clkenb\",\n\t\"vin4_clk\",\n};\n\nstatic const char * const vin5_groups[] = {\n\t\"vin5_data8\",\n\t\"vin5_data10\",\n\t\"vin5_data12\",\n\t\"vin5_data16\",\n\t\"vin5_high8\",\n\t\"vin5_sync\",\n\t\"vin5_field\",\n\t\"vin5_clkenb\",\n\t\"vin5_clk\",\n};\n\nstatic const struct {\n\tstruct sh_pfc_function common[55];\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n\tstruct sh_pfc_function automotive[5];\n#endif\n} pinmux_functions = {\n\t.common = {\n\t\tSH_PFC_FUNCTION(audio_clk),\n\t\tSH_PFC_FUNCTION(avb),\n\t\tSH_PFC_FUNCTION(can0),\n\t\tSH_PFC_FUNCTION(can1),\n\t\tSH_PFC_FUNCTION(can_clk),\n\t\tSH_PFC_FUNCTION(canfd0),\n\t\tSH_PFC_FUNCTION(canfd1),\n\t\tSH_PFC_FUNCTION(du),\n\t\tSH_PFC_FUNCTION(hscif0),\n\t\tSH_PFC_FUNCTION(hscif1),\n\t\tSH_PFC_FUNCTION(hscif2),\n\t\tSH_PFC_FUNCTION(hscif3),\n\t\tSH_PFC_FUNCTION(hscif4),\n\t\tSH_PFC_FUNCTION(i2c0),\n\t\tSH_PFC_FUNCTION(i2c1),\n\t\tSH_PFC_FUNCTION(i2c2),\n\t\tSH_PFC_FUNCTION(i2c3),\n\t\tSH_PFC_FUNCTION(i2c5),\n\t\tSH_PFC_FUNCTION(i2c6),\n\t\tSH_PFC_FUNCTION(intc_ex),\n\t\tSH_PFC_FUNCTION(msiof0),\n\t\tSH_PFC_FUNCTION(msiof1),\n\t\tSH_PFC_FUNCTION(msiof2),\n\t\tSH_PFC_FUNCTION(msiof3),\n\t\tSH_PFC_FUNCTION(pwm0),\n\t\tSH_PFC_FUNCTION(pwm1),\n\t\tSH_PFC_FUNCTION(pwm2),\n\t\tSH_PFC_FUNCTION(pwm3),\n\t\tSH_PFC_FUNCTION(pwm4),\n\t\tSH_PFC_FUNCTION(pwm5),\n\t\tSH_PFC_FUNCTION(pwm6),\n\t\tSH_PFC_FUNCTION(qspi0),\n\t\tSH_PFC_FUNCTION(qspi1),\n\t\tSH_PFC_FUNCTION(sata0),\n\t\tSH_PFC_FUNCTION(scif0),\n\t\tSH_PFC_FUNCTION(scif1),\n\t\tSH_PFC_FUNCTION(scif2),\n\t\tSH_PFC_FUNCTION(scif3),\n\t\tSH_PFC_FUNCTION(scif4),\n\t\tSH_PFC_FUNCTION(scif5),\n\t\tSH_PFC_FUNCTION(scif_clk),\n\t\tSH_PFC_FUNCTION(sdhi0),\n\t\tSH_PFC_FUNCTION(sdhi1),\n\t\tSH_PFC_FUNCTION(sdhi2),\n\t\tSH_PFC_FUNCTION(sdhi3),\n\t\tSH_PFC_FUNCTION(ssi),\n\t\tSH_PFC_FUNCTION(tmu),\n\t\tSH_PFC_FUNCTION(tpu),\n\t\tSH_PFC_FUNCTION(usb0),\n\t\tSH_PFC_FUNCTION(usb1),\n\t\tSH_PFC_FUNCTION(usb2),\n\t\tSH_PFC_FUNCTION(usb2_ch3),\n\t\tSH_PFC_FUNCTION(usb30),\n\t\tSH_PFC_FUNCTION(vin4),\n\t\tSH_PFC_FUNCTION(vin5),\n\t},\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n\t.automotive = {\n\t\tSH_PFC_FUNCTION(drif0),\n\t\tSH_PFC_FUNCTION(drif1),\n\t\tSH_PFC_FUNCTION(drif2),\n\t\tSH_PFC_FUNCTION(drif3),\n\t\tSH_PFC_FUNCTION(mlb_3pin),\n\t}\n#endif  \n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG_VAR(\"GPSR0\", 0xe6060100, 32,\n\t\t\t     GROUP(-16, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_0_15_FN,\tGPSR0_15,\n\t\tGP_0_14_FN,\tGPSR0_14,\n\t\tGP_0_13_FN,\tGPSR0_13,\n\t\tGP_0_12_FN,\tGPSR0_12,\n\t\tGP_0_11_FN,\tGPSR0_11,\n\t\tGP_0_10_FN,\tGPSR0_10,\n\t\tGP_0_9_FN,\tGPSR0_9,\n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xe6060104, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_1_28_FN,\tGPSR1_28,\n\t\tGP_1_27_FN,\tGPSR1_27,\n\t\tGP_1_26_FN,\tGPSR1_26,\n\t\tGP_1_25_FN,\tGPSR1_25,\n\t\tGP_1_24_FN,\tGPSR1_24,\n\t\tGP_1_23_FN,\tGPSR1_23,\n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR2\", 0xe6060108, 32,\n\t\t\t     GROUP(-17, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR3\", 0xe606010c, 32,\n\t\t\t     GROUP(-16, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_3_15_FN,\tGPSR3_15,\n\t\tGP_3_14_FN,\tGPSR3_14,\n\t\tGP_3_13_FN,\tGPSR3_13,\n\t\tGP_3_12_FN,\tGPSR3_12,\n\t\tGP_3_11_FN,\tGPSR3_11,\n\t\tGP_3_10_FN,\tGPSR3_10,\n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR4\", 0xe6060110, 32,\n\t\t\t     GROUP(-14, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_4_17_FN,\tGPSR4_17,\n\t\tGP_4_16_FN,\tGPSR4_16,\n\t\tGP_4_15_FN,\tGPSR4_15,\n\t\tGP_4_14_FN,\tGPSR4_14,\n\t\tGP_4_13_FN,\tGPSR4_13,\n\t\tGP_4_12_FN,\tGPSR4_12,\n\t\tGP_4_11_FN,\tGPSR4_11,\n\t\tGP_4_10_FN,\tGPSR4_10,\n\t\tGP_4_9_FN,\tGPSR4_9,\n\t\tGP_4_8_FN,\tGPSR4_8,\n\t\tGP_4_7_FN,\tGPSR4_7,\n\t\tGP_4_6_FN,\tGPSR4_6,\n\t\tGP_4_5_FN,\tGPSR4_5,\n\t\tGP_4_4_FN,\tGPSR4_4,\n\t\tGP_4_3_FN,\tGPSR4_3,\n\t\tGP_4_2_FN,\tGPSR4_2,\n\t\tGP_4_1_FN,\tGPSR4_1,\n\t\tGP_4_0_FN,\tGPSR4_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR5\", 0xe6060114, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_5_25_FN,\tGPSR5_25,\n\t\tGP_5_24_FN,\tGPSR5_24,\n\t\tGP_5_23_FN,\tGPSR5_23,\n\t\tGP_5_22_FN,\tGPSR5_22,\n\t\tGP_5_21_FN,\tGPSR5_21,\n\t\tGP_5_20_FN,\tGPSR5_20,\n\t\tGP_5_19_FN,\tGPSR5_19,\n\t\tGP_5_18_FN,\tGPSR5_18,\n\t\tGP_5_17_FN,\tGPSR5_17,\n\t\tGP_5_16_FN,\tGPSR5_16,\n\t\tGP_5_15_FN,\tGPSR5_15,\n\t\tGP_5_14_FN,\tGPSR5_14,\n\t\tGP_5_13_FN,\tGPSR5_13,\n\t\tGP_5_12_FN,\tGPSR5_12,\n\t\tGP_5_11_FN,\tGPSR5_11,\n\t\tGP_5_10_FN,\tGPSR5_10,\n\t\tGP_5_9_FN,\tGPSR5_9,\n\t\tGP_5_8_FN,\tGPSR5_8,\n\t\tGP_5_7_FN,\tGPSR5_7,\n\t\tGP_5_6_FN,\tGPSR5_6,\n\t\tGP_5_5_FN,\tGPSR5_5,\n\t\tGP_5_4_FN,\tGPSR5_4,\n\t\tGP_5_3_FN,\tGPSR5_3,\n\t\tGP_5_2_FN,\tGPSR5_2,\n\t\tGP_5_1_FN,\tGPSR5_1,\n\t\tGP_5_0_FN,\tGPSR5_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR6\", 0xe6060118, 32, 1, GROUP(\n\t\tGP_6_31_FN,\tGPSR6_31,\n\t\tGP_6_30_FN,\tGPSR6_30,\n\t\tGP_6_29_FN,\tGPSR6_29,\n\t\tGP_6_28_FN,\tGPSR6_28,\n\t\tGP_6_27_FN,\tGPSR6_27,\n\t\tGP_6_26_FN,\tGPSR6_26,\n\t\tGP_6_25_FN,\tGPSR6_25,\n\t\tGP_6_24_FN,\tGPSR6_24,\n\t\tGP_6_23_FN,\tGPSR6_23,\n\t\tGP_6_22_FN,\tGPSR6_22,\n\t\tGP_6_21_FN,\tGPSR6_21,\n\t\tGP_6_20_FN,\tGPSR6_20,\n\t\tGP_6_19_FN,\tGPSR6_19,\n\t\tGP_6_18_FN,\tGPSR6_18,\n\t\tGP_6_17_FN,\tGPSR6_17,\n\t\tGP_6_16_FN,\tGPSR6_16,\n\t\tGP_6_15_FN,\tGPSR6_15,\n\t\tGP_6_14_FN,\tGPSR6_14,\n\t\tGP_6_13_FN,\tGPSR6_13,\n\t\tGP_6_12_FN,\tGPSR6_12,\n\t\tGP_6_11_FN,\tGPSR6_11,\n\t\tGP_6_10_FN,\tGPSR6_10,\n\t\tGP_6_9_FN,\tGPSR6_9,\n\t\tGP_6_8_FN,\tGPSR6_8,\n\t\tGP_6_7_FN,\tGPSR6_7,\n\t\tGP_6_6_FN,\tGPSR6_6,\n\t\tGP_6_5_FN,\tGPSR6_5,\n\t\tGP_6_4_FN,\tGPSR6_4,\n\t\tGP_6_3_FN,\tGPSR6_3,\n\t\tGP_6_2_FN,\tGPSR6_2,\n\t\tGP_6_1_FN,\tGPSR6_1,\n\t\tGP_6_0_FN,\tGPSR6_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR7\", 0xe606011c, 32,\n\t\t\t     GROUP(-28, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_7_3_FN, GPSR7_3,\n\t\tGP_7_2_FN, GPSR7_2,\n\t\tGP_7_1_FN, GPSR7_1,\n\t\tGP_7_0_FN, GPSR7_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IPSR0\", 0xe6060200, 32, 4, GROUP(\n\t\tIP0_31_28\n\t\tIP0_27_24\n\t\tIP0_23_20\n\t\tIP0_19_16\n\t\tIP0_15_12\n\t\tIP0_11_8\n\t\tIP0_7_4\n\t\tIP0_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR1\", 0xe6060204, 32, 4, GROUP(\n\t\tIP1_31_28\n\t\tIP1_27_24\n\t\tIP1_23_20\n\t\tIP1_19_16\n\t\tIP1_15_12\n\t\tIP1_11_8\n\t\tIP1_7_4\n\t\tIP1_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR2\", 0xe6060208, 32, 4, GROUP(\n\t\tIP2_31_28\n\t\tIP2_27_24\n\t\tIP2_23_20\n\t\tIP2_19_16\n\t\tIP2_15_12\n\t\tIP2_11_8\n\t\tIP2_7_4\n\t\tIP2_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR3\", 0xe606020c, 32, 4, GROUP(\n\t\tIP3_31_28\n\t\tIP3_27_24\n\t\tIP3_23_20\n\t\tIP3_19_16\n\t\tIP3_15_12\n\t\tIP3_11_8\n\t\tIP3_7_4\n\t\tIP3_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR4\", 0xe6060210, 32, 4, GROUP(\n\t\tIP4_31_28\n\t\tIP4_27_24\n\t\tIP4_23_20\n\t\tIP4_19_16\n\t\tIP4_15_12\n\t\tIP4_11_8\n\t\tIP4_7_4\n\t\tIP4_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR5\", 0xe6060214, 32, 4, GROUP(\n\t\tIP5_31_28\n\t\tIP5_27_24\n\t\tIP5_23_20\n\t\tIP5_19_16\n\t\tIP5_15_12\n\t\tIP5_11_8\n\t\tIP5_7_4\n\t\tIP5_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR6\", 0xe6060218, 32, 4, GROUP(\n\t\tIP6_31_28\n\t\tIP6_27_24\n\t\tIP6_23_20\n\t\tIP6_19_16\n\t\tIP6_15_12\n\t\tIP6_11_8\n\t\tIP6_7_4\n\t\tIP6_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xe606021c, 32,\n\t\t\t     GROUP(4, 4, 4, 4, -4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\tIP7_31_28\n\t\tIP7_27_24\n\t\tIP7_23_20\n\t\tIP7_19_16\n\t\t \n\t\tIP7_11_8\n\t\tIP7_7_4\n\t\tIP7_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR8\", 0xe6060220, 32, 4, GROUP(\n\t\tIP8_31_28\n\t\tIP8_27_24\n\t\tIP8_23_20\n\t\tIP8_19_16\n\t\tIP8_15_12\n\t\tIP8_11_8\n\t\tIP8_7_4\n\t\tIP8_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR9\", 0xe6060224, 32, 4, GROUP(\n\t\tIP9_31_28\n\t\tIP9_27_24\n\t\tIP9_23_20\n\t\tIP9_19_16\n\t\tIP9_15_12\n\t\tIP9_11_8\n\t\tIP9_7_4\n\t\tIP9_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR10\", 0xe6060228, 32, 4, GROUP(\n\t\tIP10_31_28\n\t\tIP10_27_24\n\t\tIP10_23_20\n\t\tIP10_19_16\n\t\tIP10_15_12\n\t\tIP10_11_8\n\t\tIP10_7_4\n\t\tIP10_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR11\", 0xe606022c, 32, 4, GROUP(\n\t\tIP11_31_28\n\t\tIP11_27_24\n\t\tIP11_23_20\n\t\tIP11_19_16\n\t\tIP11_15_12\n\t\tIP11_11_8\n\t\tIP11_7_4\n\t\tIP11_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR12\", 0xe6060230, 32, 4, GROUP(\n\t\tIP12_31_28\n\t\tIP12_27_24\n\t\tIP12_23_20\n\t\tIP12_19_16\n\t\tIP12_15_12\n\t\tIP12_11_8\n\t\tIP12_7_4\n\t\tIP12_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR13\", 0xe6060234, 32, 4, GROUP(\n\t\tIP13_31_28\n\t\tIP13_27_24\n\t\tIP13_23_20\n\t\tIP13_19_16\n\t\tIP13_15_12\n\t\tIP13_11_8\n\t\tIP13_7_4\n\t\tIP13_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR14\", 0xe6060238, 32, 4, GROUP(\n\t\tIP14_31_28\n\t\tIP14_27_24\n\t\tIP14_23_20\n\t\tIP14_19_16\n\t\tIP14_15_12\n\t\tIP14_11_8\n\t\tIP14_7_4\n\t\tIP14_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR15\", 0xe606023c, 32, 4, GROUP(\n\t\tIP15_31_28\n\t\tIP15_27_24\n\t\tIP15_23_20\n\t\tIP15_19_16\n\t\tIP15_15_12\n\t\tIP15_11_8\n\t\tIP15_7_4\n\t\tIP15_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR16\", 0xe6060240, 32, 4, GROUP(\n\t\tIP16_31_28\n\t\tIP16_27_24\n\t\tIP16_23_20\n\t\tIP16_19_16\n\t\tIP16_15_12\n\t\tIP16_11_8\n\t\tIP16_7_4\n\t\tIP16_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR17\", 0xe6060244, 32, 4, GROUP(\n\t\tIP17_31_28\n\t\tIP17_27_24\n\t\tIP17_23_20\n\t\tIP17_19_16\n\t\tIP17_15_12\n\t\tIP17_11_8\n\t\tIP17_7_4\n\t\tIP17_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR18\", 0xe6060248, 32,\n\t\t\t     GROUP(-24, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP18_7_4\n\t\tIP18_3_0 ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL0\", 0xe6060500, 32,\n\t\t\t     GROUP(3, 2, 3, 1, 1, 1, 1, 1, 2, 1, -1, 2,\n\t\t\t\t   1, 1, 1, 2, 2, 1, 2, -3),\n\t\t\t     GROUP(\n\t\tMOD_SEL0_31_30_29\n\t\tMOD_SEL0_28_27\n\t\tMOD_SEL0_26_25_24\n\t\tMOD_SEL0_23\n\t\tMOD_SEL0_22\n\t\tMOD_SEL0_21\n\t\tMOD_SEL0_20\n\t\tMOD_SEL0_19\n\t\tMOD_SEL0_18_17\n\t\tMOD_SEL0_16\n\t\t \n\t\tMOD_SEL0_14_13\n\t\tMOD_SEL0_12\n\t\tMOD_SEL0_11\n\t\tMOD_SEL0_10\n\t\tMOD_SEL0_9_8\n\t\tMOD_SEL0_7_6\n\t\tMOD_SEL0_5\n\t\tMOD_SEL0_4_3\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL1\", 0xe6060504, 32,\n\t\t\t     GROUP(2, 3, 1, 2, 3, 1, 1, 2, 1, 2, 1, 1,\n\t\t\t\t   1, 1, 1, -2, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\tMOD_SEL1_31_30\n\t\tMOD_SEL1_29_28_27\n\t\tMOD_SEL1_26\n\t\tMOD_SEL1_25_24\n\t\tMOD_SEL1_23_22_21\n\t\tMOD_SEL1_20\n\t\tMOD_SEL1_19\n\t\tMOD_SEL1_18_17\n\t\tMOD_SEL1_16\n\t\tMOD_SEL1_15_14\n\t\tMOD_SEL1_13\n\t\tMOD_SEL1_12\n\t\tMOD_SEL1_11\n\t\tMOD_SEL1_10\n\t\tMOD_SEL1_9\n\t\t \n\t\tMOD_SEL1_6\n\t\tMOD_SEL1_5\n\t\tMOD_SEL1_4\n\t\tMOD_SEL1_3\n\t\tMOD_SEL1_2\n\t\tMOD_SEL1_1\n\t\tMOD_SEL1_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xe6060508, 32,\n\t\t\t     GROUP(1, 1, 1, 2, 1, 3, -1, 1, 1, 1, 1, 1,\n\t\t\t\t   -16, 1),\n\t\t\t     GROUP(\n\t\tMOD_SEL2_31\n\t\tMOD_SEL2_30\n\t\tMOD_SEL2_29\n\t\tMOD_SEL2_28_27\n\t\tMOD_SEL2_26\n\t\tMOD_SEL2_25_24_23\n\t\t \n\t\tMOD_SEL2_21\n\t\tMOD_SEL2_20\n\t\tMOD_SEL2_19\n\t\tMOD_SEL2_18\n\t\tMOD_SEL2_17\n\t\t \n\t\tMOD_SEL2_0 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_drive_reg pinmux_drive_regs[] = {\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL0\", 0xe6060300) {\n\t\t{ PIN_QSPI0_SPCLK,    28, 2 },\t \n\t\t{ PIN_QSPI0_MOSI_IO0, 24, 2 },\t \n\t\t{ PIN_QSPI0_MISO_IO1, 20, 2 },\t \n\t\t{ PIN_QSPI0_IO2,      16, 2 },\t \n\t\t{ PIN_QSPI0_IO3,      12, 2 },\t \n\t\t{ PIN_QSPI0_SSL,       8, 2 },\t \n\t\t{ PIN_QSPI1_SPCLK,     4, 2 },\t \n\t\t{ PIN_QSPI1_MOSI_IO0,  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL1\", 0xe6060304) {\n\t\t{ PIN_QSPI1_MISO_IO1, 28, 2 },\t \n\t\t{ PIN_QSPI1_IO2,      24, 2 },\t \n\t\t{ PIN_QSPI1_IO3,      20, 2 },\t \n\t\t{ PIN_QSPI1_SSL,      16, 2 },\t \n\t\t{ PIN_RPC_INT_N,      12, 2 },\t \n\t\t{ PIN_RPC_WP_N,        8, 2 },\t \n\t\t{ PIN_RPC_RESET_N,     4, 2 },\t \n\t\t{ PIN_AVB_RX_CTL,      0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL2\", 0xe6060308) {\n\t\t{ PIN_AVB_RXC,        28, 3 },\t \n\t\t{ PIN_AVB_RD0,        24, 3 },\t \n\t\t{ PIN_AVB_RD1,        20, 3 },\t \n\t\t{ PIN_AVB_RD2,        16, 3 },\t \n\t\t{ PIN_AVB_RD3,        12, 3 },\t \n\t\t{ PIN_AVB_TX_CTL,      8, 3 },\t \n\t\t{ PIN_AVB_TXC,         4, 3 },\t \n\t\t{ PIN_AVB_TD0,         0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL3\", 0xe606030c) {\n\t\t{ PIN_AVB_TD1,        28, 3 },\t \n\t\t{ PIN_AVB_TD2,        24, 3 },\t \n\t\t{ PIN_AVB_TD3,        20, 3 },\t \n\t\t{ PIN_AVB_TXCREFCLK,  16, 3 },\t \n\t\t{ PIN_AVB_MDIO,       12, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  9),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 10),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 11),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL4\", 0xe6060310) {\n\t\t{ RCAR_GP_PIN(2, 12), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 13), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 14), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  0), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  1), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  3),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  4),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL5\", 0xe6060314) {\n\t\t{ RCAR_GP_PIN(2,  5), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  7), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  8), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  0), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  1),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  2),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  3),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL6\", 0xe6060318) {\n\t\t{ RCAR_GP_PIN(1,  4), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  5), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  6), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  7), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  8), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  9),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 10),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 11),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL7\", 0xe606031c) {\n\t\t{ RCAR_GP_PIN(1, 12), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 13), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 14), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 15), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 16), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 17),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 18),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 19),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL8\", 0xe6060320) {\n\t\t{ RCAR_GP_PIN(1, 28), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 20), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 22), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 23), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 24),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 25),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 26),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL9\", 0xe6060324) {\n\t\t{ RCAR_GP_PIN(1, 27), 28, 3 },\t \n\t\t{ PIN_PRESETOUT_N,    24, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  0), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  1), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  2), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  3),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  4),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  5),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL10\", 0xe6060328) {\n\t\t{ RCAR_GP_PIN(0,  6), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  7), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  8), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  9), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 10), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 11),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 12),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 13),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL11\", 0xe606032c) {\n\t\t{ RCAR_GP_PIN(0, 14), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 15), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  0), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  1), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  2), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  3),  8, 3 },\t \n\t\t{ PIN_DU_DOTCLKIN0,    4, 2 },\t \n\t\t{ PIN_DU_DOTCLKIN1,    0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL12\", 0xe6060330) {\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\n\t\t{ PIN_DU_DOTCLKIN2,   28, 2 },\t \n#endif\n\t\t{ PIN_DU_DOTCLKIN3,   24, 2 },\t \n\t\t{ PIN_FSCLKST_N,      20, 2 },\t \n\t\t{ PIN_TMS,             4, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL13\", 0xe6060334) {\n\t\t{ PIN_TDO,            28, 2 },\t \n\t\t{ PIN_ASEBRK,         24, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  0), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  1), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  2), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  3),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  4),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  5),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL14\", 0xe6060338) {\n\t\t{ RCAR_GP_PIN(3,  6), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  7), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  8), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  9), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 10), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 11),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  0),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  1),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL15\", 0xe606033c) {\n\t\t{ RCAR_GP_PIN(4,  2), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  3), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  4), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  5), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  6), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  7),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  8),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  9),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL16\", 0xe6060340) {\n\t\t{ RCAR_GP_PIN(4, 10), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 11), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 12), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 13), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 14), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 15),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 16),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 17),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL17\", 0xe6060344) {\n\t\t{ RCAR_GP_PIN(3, 12), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 13), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 14), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 15), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  0), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  1),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  2),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  3),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL18\", 0xe6060348) {\n\t\t{ RCAR_GP_PIN(5,  4), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  5), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  6), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  7), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  8), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  9),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 10),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 11),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL19\", 0xe606034c) {\n\t\t{ RCAR_GP_PIN(5, 12), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 13), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 14), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 15), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 16), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 17),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 18),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 19),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL20\", 0xe6060350) {\n\t\t{ RCAR_GP_PIN(5, 20), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 21), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 22), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 23), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 24), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 25),  8, 3 },\t \n\t\t{ PIN_MLB_REF,         4, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL21\", 0xe6060354) {\n\t\t{ RCAR_GP_PIN(6,  1), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  2), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  3), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  5), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  6),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  7),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL22\", 0xe6060358) {\n\t\t{ RCAR_GP_PIN(6,  9), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 10), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 11), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 13), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 14),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 15),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL23\", 0xe606035c) {\n\t\t{ RCAR_GP_PIN(6, 17), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 18), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 19), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 21), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 22),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 23),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL24\", 0xe6060360) {\n\t\t{ RCAR_GP_PIN(6, 25), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 26), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 27), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 28), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 29), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 30),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 31),  4, 3 },\t \n\t} },\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOCCTRL,\n\tTDSELCTRL,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POCCTRL] = { 0xe6060380, },\n\t[TDSELCTRL] = { 0xe60603c0, },\n\t{   }\n};\n\nstatic int r8a77951_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tint bit = -EINVAL;\n\n\t*pocctrl = pinmux_ioctrl_regs[POCCTRL].reg;\n\n\tif (pin >= RCAR_GP_PIN(3, 0) && pin <= RCAR_GP_PIN(3, 11))\n\t\tbit = pin & 0x1f;\n\n\tif (pin >= RCAR_GP_PIN(4, 0) && pin <= RCAR_GP_PIN(4, 17))\n\t\tbit = (pin & 0x1f) + 12;\n\n\treturn bit;\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xe6060400, \"PUD0\", 0xe6060440) {\n\t\t[ 0] = PIN_QSPI0_SPCLK,\t\t \n\t\t[ 1] = PIN_QSPI0_MOSI_IO0,\t \n\t\t[ 2] = PIN_QSPI0_MISO_IO1,\t \n\t\t[ 3] = PIN_QSPI0_IO2,\t\t \n\t\t[ 4] = PIN_QSPI0_IO3,\t\t \n\t\t[ 5] = PIN_QSPI0_SSL,\t\t \n\t\t[ 6] = PIN_QSPI1_SPCLK,\t\t \n\t\t[ 7] = PIN_QSPI1_MOSI_IO0,\t \n\t\t[ 8] = PIN_QSPI1_MISO_IO1,\t \n\t\t[ 9] = PIN_QSPI1_IO2,\t\t \n\t\t[10] = PIN_QSPI1_IO3,\t\t \n\t\t[11] = PIN_QSPI1_SSL,\t\t \n\t\t[12] = PIN_RPC_INT_N,\t\t \n\t\t[13] = PIN_RPC_WP_N,\t\t \n\t\t[14] = PIN_RPC_RESET_N,\t\t \n\t\t[15] = PIN_AVB_RX_CTL,\t\t \n\t\t[16] = PIN_AVB_RXC,\t\t \n\t\t[17] = PIN_AVB_RD0,\t\t \n\t\t[18] = PIN_AVB_RD1,\t\t \n\t\t[19] = PIN_AVB_RD2,\t\t \n\t\t[20] = PIN_AVB_RD3,\t\t \n\t\t[21] = PIN_AVB_TX_CTL,\t\t \n\t\t[22] = PIN_AVB_TXC,\t\t \n\t\t[23] = PIN_AVB_TD0,\t\t \n\t\t[24] = PIN_AVB_TD1,\t\t \n\t\t[25] = PIN_AVB_TD2,\t\t \n\t\t[26] = PIN_AVB_TD3,\t\t \n\t\t[27] = PIN_AVB_TXCREFCLK,\t \n\t\t[28] = PIN_AVB_MDIO,\t\t \n\t\t[29] = RCAR_GP_PIN(2,  9),\t \n\t\t[30] = RCAR_GP_PIN(2, 10),\t \n\t\t[31] = RCAR_GP_PIN(2, 11),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xe6060404, \"PUD1\", 0xe6060444) {\n\t\t[ 0] = RCAR_GP_PIN(2, 12),\t \n\t\t[ 1] = RCAR_GP_PIN(2, 13),\t \n\t\t[ 2] = RCAR_GP_PIN(2, 14),\t \n\t\t[ 3] = RCAR_GP_PIN(2,  0),\t \n\t\t[ 4] = RCAR_GP_PIN(2,  1),\t \n\t\t[ 5] = RCAR_GP_PIN(2,  2),\t \n\t\t[ 6] = RCAR_GP_PIN(2,  3),\t \n\t\t[ 7] = RCAR_GP_PIN(2,  4),\t \n\t\t[ 8] = RCAR_GP_PIN(2,  5),\t \n\t\t[ 9] = RCAR_GP_PIN(2,  6),\t \n\t\t[10] = RCAR_GP_PIN(2,  7),\t \n\t\t[11] = RCAR_GP_PIN(2,  8),\t \n\t\t[12] = RCAR_GP_PIN(1,  0),\t \n\t\t[13] = RCAR_GP_PIN(1,  1),\t \n\t\t[14] = RCAR_GP_PIN(1,  2),\t \n\t\t[15] = RCAR_GP_PIN(1,  3),\t \n\t\t[16] = RCAR_GP_PIN(1,  4),\t \n\t\t[17] = RCAR_GP_PIN(1,  5),\t \n\t\t[18] = RCAR_GP_PIN(1,  6),\t \n\t\t[19] = RCAR_GP_PIN(1,  7),\t \n\t\t[20] = RCAR_GP_PIN(1,  8),\t \n\t\t[21] = RCAR_GP_PIN(1,  9),\t \n\t\t[22] = RCAR_GP_PIN(1, 10),\t \n\t\t[23] = RCAR_GP_PIN(1, 11),\t \n\t\t[24] = RCAR_GP_PIN(1, 12),\t \n\t\t[25] = RCAR_GP_PIN(1, 13),\t \n\t\t[26] = RCAR_GP_PIN(1, 14),\t \n\t\t[27] = RCAR_GP_PIN(1, 15),\t \n\t\t[28] = RCAR_GP_PIN(1, 16),\t \n\t\t[29] = RCAR_GP_PIN(1, 17),\t \n\t\t[30] = RCAR_GP_PIN(1, 18),\t \n\t\t[31] = RCAR_GP_PIN(1, 19),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xe6060408, \"PUD2\", 0xe6060448) {\n\t\t[ 0] = RCAR_GP_PIN(1, 28),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 20),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 21),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 22),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 23),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 24),\t \n\t\t[ 6] = RCAR_GP_PIN(1, 25),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 26),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 27),\t \n\t\t[ 9] = PIN_PRESETOUT_N,\t\t \n\t\t[10] = RCAR_GP_PIN(0,  0),\t \n\t\t[11] = RCAR_GP_PIN(0,  1),\t \n\t\t[12] = RCAR_GP_PIN(0,  2),\t \n\t\t[13] = RCAR_GP_PIN(0,  3),\t \n\t\t[14] = RCAR_GP_PIN(0,  4),\t \n\t\t[15] = RCAR_GP_PIN(0,  5),\t \n\t\t[16] = RCAR_GP_PIN(0,  6),\t \n\t\t[17] = RCAR_GP_PIN(0,  7),\t \n\t\t[18] = RCAR_GP_PIN(0,  8),\t \n\t\t[19] = RCAR_GP_PIN(0,  9),\t \n\t\t[20] = RCAR_GP_PIN(0, 10),\t \n\t\t[21] = RCAR_GP_PIN(0, 11),\t \n\t\t[22] = RCAR_GP_PIN(0, 12),\t \n\t\t[23] = RCAR_GP_PIN(0, 13),\t \n\t\t[24] = RCAR_GP_PIN(0, 14),\t \n\t\t[25] = RCAR_GP_PIN(0, 15),\t \n\t\t[26] = RCAR_GP_PIN(7,  0),\t \n\t\t[27] = RCAR_GP_PIN(7,  1),\t \n\t\t[28] = RCAR_GP_PIN(7,  2),\t \n\t\t[29] = RCAR_GP_PIN(7,  3),\t \n\t\t[30] = PIN_DU_DOTCLKIN0,\t \n\t\t[31] = PIN_DU_DOTCLKIN1,\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xe606040c, \"PUD3\", 0xe606044c) {\n\t\t[ 0] = PIN_DU_DOTCLKIN2,\t \n\t\t[ 1] = PIN_DU_DOTCLKIN3,\t \n\t\t[ 2] = PIN_FSCLKST_N,\t\t \n\t\t[ 3] = PIN_EXTALR,\t\t \n\t\t[ 4] = PIN_TRST_N,\t\t \n\t\t[ 5] = PIN_TCK,\t\t\t \n\t\t[ 6] = PIN_TMS,\t\t\t \n\t\t[ 7] = PIN_TDI,\t\t\t \n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = PIN_ASEBRK,\t\t \n\t\t[10] = RCAR_GP_PIN(3,  0),\t \n\t\t[11] = RCAR_GP_PIN(3,  1),\t \n\t\t[12] = RCAR_GP_PIN(3,  2),\t \n\t\t[13] = RCAR_GP_PIN(3,  3),\t \n\t\t[14] = RCAR_GP_PIN(3,  4),\t \n\t\t[15] = RCAR_GP_PIN(3,  5),\t \n\t\t[16] = RCAR_GP_PIN(3,  6),\t \n\t\t[17] = RCAR_GP_PIN(3,  7),\t \n\t\t[18] = RCAR_GP_PIN(3,  8),\t \n\t\t[19] = RCAR_GP_PIN(3,  9),\t \n\t\t[20] = RCAR_GP_PIN(3, 10),\t \n\t\t[21] = RCAR_GP_PIN(3, 11),\t \n\t\t[22] = RCAR_GP_PIN(4,  0),\t \n\t\t[23] = RCAR_GP_PIN(4,  1),\t \n\t\t[24] = RCAR_GP_PIN(4,  2),\t \n\t\t[25] = RCAR_GP_PIN(4,  3),\t \n\t\t[26] = RCAR_GP_PIN(4,  4),\t \n\t\t[27] = RCAR_GP_PIN(4,  5),\t \n\t\t[28] = RCAR_GP_PIN(4,  6),\t \n\t\t[29] = RCAR_GP_PIN(4,  7),\t \n\t\t[30] = RCAR_GP_PIN(4,  8),\t \n\t\t[31] = RCAR_GP_PIN(4,  9),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN4\", 0xe6060410, \"PUD4\", 0xe6060450) {\n\t\t[ 0] = RCAR_GP_PIN(4, 10),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 11),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 12),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 13),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 14),\t \n\t\t[ 5] = RCAR_GP_PIN(4, 15),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 16),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 17),\t \n\t\t[ 8] = RCAR_GP_PIN(3, 12),\t \n\t\t[ 9] = RCAR_GP_PIN(3, 13),\t \n\t\t[10] = RCAR_GP_PIN(3, 14),\t \n\t\t[11] = RCAR_GP_PIN(3, 15),\t \n\t\t[12] = RCAR_GP_PIN(5,  0),\t \n\t\t[13] = RCAR_GP_PIN(5,  1),\t \n\t\t[14] = RCAR_GP_PIN(5,  2),\t \n\t\t[15] = RCAR_GP_PIN(5,  3),\t \n\t\t[16] = RCAR_GP_PIN(5,  4),\t \n\t\t[17] = RCAR_GP_PIN(5,  5),\t \n\t\t[18] = RCAR_GP_PIN(5,  6),\t \n\t\t[19] = RCAR_GP_PIN(5,  7),\t \n\t\t[20] = RCAR_GP_PIN(5,  8),\t \n\t\t[21] = RCAR_GP_PIN(5,  9),\t \n\t\t[22] = RCAR_GP_PIN(5, 10),\t \n\t\t[23] = RCAR_GP_PIN(5, 11),\t \n\t\t[24] = RCAR_GP_PIN(5, 12),\t \n\t\t[25] = RCAR_GP_PIN(5, 13),\t \n\t\t[26] = RCAR_GP_PIN(5, 14),\t \n\t\t[27] = RCAR_GP_PIN(5, 15),\t \n\t\t[28] = RCAR_GP_PIN(5, 16),\t \n\t\t[29] = RCAR_GP_PIN(5, 17),\t \n\t\t[30] = RCAR_GP_PIN(5, 18),\t \n\t\t[31] = RCAR_GP_PIN(5, 19),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN5\", 0xe6060414, \"PUD5\", 0xe6060454) {\n\t\t[ 0] = RCAR_GP_PIN(5, 20),\t \n\t\t[ 1] = RCAR_GP_PIN(5, 21),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 22),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 23),\t \n\t\t[ 4] = RCAR_GP_PIN(5, 24),\t \n\t\t[ 5] = RCAR_GP_PIN(5, 25),\t \n\t\t[ 6] = PIN_MLB_REF,\t\t \n\t\t[ 7] = RCAR_GP_PIN(6,  0),\t \n\t\t[ 8] = RCAR_GP_PIN(6,  1),\t \n\t\t[ 9] = RCAR_GP_PIN(6,  2),\t \n\t\t[10] = RCAR_GP_PIN(6,  3),\t \n\t\t[11] = RCAR_GP_PIN(6,  4),\t \n\t\t[12] = RCAR_GP_PIN(6,  5),\t \n\t\t[13] = RCAR_GP_PIN(6,  6),\t \n\t\t[14] = RCAR_GP_PIN(6,  7),\t \n\t\t[15] = RCAR_GP_PIN(6,  8),\t \n\t\t[16] = RCAR_GP_PIN(6,  9),\t \n\t\t[17] = RCAR_GP_PIN(6, 10),\t \n\t\t[18] = RCAR_GP_PIN(6, 11),\t \n\t\t[19] = RCAR_GP_PIN(6, 12),\t \n\t\t[20] = RCAR_GP_PIN(6, 13),\t \n\t\t[21] = RCAR_GP_PIN(6, 14),\t \n\t\t[22] = RCAR_GP_PIN(6, 15),\t \n\t\t[23] = RCAR_GP_PIN(6, 16),\t \n\t\t[24] = RCAR_GP_PIN(6, 17),\t \n\t\t[25] = RCAR_GP_PIN(6, 18),\t \n\t\t[26] = RCAR_GP_PIN(6, 19),\t \n\t\t[27] = RCAR_GP_PIN(6, 20),\t \n\t\t[28] = RCAR_GP_PIN(6, 21),\t \n\t\t[29] = RCAR_GP_PIN(6, 22),\t \n\t\t[30] = RCAR_GP_PIN(6, 23),\t \n\t\t[31] = RCAR_GP_PIN(6, 24),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN6\", 0xe6060418, \"PUD6\", 0xe6060458) {\n\t\t[ 0] = RCAR_GP_PIN(6, 25),\t \n\t\t[ 1] = RCAR_GP_PIN(6, 26),\t \n\t\t[ 2] = RCAR_GP_PIN(6, 27),\t \n\t\t[ 3] = RCAR_GP_PIN(6, 28),\t \n\t\t[ 4] = RCAR_GP_PIN(6, 29),\t \n\t\t[ 5] = RCAR_GP_PIN(6, 30),\t \n\t\t[ 6] = RCAR_GP_PIN(6, 31),\t \n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a77951_pfc_ops = {\n\t.pin_to_pocctrl = r8a77951_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A774E1\nconst struct sh_pfc_soc_info r8a774e1_pinmux_info = {\n\t.name = \"r8a774e1_pfc\",\n\t.ops = &r8a77951_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77951\nconst struct sh_pfc_soc_info r8a77951_pinmux_info = {\n\t.name = \"r8a77951_pfc\",\n\t.ops = &r8a77951_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common) +\n\t\t\tARRAY_SIZE(pinmux_groups.automotive),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common) +\n\t\t\tARRAY_SIZE(pinmux_functions.automotive),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}