

================================================================
== Vitis HLS Report for 'frame_decoder'
================================================================
* Date:           Fri Jun 28 16:03:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.600 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3|  24.000 ns|  24.000 ns|    2|    2|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ps_load = load i2 %ps" [../mpd_data_processor.cpp:33]   --->   Operation 5 'load' 'ps_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.46ns)   --->   "%switch_ln33 = switch i2 %ps_load, void %sw.bb.i, i2 3, void %sw.bb104.i, i2 1, void %sw.bb20.i, i2 2, void %sw.bb59.i" [../mpd_data_processor.cpp:33]   --->   Operation 6 'switch' 'switch_ln33' <Predicate = true> <Delay = 1.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1" [../mpd_data_processor.cpp:84]   --->   Operation 7 'nbreadreq' 'tmp_2_i' <Predicate = (ps_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.69ns)   --->   "%br_ln84 = br i1 %tmp_2_i, void %sw.epilog.i, void %if.then61.i_ifconv" [../mpd_data_processor.cpp:84]   --->   Operation 8 'br' 'br_ln84' <Predicate = (ps_load == 2)> <Delay = 0.69>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%apv_id_load = load i4 %apv_id" [../mpd_data_processor.cpp:87]   --->   Operation 9 'load' 'apv_id_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%adc_word_cnt_load = load i6 %adc_word_cnt" [../mpd_data_processor.cpp:87]   --->   Operation 10 'load' 'adc_word_cnt_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %apv_id_load, i6 %adc_word_cnt_load" [../mpd_data_processor.cpp:87]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %tmp" [../mpd_data_processor.cpp:87]   --->   Operation 12 'zext' 'zext_ln87' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_offset_addr = getelementptr i26 %m_offset, i64 0, i64 %zext_ln87" [../mpd_data_processor.cpp:87]   --->   Operation 13 'getelementptr' 'm_offset_addr' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.03ns)   --->   "%offset_data = load i10 %m_offset_addr" [../mpd_data_processor.cpp:87]   --->   Operation 14 'load' 'offset_data' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (1.26ns)   --->   "%icmp_ln111 = icmp_eq  i6 %adc_word_cnt_load, i6 63" [../mpd_data_processor.cpp:111]   --->   Operation 15 'icmp' 'icmp_ln111' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %if.end101.i, void %if.then100.i" [../mpd_data_processor.cpp:111]   --->   Operation 16 'br' 'br_ln111' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1" [../mpd_data_processor.cpp:48]   --->   Operation 17 'nbreadreq' 'tmp_1_i' <Predicate = (ps_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (0.62ns)   --->   "%br_ln48 = br i1 %tmp_1_i, void %if.end58.i, void %if.then22.i" [../mpd_data_processor.cpp:48]   --->   Operation 18 'br' 'br_ln48' <Predicate = (ps_load == 1)> <Delay = 0.62>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1" [../mpd_data_processor.cpp:36]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = (ps_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_i, void %if.end19.i, void %if.then.i" [../mpd_data_processor.cpp:36]   --->   Operation 20 'br' 'br_ln36' <Predicate = (ps_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.59>
ST_2 : Operation 21 [1/2] (2.03ns)   --->   "%offset_data = load i10 %m_offset_addr" [../mpd_data_processor.cpp:87]   --->   Operation 21 'load' 'offset_data' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_2 : Operation 22 [1/1] (2.35ns)   --->   "%s_evIn_read_2 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn" [../mpd_data_processor.cpp:89]   --->   Operation 22 'read' 's_evIn_read_2' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i33 %s_evIn_read_2" [../mpd_data_processor.cpp:92]   --->   Operation 23 'trunc' 'trunc_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i26 %offset_data" [../mpd_data_processor.cpp:92]   --->   Operation 24 'trunc' 'trunc_ln92_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i13 %trunc_ln92" [../mpd_data_processor.cpp:92]   --->   Operation 25 'sext' 'sext_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i13 %trunc_ln92_1" [../mpd_data_processor.cpp:92]   --->   Operation 26 'sext' 'sext_ln92_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.62ns)   --->   "%sub_ln92 = sub i14 %sext_ln92, i14 %sext_ln92_1" [../mpd_data_processor.cpp:92]   --->   Operation 27 'sub' 'sub_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln92, i32 13" [../mpd_data_processor.cpp:92]   --->   Operation 28 'bitselect' 'tmp_3' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%trunc_ln92_2 = trunc i14 %sub_ln92" [../mpd_data_processor.cpp:92]   --->   Operation 29 'trunc' 'trunc_ln92_2' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln92, i32 12" [../mpd_data_processor.cpp:92]   --->   Operation 30 'bitselect' 'tmp_4' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%xor_ln92 = xor i1 %tmp_3, i1 1" [../mpd_data_processor.cpp:92]   --->   Operation 31 'xor' 'xor_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%and_ln92 = and i1 %tmp_4, i1 %xor_ln92" [../mpd_data_processor.cpp:92]   --->   Operation 32 'and' 'and_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%xor_ln92_1 = xor i1 %tmp_3, i1 %tmp_4" [../mpd_data_processor.cpp:92]   --->   Operation 33 'xor' 'xor_ln92_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node adc)   --->   "%select_ln92 = select i1 %and_ln92, i13 4095, i13 4096" [../mpd_data_processor.cpp:92]   --->   Operation 34 'select' 'select_ln92' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns) (out node of the LUT)   --->   "%adc = select i1 %xor_ln92_1, i13 %select_ln92, i13 %trunc_ln92_2" [../mpd_data_processor.cpp:92]   --->   Operation 35 'select' 'adc' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i_33 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %s_evIn_read_2, i32 13, i32 25" [../mpd_data_processor.cpp:102]   --->   Operation 36 'partselect' 'tmp_i_33' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %offset_data, i32 13, i32 25" [../mpd_data_processor.cpp:102]   --->   Operation 37 'partselect' 'tmp_7_i' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i13 %tmp_i_33" [../mpd_data_processor.cpp:102]   --->   Operation 38 'sext' 'sext_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i13 %tmp_7_i" [../mpd_data_processor.cpp:102]   --->   Operation 39 'sext' 'sext_ln102_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.62ns)   --->   "%sub_ln102 = sub i14 %sext_ln102, i14 %sext_ln102_1" [../mpd_data_processor.cpp:102]   --->   Operation 40 'sub' 'sub_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln102, i32 13" [../mpd_data_processor.cpp:102]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%trunc_ln102 = trunc i14 %sub_ln102" [../mpd_data_processor.cpp:102]   --->   Operation 42 'trunc' 'trunc_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln102, i32 12" [../mpd_data_processor.cpp:102]   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%xor_ln102 = xor i1 %tmp_5, i1 1" [../mpd_data_processor.cpp:102]   --->   Operation 44 'xor' 'xor_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%and_ln102 = and i1 %tmp_6, i1 %xor_ln102" [../mpd_data_processor.cpp:102]   --->   Operation 45 'and' 'and_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%xor_ln102_1 = xor i1 %tmp_5, i1 %tmp_6" [../mpd_data_processor.cpp:102]   --->   Operation 46 'xor' 'xor_ln102_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%select_ln102 = select i1 %and_ln102, i13 4095, i13 4096" [../mpd_data_processor.cpp:102]   --->   Operation 47 'select' 'select_ln102' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.62ns) (out node of the LUT)   --->   "%adc_1 = select i1 %xor_ln102_1, i13 %select_ln102, i13 %trunc_ln102" [../mpd_data_processor.cpp:102]   --->   Operation 48 'select' 'adc_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.75ns)   --->   "%store_ln112 = store i2 3, i2 %ps" [../mpd_data_processor.cpp:112]   --->   Operation 49 'store' 'store_ln112' <Predicate = (ps_load == 2 & tmp_2_i & icmp_ln111)> <Delay = 0.75>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end101.i" [../mpd_data_processor.cpp:112]   --->   Operation 50 'br' 'br_ln112' <Predicate = (ps_load == 2 & tmp_2_i & icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.26ns)   --->   "%add_ln114 = add i6 %adc_word_cnt_load, i6 1" [../mpd_data_processor.cpp:114]   --->   Operation 51 'add' 'add_ln114' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.62ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %adc_word_cnt" [../mpd_data_processor.cpp:114]   --->   Operation 52 'store' 'store_ln114' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.62>
ST_2 : Operation 53 [1/1] (2.35ns)   --->   "%s_evIn_read_1 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn" [../mpd_data_processor.cpp:50]   --->   Operation 53 'read' 's_evIn_read_1' <Predicate = (ps_load == 1 & tmp_1_i)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%val_end = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %s_evIn_read_1, i32 32" [../mpd_data_processor.cpp:50]   --->   Operation 54 'bitselect' 'val_end' <Predicate = (ps_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %val_end, void %if.else.i, void %if.then25.i" [../mpd_data_processor.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = (ps_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read_1, i32 27, i32 31" [../mpd_data_processor.cpp:59]   --->   Operation 56 'partselect' 'tmp_9_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.16ns)   --->   "%icmp_ln59 = icmp_eq  i5 %tmp_9_i, i5 20" [../mpd_data_processor.cpp:59]   --->   Operation 57 'icmp' 'icmp_ln59' <Predicate = (ps_load == 1 & tmp_1_i & !val_end)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.62ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %if.end58.i, void %if.then33.i" [../mpd_data_processor.cpp:59]   --->   Operation 58 'br' 'br_ln59' <Predicate = (ps_load == 1 & tmp_1_i & !val_end)> <Delay = 0.62>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i4 @_ssdm_op_PartSelect.i4.i33.i32.i32, i33 %s_evIn_read_1, i32 23, i32 26" [../mpd_data_processor.cpp:61]   --->   Operation 59 'partselect' 'tmp_10_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln61 = store i4 %tmp_10_i, i4 %apv_id" [../mpd_data_processor.cpp:61]   --->   Operation 60 'store' 'store_ln61' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.62ns)   --->   "%store_ln69 = store i6 0, i6 %adc_word_cnt" [../mpd_data_processor.cpp:69]   --->   Operation 61 'store' 'store_ln69' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.62>
ST_2 : Operation 62 [1/1] (0.62ns)   --->   "%store_ln73 = store i1 0, i1 %avg_pre_header_tag" [../mpd_data_processor.cpp:73]   --->   Operation 62 'store' 'store_ln73' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.62>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 4, i4 %tmp_10_i" [../mpd_data_processor.cpp:75]   --->   Operation 63 'bitconcatenate' 'tmp_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i7 %tmp_1" [../mpd_data_processor.cpp:75]   --->   Operation 64 'sext' 'sext_ln75' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %sext_ln75" [../mpd_data_processor.cpp:75]   --->   Operation 65 'zext' 'zext_ln75' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%m_offset_addr_1 = getelementptr i26 %m_offset, i64 0, i64 %zext_ln75" [../mpd_data_processor.cpp:75]   --->   Operation 66 'getelementptr' 'm_offset_addr_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.03ns)   --->   "%offset_data_1 = load i10 %m_offset_addr_1" [../mpd_data_processor.cpp:75]   --->   Operation 67 'load' 'offset_data_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_2 : Operation 68 [1/1] (0.75ns)   --->   "%store_ln78 = store i2 2, i2 %ps" [../mpd_data_processor.cpp:78]   --->   Operation 68 'store' 'store_ln78' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.75>
ST_2 : Operation 69 [1/1] (0.62ns)   --->   "%br_ln79 = br void %if.end58.i" [../mpd_data_processor.cpp:79]   --->   Operation 69 'br' 'br_ln79' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.62>
ST_2 : Operation 70 [1/1] (0.62ns)   --->   "%store_ln55 = store i1 1, i1 %avg_pre_header_tag" [../mpd_data_processor.cpp:55]   --->   Operation 70 'store' 'store_ln55' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.62>
ST_2 : Operation 71 [1/1] (0.75ns)   --->   "%store_ln57 = store i2 0, i2 %ps" [../mpd_data_processor.cpp:57]   --->   Operation 71 'store' 'store_ln57' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.75>
ST_2 : Operation 72 [1/1] (0.62ns)   --->   "%br_ln58 = br void %if.end58.i" [../mpd_data_processor.cpp:58]   --->   Operation 72 'br' 'br_ln58' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.62>
ST_2 : Operation 73 [1/1] (0.75ns)   --->   "%store_ln120 = store i2 1, i2 %ps" [../mpd_data_processor.cpp:120]   --->   Operation 73 'store' 'store_ln120' <Predicate = (ps_load == 3)> <Delay = 0.75>
ST_2 : Operation 74 [1/1] (0.69ns)   --->   "%br_ln121 = br void %sw.epilog.i" [../mpd_data_processor.cpp:121]   --->   Operation 74 'br' 'br_ln121' <Predicate = (ps_load == 3)> <Delay = 0.69>
ST_2 : Operation 75 [1/1] (2.35ns)   --->   "%s_evIn_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn" [../mpd_data_processor.cpp:38]   --->   Operation 75 'read' 's_evIn_read' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read, i32 27, i32 31" [../mpd_data_processor.cpp:39]   --->   Operation 76 'partselect' 'tmp_3_i' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.16ns)   --->   "%icmp_ln39 = icmp_eq  i5 %tmp_3_i, i5 16" [../mpd_data_processor.cpp:39]   --->   Operation 77 'icmp' 'icmp_ln39' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %if.end.i, void %if.then15.i" [../mpd_data_processor.cpp:39]   --->   Operation 78 'br' 'br_ln39' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read, i32 16, i32 20" [../mpd_data_processor.cpp:41]   --->   Operation 79 'partselect' 'tmp_8_i' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %tmp_8_i, i5 %mpd_id" [../mpd_data_processor.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.75ns)   --->   "%store_ln42 = store i2 1, i2 %ps" [../mpd_data_processor.cpp:42]   --->   Operation 81 'store' 'store_ln42' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.75>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln43 = br void %if.end.i" [../mpd_data_processor.cpp:43]   --->   Operation 82 'br' 'br_ln43' <Predicate = (ps_load == 0 & tmp_i & icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %m_offset, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:33]   --->   Operation 93 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_load = load i20 %avg_pre_header_sum" [../mpd_data_processor.cpp:63]   --->   Operation 94 'load' 'avg_pre_header_sum_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_load = load i8 %avg_pre_header_cnt" [../mpd_data_processor.cpp:56]   --->   Operation 95 'load' 'avg_pre_header_cnt_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.65ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgASamples, i13 %adc" [../mpd_data_processor.cpp:94]   --->   Operation 96 'write' 'write_ln94' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%minmax_min_load = load i13 %minmax_min" [../mpd_data_processor.cpp:95]   --->   Operation 97 'load' 'minmax_min_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.62ns)   --->   "%icmp_ln95 = icmp_slt  i13 %adc, i13 %minmax_min_load" [../mpd_data_processor.cpp:95]   --->   Operation 98 'icmp' 'icmp_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%xor_ln95 = xor i1 %icmp_ln95, i1 1" [../mpd_data_processor.cpp:95]   --->   Operation 99 'xor' 'xor_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%minmax_max_load = load i13 %minmax_max" [../mpd_data_processor.cpp:95]   --->   Operation 100 'load' 'minmax_max_load' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.62ns)   --->   "%icmp_ln95_1 = icmp_slt  i13 %minmax_max_load, i13 %adc" [../mpd_data_processor.cpp:95]   --->   Operation 101 'icmp' 'icmp_ln95_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%xor_ln95_1 = xor i1 %icmp_ln95_1, i1 1" [../mpd_data_processor.cpp:95]   --->   Operation 102 'xor' 'xor_ln95_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln95 = and i1 %xor_ln95, i1 %xor_ln95_1" [../mpd_data_processor.cpp:95]   --->   Operation 103 'and' 'and_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i13 %adc" [../mpd_data_processor.cpp:97]   --->   Operation 104 'sext' 'sext_ln97' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.70ns)   --->   "%add_ln97 = add i20 %avg_pre_header_sum_load, i20 %sext_ln97" [../mpd_data_processor.cpp:97]   --->   Operation 105 'add' 'add_ln97' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.46ns)   --->   "%add_ln98 = add i8 %avg_pre_header_cnt_load, i8 1" [../mpd_data_processor.cpp:98]   --->   Operation 106 'add' 'add_ln98' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.42ns)   --->   "%select_ln95 = select i1 %and_ln95, i20 %add_ln97, i20 %avg_pre_header_sum_load" [../mpd_data_processor.cpp:95]   --->   Operation 107 'select' 'select_ln95' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.59ns)   --->   "%select_ln95_1 = select i1 %and_ln95, i8 %add_ln98, i8 %avg_pre_header_cnt_load" [../mpd_data_processor.cpp:95]   --->   Operation 108 'select' 'select_ln95_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.62ns)   --->   "%icmp_ln105 = icmp_slt  i13 %adc_1, i13 %minmax_min_load" [../mpd_data_processor.cpp:105]   --->   Operation 109 'icmp' 'icmp_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %icmp_ln105, i1 1" [../mpd_data_processor.cpp:105]   --->   Operation 110 'xor' 'xor_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.62ns)   --->   "%icmp_ln105_1 = icmp_slt  i13 %minmax_max_load, i13 %adc_1" [../mpd_data_processor.cpp:105]   --->   Operation 111 'icmp' 'icmp_ln105_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105_1 = xor i1 %icmp_ln105_1, i1 1" [../mpd_data_processor.cpp:105]   --->   Operation 112 'xor' 'xor_ln105_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %xor_ln105, i1 %xor_ln105_1" [../mpd_data_processor.cpp:105]   --->   Operation 113 'and' 'and_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i13 %adc_1" [../mpd_data_processor.cpp:107]   --->   Operation 114 'sext' 'sext_ln107' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.70ns)   --->   "%add_ln107 = add i20 %select_ln95, i20 %sext_ln107" [../mpd_data_processor.cpp:107]   --->   Operation 115 'add' 'add_ln107' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.46ns)   --->   "%add_ln108 = add i8 %select_ln95_1, i8 1" [../mpd_data_processor.cpp:108]   --->   Operation 116 'add' 'add_ln108' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.31ns)   --->   "%or_ln105 = or i1 %and_ln105, i1 %and_ln95" [../mpd_data_processor.cpp:105]   --->   Operation 117 'or' 'or_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.42ns)   --->   "%select_ln105 = select i1 %and_ln105, i20 %add_ln107, i20 %select_ln95" [../mpd_data_processor.cpp:105]   --->   Operation 118 'select' 'select_ln105' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.59ns)   --->   "%select_ln105_1 = select i1 %and_ln105, i8 %add_ln108, i8 %select_ln95_1" [../mpd_data_processor.cpp:105]   --->   Operation 119 'select' 'select_ln105_1' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.69ns)   --->   "%br_ln115 = br void %sw.epilog.i" [../mpd_data_processor.cpp:115]   --->   Operation 120 'br' 'br_ln115' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 0.69>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%mpd_id_load = load i5 %mpd_id" [../mpd_data_processor.cpp:65]   --->   Operation 121 'load' 'mpd_id_load' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 %mpd_id_load, i4 %tmp_10_i, i2 1" [../mpd_data_processor.cpp:65]   --->   Operation 122 'bitconcatenate' 'tmp_11_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_12_i = partset i20 @_ssdm_op_PartSet.i20.i20.i11.i32.i32, i20 %avg_pre_header_sum_load, i11 %tmp_11_i, i32 0, i32 10" [../mpd_data_processor.cpp:65]   --->   Operation 123 'partset' 'tmp_12_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln67_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_load, i12 0, i20 %tmp_12_i" [../mpd_data_processor.cpp:67]   --->   Operation 124 'bitconcatenate' 'zext_ln67_cast' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i41 %zext_ln67_cast" [../mpd_data_processor.cpp:67]   --->   Operation 125 'zext' 'zext_ln67' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.65ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln67" [../mpd_data_processor.cpp:67]   --->   Operation 126 'write' 'write_ln67' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 127 [1/2] (2.03ns)   --->   "%offset_data_1 = load i10 %m_offset_addr_1" [../mpd_data_processor.cpp:75]   --->   Operation 127 'load' 'offset_data_1' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 1024> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i26 %offset_data_1" [../mpd_data_processor.cpp:76]   --->   Operation 128 'trunc' 'trunc_ln76' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln76 = store i13 %trunc_ln76, i13 %minmax_min" [../mpd_data_processor.cpp:76]   --->   Operation 129 'store' 'store_ln76' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15_i = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %offset_data_1, i32 13, i32 25" [../mpd_data_processor.cpp:77]   --->   Operation 130 'partselect' 'tmp_15_i' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln77 = store i13 %tmp_15_i, i13 %minmax_max" [../mpd_data_processor.cpp:77]   --->   Operation 131 'store' 'store_ln77' <Predicate = (ps_load == 1 & tmp_1_i & !val_end & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %avg_pre_header_cnt_load, i32 0" [../mpd_data_processor.cpp:56]   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln56 = or i40 %shl_ln, i40 2" [../mpd_data_processor.cpp:56]   --->   Operation 133 'or' 'or_ln56' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln56_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %or_ln56" [../mpd_data_processor.cpp:56]   --->   Operation 134 'bitconcatenate' 'zext_ln56_cast' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i41 %zext_ln56_cast" [../mpd_data_processor.cpp:56]   --->   Operation 135 'zext' 'zext_ln56' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.65ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln56" [../mpd_data_processor.cpp:56]   --->   Operation 136 'write' 'write_ln56' <Predicate = (ps_load == 1 & tmp_1_i & val_end)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_flag_2_i = phi i1 0, void %sw.bb20.i, i1 1, void %if.then25.i, i1 1, void %if.then33.i, i1 0, void %if.else.i"   --->   Operation 137 'phi' 'avg_pre_header_sum_flag_2_i' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_new_2_i = phi i2 0, void %sw.bb20.i, i2 2, void %if.then25.i, i2 0, void %if.then33.i, i2 0, void %if.else.i"   --->   Operation 138 'phi' 'avg_pre_header_sum_new_2_i' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_flag_2_i = phi i1 0, void %sw.bb20.i, i1 0, void %if.then25.i, i1 1, void %if.then33.i, i1 0, void %if.else.i"   --->   Operation 139 'phi' 'avg_pre_header_cnt_flag_2_i' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i2 %avg_pre_header_sum_new_2_i" [../mpd_data_processor.cpp:81]   --->   Operation 140 'zext' 'zext_ln81' <Predicate = (ps_load == 1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.69ns)   --->   "%br_ln81 = br void %sw.epilog.i" [../mpd_data_processor.cpp:81]   --->   Operation 141 'br' 'br_ln81' <Predicate = (ps_load == 1)> <Delay = 0.69>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_load = load i1 %avg_pre_header_tag" [../mpd_data_processor.cpp:119]   --->   Operation 142 'load' 'avg_pre_header_tag_load' <Predicate = (ps_load == 3)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_4_i = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 %avg_pre_header_tag_load, i8 %avg_pre_header_cnt_load, i12 0, i20 %avg_pre_header_sum_load" [../mpd_data_processor.cpp:119]   --->   Operation 143 'bitconcatenate' 'tmp_4_i' <Predicate = (ps_load == 3)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i41 %tmp_4_i" [../mpd_data_processor.cpp:119]   --->   Operation 144 'zext' 'zext_ln119' <Predicate = (ps_load == 3)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.65ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln119" [../mpd_data_processor.cpp:119]   --->   Operation 145 'write' 'write_ln119' <Predicate = (ps_load == 3)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 146 [1/1] (0.69ns)   --->   "%br_ln45 = br void %sw.epilog.i" [../mpd_data_processor.cpp:45]   --->   Operation 146 'br' 'br_ln45' <Predicate = (ps_load == 0)> <Delay = 0.69>

State 4 <SV = 3> <Delay = 2.65>
ST_4 : Operation 147 [1/1] (2.65ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgASamples, i13 %adc_1" [../mpd_data_processor.cpp:104]   --->   Operation 147 'write' 'write_ln104' <Predicate = (ps_load == 2 & tmp_2_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln44 = br void %if.end19.i" [../mpd_data_processor.cpp:44]   --->   Operation 148 'br' 'br_ln44' <Predicate = (ps_load == 0 & tmp_i)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_flag_6_i = phi i1 0, void %if.end19.i, i1 %avg_pre_header_sum_flag_2_i, void %if.end58.i, i1 0, void %sw.bb104.i, i1 %or_ln105, void %if.end101.i, i1 0, void %sw.bb59.i" [../mpd_data_processor.cpp:105]   --->   Operation 149 'phi' 'avg_pre_header_sum_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_new_6_i = phi i20 0, void %if.end19.i, i20 %zext_ln81, void %if.end58.i, i20 0, void %sw.bb104.i, i20 %select_ln105, void %if.end101.i, i20 0, void %sw.bb59.i" [../mpd_data_processor.cpp:81]   --->   Operation 150 'phi' 'avg_pre_header_sum_new_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_flag_6_i = phi i1 0, void %if.end19.i, i1 %avg_pre_header_cnt_flag_2_i, void %if.end58.i, i1 0, void %sw.bb104.i, i1 %or_ln105, void %if.end101.i, i1 0, void %sw.bb59.i" [../mpd_data_processor.cpp:105]   --->   Operation 151 'phi' 'avg_pre_header_cnt_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_new_6_i = phi i8 0, void %if.end19.i, i8 0, void %if.end58.i, i8 0, void %sw.bb104.i, i8 %select_ln105_1, void %if.end101.i, i8 0, void %sw.bb59.i" [../mpd_data_processor.cpp:105]   --->   Operation 152 'phi' 'avg_pre_header_cnt_new_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %avg_pre_header_cnt_flag_6_i, void %sw.epilog.new2.i, void %mergeST1.i" [../mpd_data_processor.cpp:105]   --->   Operation 153 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %avg_pre_header_cnt_new_6_i, i8 %avg_pre_header_cnt" [../mpd_data_processor.cpp:72]   --->   Operation 154 'store' 'store_ln72' <Predicate = (avg_pre_header_cnt_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (avg_pre_header_cnt_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %avg_pre_header_sum_flag_6_i, void %frame_decoder.exit, void %mergeST.i" [../mpd_data_processor.cpp:105]   --->   Operation 156 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln54 = store i20 %avg_pre_header_sum_new_6_i, i20 %avg_pre_header_sum" [../mpd_data_processor.cpp:54]   --->   Operation 157 'store' 'store_ln54' <Predicate = (avg_pre_header_sum_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %frame_decoder.exit"   --->   Operation 158 'br' 'br_ln0' <Predicate = (avg_pre_header_sum_flag_6_i)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 1.000ns.

 <State 1>: 2.036ns
The critical path consists of the following:
	'load' operation ('apv_id_load', ../mpd_data_processor.cpp:87) on static variable 'apv_id' [33]  (0.000 ns)
	'getelementptr' operation ('m_offset_addr', ../mpd_data_processor.cpp:87) [37]  (0.000 ns)
	'load' operation ('offset_data', ../mpd_data_processor.cpp:87) on array 'm_offset' [38]  (2.036 ns)

 <State 2>: 4.600ns
The critical path consists of the following:
	fifo read operation ('s_evIn_read_2', ../mpd_data_processor.cpp:89) on port 's_evIn' (../mpd_data_processor.cpp:89) [39]  (2.353 ns)
	'sub' operation ('sub_ln92', ../mpd_data_processor.cpp:92) [44]  (1.623 ns)
	'select' operation ('adc', ../mpd_data_processor.cpp:92) [52]  (0.624 ns)

 <State 3>: 4.582ns
The critical path consists of the following:
	'load' operation ('minmax_min_load', ../mpd_data_processor.cpp:95) on static variable 'minmax_min' [54]  (0.000 ns)
	'icmp' operation ('icmp_ln95', ../mpd_data_processor.cpp:95) [55]  (1.623 ns)
	'xor' operation ('xor_ln95', ../mpd_data_processor.cpp:95) [56]  (0.000 ns)
	'and' operation ('and_ln95', ../mpd_data_processor.cpp:95) [60]  (0.311 ns)
	'select' operation ('select_ln95_1', ../mpd_data_processor.cpp:95) [65]  (0.593 ns)
	'add' operation ('add_ln108', ../mpd_data_processor.cpp:108) [87]  (1.462 ns)
	'select' operation ('select_ln105_1', ../mpd_data_processor.cpp:105) [90]  (0.593 ns)

 <State 4>: 2.655ns
The critical path consists of the following:
	fifo write operation ('write_ln104', ../mpd_data_processor.cpp:104) on port 's_avgASamples' (../mpd_data_processor.cpp:104) [79]  (2.655 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
