fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_1_fully-inline -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags "-x inline:always  -d group2invoke -x cell-share:bounds=1,1,1"

fud e --to resource-estimate --from synth-files results/vgg/vgg_1_fully-inline > results/vgg/resource-estimates/vgg_1_fully-inline.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_4_fully-inline -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags "-x inline:always  -d group2invoke -x cell-share:bounds=1,4,4"

fud e --to resource-estimate --from synth-files results/vgg/vgg_4_fully-inline > results/vgg/resource-estimates/vgg_4_fully-inline.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_-1_fully-inline -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags "-x inline:always  -d group2invoke -x cell-share:bounds=1,-1,-1"

fud e --to resource-estimate --from synth-files results/vgg/vgg_-1_fully-inline > results/vgg/resource-estimates/vgg_-1_fully-inline.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_1_no-infer-share -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags "-d infer-share -x cell-share:bounds=1,1,1"

fud e --to resource-estimate --from synth-files results/vgg/vgg_1_no-infer-share > results/vgg/resource-estimates/vgg_1_no-infer-share.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_4_no-infer-share -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags "-d infer-share -x cell-share:bounds=1,4,4"

fud e --to resource-estimate --from synth-files results/vgg/vgg_4_no-infer-share > results/vgg/resource-estimates/vgg_4_no-infer-share.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_-1_no-infer-share -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags "-d infer-share -x cell-share:bounds=1,-1,-1"

fud e --to resource-estimate --from synth-files results/vgg/vgg_-1_no-infer-share > results/vgg/resource-estimates/vgg_-1_no-infer-share.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_1_default -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags " -x cell-share:bounds=1,1,1"

fud e --to resource-estimate --from synth-files results/vgg/vgg_1_default > results/vgg/resource-estimates/vgg_1_default.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_4_default -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags " -x cell-share:bounds=1,4,4"

fud e --to resource-estimate --from synth-files results/vgg/vgg_4_default > results/vgg/resource-estimates/vgg_4_default.json

fud e --to synth-files nn-designs/vgg.futil -o results/vgg/vgg_-1_default -s synth-verilog.tcl synth.tcl -s synth-verilog.constraints device14.xdc -s futil.flags " -x cell-share:bounds=1,-1,-1"

fud e --to resource-estimate --from synth-files results/vgg/vgg_-1_default > results/vgg/resource-estimates/vgg_-1_default.json

