# FPGA Timer

The system uses a 50 MHz clock sinal for all the synchronous components, the **CLOCK_50** sinal available in the **Terasic DE2-115** kit.
