   1               		.file	"xmem.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.file 0 "/home/files/osdev/platform/avr" "xmem/xmem.c"
  12               	_xmem_overlap:
  13               	.LVL0:
  14               	.LFB14:
  15               		.file 1 "xmem/xmem.c"
   1:xmem/xmem.c   **** /**
   2:xmem/xmem.c   ****  * @file    xmem.c
   3:xmem/xmem.c   ****  * @author  Tim Gabrikowski, Anton Tchekov
   4:xmem/xmem.c   ****  * @version 0.1
   5:xmem/xmem.c   ****  * @date    01.05.2023
   6:xmem/xmem.c   ****  */
   7:xmem/xmem.c   **** 
   8:xmem/xmem.c   **** #include <xmem.h>
   9:xmem/xmem.c   **** #include <spi.h>
  10:xmem/xmem.c   **** #include <logger.h>
  11:xmem/xmem.c   **** #include <gpio.h>
  12:xmem/xmem.c   **** #include <avr/io.h>
  13:xmem/xmem.c   **** #include <avr/pgmspace.h>
  14:xmem/xmem.c   **** #include <stdlib.h>
  15:xmem/xmem.c   **** 
  16:xmem/xmem.c   **** #define BANK_COUNT            3
  17:xmem/xmem.c   **** #define BANK_SIZE_POT        17
  18:xmem/xmem.c   **** #define BANK_SIZE              0x20000UL
  19:xmem/xmem.c   **** #define OUTPUT_INTERVAL        0x2000UL
  20:xmem/xmem.c   **** #define DUMMY                  0xFF
  21:xmem/xmem.c   **** #define SEED                 42
  22:xmem/xmem.c   **** 
  23:xmem/xmem.c   **** /** Write block command */
  24:xmem/xmem.c   **** #define SRAM_COMMAND_WRITE    2
  25:xmem/xmem.c   **** 
  26:xmem/xmem.c   **** /** Read block command */
  27:xmem/xmem.c   **** #define SRAM_COMMAND_READ     3
  28:xmem/xmem.c   **** 
  29:xmem/xmem.c   **** /* --- PRIVATE --- */
  30:xmem/xmem.c   **** static void _xmem_start(u8 bank, u8 command, u32 addr)
  31:xmem/xmem.c   **** {
  32:xmem/xmem.c   **** 	XMEM_SELECT(bank);
  33:xmem/xmem.c   **** 	spi_xchg(command);
  34:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
  35:xmem/xmem.c   **** 	spi_xchg(addr >> 8);
  36:xmem/xmem.c   **** 	spi_xchg(addr);
  37:xmem/xmem.c   **** }
  38:xmem/xmem.c   **** 
  39:xmem/xmem.c   **** static void _memtest(void)
  40:xmem/xmem.c   **** {
  41:xmem/xmem.c   **** 	u8 bank, w, v;
  42:xmem/xmem.c   **** 	u32 i;
  43:xmem/xmem.c   **** 
  44:xmem/xmem.c   **** 	/* Run checkerboard memory test */
  45:xmem/xmem.c   **** 	log_boot_P(LOG_INIT, PSTR("Starting complete memory test"));
  46:xmem/xmem.c   **** 
  47:xmem/xmem.c   **** 	spi_fast();
  48:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
  49:xmem/xmem.c   **** 	{
  50:xmem/xmem.c   **** 		log_boot_P(LOG_INIT, PSTR("Testing memory bank [%02d]"), bank + 1);
  51:xmem/xmem.c   **** 
  52:xmem/xmem.c   **** 		/* Write */
  53:xmem/xmem.c   **** 		log_boot_P(LOG_INIT, PSTR("Writing pattern"));
  54:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
  55:xmem/xmem.c   **** 		/* srand(SEED); */
  56:xmem/xmem.c   **** 		v = 0xAA;
  57:xmem/xmem.c   **** 		for(i = 0; ; ++i)
  58:xmem/xmem.c   **** 		{
  59:xmem/xmem.c   **** 			v = ~v; /* rand(); */
  60:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
  61:xmem/xmem.c   **** 			{
  62:xmem/xmem.c   **** 				log_boot_P(LOG_EXT, PSTR("0x%06lX"), i);
  63:xmem/xmem.c   **** 			}
  64:xmem/xmem.c   **** 
  65:xmem/xmem.c   **** 			if(i >= BANK_SIZE)
  66:xmem/xmem.c   **** 			{
  67:xmem/xmem.c   **** 				break;
  68:xmem/xmem.c   **** 			}
  69:xmem/xmem.c   **** 
  70:xmem/xmem.c   **** 			spi_xchg(v);
  71:xmem/xmem.c   **** 		}
  72:xmem/xmem.c   **** 
  73:xmem/xmem.c   **** 		XMEM_DESELECT(bank);
  74:xmem/xmem.c   **** 
  75:xmem/xmem.c   **** 		/* Read */
  76:xmem/xmem.c   **** 		log_boot_P(LOG_INIT, PSTR("Verifying pattern"));
  77:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
  78:xmem/xmem.c   **** 		/* srand(SEED); */
  79:xmem/xmem.c   **** 		v = 0xAA;
  80:xmem/xmem.c   **** 		for(i = 0; ; ++i)
  81:xmem/xmem.c   **** 		{
  82:xmem/xmem.c   **** 			v = ~v; /* rand(); */
  83:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
  84:xmem/xmem.c   **** 			{
  85:xmem/xmem.c   **** 				log_boot_P(LOG_EXT, PSTR("0x%06lX"), i);
  86:xmem/xmem.c   **** 			}
  87:xmem/xmem.c   **** 
  88:xmem/xmem.c   **** 			if(i >= BANK_SIZE)
  89:xmem/xmem.c   **** 			{
  90:xmem/xmem.c   **** 				break;
  91:xmem/xmem.c   **** 			}
  92:xmem/xmem.c   **** 
  93:xmem/xmem.c   **** 			w = spi_xchg(DUMMY);
  94:xmem/xmem.c   **** 			if(w != v)
  95:xmem/xmem.c   **** 			{
  96:xmem/xmem.c   **** 				XMEM_DESELECT(bank);
  97:xmem/xmem.c   **** 				panic(PSTR(
  98:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
  99:xmem/xmem.c   **** 					"         [0x%02X != 0x%02X]"),
 100:xmem/xmem.c   **** 					i, w, v);
 101:xmem/xmem.c   **** 			}
 102:xmem/xmem.c   **** 		}
 103:xmem/xmem.c   **** 
 104:xmem/xmem.c   **** 		XMEM_DESELECT(bank);
 105:xmem/xmem.c   **** 	}
 106:xmem/xmem.c   **** }
 107:xmem/xmem.c   **** 
 108:xmem/xmem.c   **** static void _xmem_read(u8 bank, u16 addr, void *data, u16 size)
 109:xmem/xmem.c   **** {
 110:xmem/xmem.c   **** 	u16 i;
 111:xmem/xmem.c   **** 	u8 *data8 = data;
 112:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_READ, addr);
 113:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 114:xmem/xmem.c   **** 	{
 115:xmem/xmem.c   **** 		data8[i] = spi_xchg(DUMMY);
 116:xmem/xmem.c   **** 	}
 117:xmem/xmem.c   **** 
 118:xmem/xmem.c   **** 	XMEM_DESELECT(bank);
 119:xmem/xmem.c   **** }
 120:xmem/xmem.c   **** 
 121:xmem/xmem.c   **** static void _xmem_write(u8 bank, u16 addr, const void *data, u16 size)
 122:xmem/xmem.c   **** {
 123:xmem/xmem.c   **** 	u16 i;
 124:xmem/xmem.c   **** 	const u8 *data8 = data;
 125:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 126:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 127:xmem/xmem.c   **** 	{
 128:xmem/xmem.c   **** 		spi_xchg(data8[i]);
 129:xmem/xmem.c   **** 	}
 130:xmem/xmem.c   **** 
 131:xmem/xmem.c   **** 	XMEM_DESELECT(bank);
 132:xmem/xmem.c   **** }
 133:xmem/xmem.c   **** 
 134:xmem/xmem.c   **** static void _xmem_set(u8 bank, u16 addr, u8 value, u16 size)
 135:xmem/xmem.c   **** {
 136:xmem/xmem.c   **** 	u16 i;
 137:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 138:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 139:xmem/xmem.c   **** 	{
 140:xmem/xmem.c   **** 		spi_xchg(value);
 141:xmem/xmem.c   **** 	}
 142:xmem/xmem.c   **** 
 143:xmem/xmem.c   **** 	XMEM_DESELECT(bank);
 144:xmem/xmem.c   **** }
 145:xmem/xmem.c   **** 
 146:xmem/xmem.c   **** static u8 _addr_to_bank(u32 addr)
 147:xmem/xmem.c   **** {
 148:xmem/xmem.c   **** 	return addr >> BANK_SIZE_POT;
 149:xmem/xmem.c   **** }
 150:xmem/xmem.c   **** 
 151:xmem/xmem.c   **** static u32 _addr_bank_offset(u32 addr)
 152:xmem/xmem.c   **** {
 153:xmem/xmem.c   **** 	return addr & (BANK_SIZE - 1);
 154:xmem/xmem.c   **** }
 155:xmem/xmem.c   **** 
 156:xmem/xmem.c   **** typedef struct
 157:xmem/xmem.c   **** {
 158:xmem/xmem.c   **** 	u8 BankFirst, BankSecond;
 159:xmem/xmem.c   **** 	u16 AddrFirst, SizeFirst, SizeSecond;
 160:xmem/xmem.c   **** } AddrHelper;
 161:xmem/xmem.c   **** 
 162:xmem/xmem.c   **** static void _xmem_overlap(u32 addr, u16 size, AddrHelper *h)
 163:xmem/xmem.c   **** {
  16               		.loc 1 163 1 view -0
  17               		.cfi_startproc
  18               		.loc 1 163 1 is_stmt 0 view .LVU1
  19 0000 CF92      		push r12
  20               		.cfi_def_cfa_offset 3
  21               		.cfi_offset 12, -2
  22 0002 DF92      		push r13
  23               		.cfi_def_cfa_offset 4
  24               		.cfi_offset 13, -3
  25 0004 EF92      		push r14
  26               		.cfi_def_cfa_offset 5
  27               		.cfi_offset 14, -4
  28 0006 FF92      		push r15
  29               		.cfi_def_cfa_offset 6
  30               		.cfi_offset 15, -5
  31 0008 0F93      		push r16
  32               		.cfi_def_cfa_offset 7
  33               		.cfi_offset 16, -6
  34 000a 1F93      		push r17
  35               		.cfi_def_cfa_offset 8
  36               		.cfi_offset 17, -7
  37               	/* prologue: function */
  38               	/* frame size = 0 */
  39               	/* stack size = 6 */
  40               	.L__stack_usage = 6
  41 000c 6B01      		movw r12,r22
  42 000e 7C01      		movw r14,r24
  43 0010 BA01      		movw r22,r20
  44               	.LVL1:
  45               		.loc 1 163 1 view .LVU2
  46 0012 F901      		movw r30,r18
 164:xmem/xmem.c   **** 	u32 addr_end;
  47               		.loc 1 164 2 is_stmt 1 view .LVU3
 165:xmem/xmem.c   **** 
 166:xmem/xmem.c   **** 	h->AddrFirst = _addr_bank_offset(addr);
  48               		.loc 1 166 2 view .LVU4
  49               	.LVL2:
  50               	.LBB10:
  51               	.LBI10:
 151:xmem/xmem.c   **** {
  52               		.loc 1 151 12 view .LVU5
  53               	.LBB11:
 153:xmem/xmem.c   **** }
  54               		.loc 1 153 2 view .LVU6
 153:xmem/xmem.c   **** }
  55               		.loc 1 153 14 is_stmt 0 view .LVU7
  56 0014 D701      		movw r26,r14
  57 0016 C601      		movw r24,r12
  58 0018 A170      		andi r26,1
  59 001a BB27      		clr r27
  60               	.LBE11:
  61               	.LBE10:
  62               		.loc 1 166 15 view .LVU8
  63 001c 9383      		std Z+3,r25
  64 001e 8283      		std Z+2,r24
 167:xmem/xmem.c   **** 	addr_end = addr + size - 1;
  65               		.loc 1 167 2 is_stmt 1 view .LVU9
  66               		.loc 1 167 18 is_stmt 0 view .LVU10
  67 0020 CA01      		movw r24,r20
  68 0022 A0E0      		ldi r26,0
  69 0024 B0E0      		ldi r27,0
  70               		.loc 1 167 11 view .LVU11
  71 0026 0197      		sbiw r24,1
  72 0028 A109      		sbc r26,__zero_reg__
  73 002a B109      		sbc r27,__zero_reg__
  74 002c 8C0D      		add r24,r12
  75 002e 9D1D      		adc r25,r13
  76 0030 AE1D      		adc r26,r14
  77 0032 BF1D      		adc r27,r15
  78               	.LVL3:
 168:xmem/xmem.c   **** 
 169:xmem/xmem.c   **** 	h->BankFirst = _addr_to_bank(addr);
  79               		.loc 1 169 2 is_stmt 1 view .LVU12
  80               	.LBB12:
  81               	.LBI12:
 146:xmem/xmem.c   **** {
  82               		.loc 1 146 11 view .LVU13
  83               	.LBB13:
 148:xmem/xmem.c   **** }
  84               		.loc 1 148 2 view .LVU14
 148:xmem/xmem.c   **** }
  85               		.loc 1 148 14 is_stmt 0 view .LVU15
  86 0034 21E1      		ldi r18,17
  87               		1:
  88 0036 F694      		lsr r15
  89 0038 E794      		ror r14
  90 003a D794      		ror r13
  91 003c C794      		ror r12
  92 003e 2A95      		dec r18
  93 0040 01F4      		brne 1b
  94               	.LVL4:
 148:xmem/xmem.c   **** }
  95               		.loc 1 148 14 view .LVU16
  96               	.LBE13:
  97               	.LBE12:
  98               		.loc 1 169 15 view .LVU17
  99 0042 C082      		st Z,r12
 170:xmem/xmem.c   **** 	h->BankSecond = _addr_to_bank(addr_end);
 100               		.loc 1 170 2 is_stmt 1 view .LVU18
 101               	.LVL5:
 102               	.LBB14:
 103               	.LBI14:
 146:xmem/xmem.c   **** {
 104               		.loc 1 146 11 view .LVU19
 105               	.LBB15:
 148:xmem/xmem.c   **** }
 106               		.loc 1 148 2 view .LVU20
 148:xmem/xmem.c   **** }
 107               		.loc 1 148 14 is_stmt 0 view .LVU21
 108 0044 8C01      		movw r16,r24
 109 0046 9D01      		movw r18,r26
 110 0048 41E1      		ldi r20,17
 111               		1:
 112 004a 3695      		lsr r19
 113 004c 2795      		ror r18
 114 004e 1795      		ror r17
 115 0050 0795      		ror r16
 116 0052 4A95      		dec r20
 117 0054 01F4      		brne 1b
 118               	.LVL6:
 148:xmem/xmem.c   **** }
 119               		.loc 1 148 14 view .LVU22
 120               	.LBE15:
 121               	.LBE14:
 122               		.loc 1 170 16 view .LVU23
 123 0056 0183      		std Z+1,r16
 171:xmem/xmem.c   **** 	if(h->BankFirst == h->BankSecond)
 124               		.loc 1 171 2 is_stmt 1 view .LVU24
 125               		.loc 1 171 4 is_stmt 0 view .LVU25
 126 0058 0C15      		cp r16,r12
 127 005a 01F0      		breq .L2
 172:xmem/xmem.c   **** 	{
 173:xmem/xmem.c   **** 		h->SizeFirst = size;
 174:xmem/xmem.c   **** 	}
 175:xmem/xmem.c   **** 	else
 176:xmem/xmem.c   **** 	{
 177:xmem/xmem.c   **** 		h->SizeSecond = _addr_bank_offset(addr_end);
 128               		.loc 1 177 3 is_stmt 1 view .LVU26
 129               	.LVL7:
 130               	.LBB16:
 131               	.LBI16:
 151:xmem/xmem.c   **** {
 132               		.loc 1 151 12 view .LVU27
 133               	.LBB17:
 153:xmem/xmem.c   **** }
 134               		.loc 1 153 2 view .LVU28
 153:xmem/xmem.c   **** }
 135               		.loc 1 153 14 is_stmt 0 view .LVU29
 136 005c A170      		andi r26,1
 137 005e BB27      		clr r27
 138               	.LVL8:
 153:xmem/xmem.c   **** }
 139               		.loc 1 153 14 view .LVU30
 140               	.LBE17:
 141               	.LBE16:
 142               		.loc 1 177 17 view .LVU31
 143 0060 9783      		std Z+7,r25
 144 0062 8683      		std Z+6,r24
 178:xmem/xmem.c   **** 		h->SizeFirst = size - h->SizeSecond;
 145               		.loc 1 178 3 is_stmt 1 view .LVU32
 146               		.loc 1 178 23 is_stmt 0 view .LVU33
 147 0064 681B      		sub r22,r24
 148 0066 790B      		sbc r23,r25
 149               	.LVL9:
 150               	.L2:
 173:xmem/xmem.c   **** 	}
 151               		.loc 1 173 16 view .LVU34
 152 0068 7583      		std Z+5,r23
 153 006a 6483      		std Z+4,r22
 154               	/* epilogue start */
 179:xmem/xmem.c   **** 	}
 180:xmem/xmem.c   **** }
 155               		.loc 1 180 1 view .LVU35
 156 006c 1F91      		pop r17
 157 006e 0F91      		pop r16
 158 0070 FF90      		pop r15
 159 0072 EF90      		pop r14
 160 0074 DF90      		pop r13
 161 0076 CF90      		pop r12
 162 0078 0895      		ret
 163               		.cfi_endproc
 164               	.LFE14:
 167               	_xmem_start:
 168               	.LVL10:
 169               	.LFB7:
  31:xmem/xmem.c   **** 	XMEM_SELECT(bank);
 170               		.loc 1 31 1 is_stmt 1 view -0
 171               		.cfi_startproc
  31:xmem/xmem.c   **** 	XMEM_SELECT(bank);
 172               		.loc 1 31 1 is_stmt 0 view .LVU37
 173 007a CF93      		push r28
 174               		.cfi_def_cfa_offset 3
 175               		.cfi_offset 28, -2
 176 007c DF93      		push r29
 177               		.cfi_def_cfa_offset 4
 178               		.cfi_offset 29, -3
 179               	/* prologue: function */
 180               	/* frame size = 0 */
 181               	/* stack size = 2 */
 182               	.L__stack_usage = 2
 183 007e E901      		movw r28,r18
  32:xmem/xmem.c   **** 	spi_xchg(command);
 184               		.loc 1 32 2 is_stmt 1 view .LVU38
 185 0080 95B1      		in r25,0x5
 186 0082 41E0      		ldi r20,lo8(1)
 187 0084 50E0      		ldi r21,0
 188 0086 00C0      		rjmp 2f
 189               		1:
 190 0088 440F      		lsl r20
 191               		2:
 192 008a 8A95      		dec r24
 193 008c 02F4      		brpl 1b
 194 008e 4095      		com r20
 195 0090 4923      		and r20,r25
 196 0092 45B9      		out 0x5,r20
  33:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
 197               		.loc 1 33 2 view .LVU39
 198 0094 862F      		mov r24,r22
 199               	.LVL11:
  33:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
 200               		.loc 1 33 2 is_stmt 0 view .LVU40
 201 0096 0E94 0000 		call spi_xchg
 202               	.LVL12:
  34:xmem/xmem.c   **** 	spi_xchg(addr >> 8);
 203               		.loc 1 34 2 is_stmt 1 view .LVU41
 204 009a 80E0      		ldi r24,0
 205 009c 0E94 0000 		call spi_xchg
 206               	.LVL13:
  35:xmem/xmem.c   **** 	spi_xchg(addr);
 207               		.loc 1 35 2 view .LVU42
 208 00a0 8D2F      		mov r24,r29
 209 00a2 0E94 0000 		call spi_xchg
 210               	.LVL14:
  36:xmem/xmem.c   **** }
 211               		.loc 1 36 2 view .LVU43
 212 00a6 8C2F      		mov r24,r28
 213               	/* epilogue start */
  37:xmem/xmem.c   **** 
 214               		.loc 1 37 1 is_stmt 0 view .LVU44
 215 00a8 DF91      		pop r29
 216 00aa CF91      		pop r28
  36:xmem/xmem.c   **** }
 217               		.loc 1 36 2 view .LVU45
 218 00ac 0C94 0000 		jmp spi_xchg
 219               	.LVL15:
 220               		.cfi_endproc
 221               	.LFE7:
 224               	_xmem_read:
 225               	.LVL16:
 226               	.LFB9:
 109:xmem/xmem.c   **** 	u16 i;
 227               		.loc 1 109 1 is_stmt 1 view -0
 228               		.cfi_startproc
 109:xmem/xmem.c   **** 	u16 i;
 229               		.loc 1 109 1 is_stmt 0 view .LVU47
 230 00b0 DF92      		push r13
 231               		.cfi_def_cfa_offset 3
 232               		.cfi_offset 13, -2
 233 00b2 EF92      		push r14
 234               		.cfi_def_cfa_offset 4
 235               		.cfi_offset 14, -3
 236 00b4 FF92      		push r15
 237               		.cfi_def_cfa_offset 5
 238               		.cfi_offset 15, -4
 239 00b6 0F93      		push r16
 240               		.cfi_def_cfa_offset 6
 241               		.cfi_offset 16, -5
 242 00b8 1F93      		push r17
 243               		.cfi_def_cfa_offset 7
 244               		.cfi_offset 17, -6
 245 00ba CF93      		push r28
 246               		.cfi_def_cfa_offset 8
 247               		.cfi_offset 28, -7
 248 00bc DF93      		push r29
 249               		.cfi_def_cfa_offset 9
 250               		.cfi_offset 29, -8
 251               	/* prologue: function */
 252               	/* frame size = 0 */
 253               	/* stack size = 7 */
 254               	.L__stack_usage = 7
 255 00be F82E      		mov r15,r24
 256 00c0 D42E      		mov r13,r20
 257 00c2 E52E      		mov r14,r21
 258 00c4 8901      		movw r16,r18
 110:xmem/xmem.c   **** 	u8 *data8 = data;
 259               		.loc 1 110 2 is_stmt 1 view .LVU48
 111:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_READ, addr);
 260               		.loc 1 111 2 view .LVU49
 261               	.LVL17:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 262               		.loc 1 112 2 view .LVU50
 263 00c6 9B01      		movw r18,r22
 264               	.LVL18:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 265               		.loc 1 112 2 is_stmt 0 view .LVU51
 266 00c8 40E0      		ldi r20,0
 267 00ca 50E0      		ldi r21,0
 268               	.LVL19:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 269               		.loc 1 112 2 view .LVU52
 270 00cc 63E0      		ldi r22,lo8(3)
 271               	.LVL20:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 272               		.loc 1 112 2 view .LVU53
 273 00ce 0E94 0000 		call _xmem_start
 274               	.LVL21:
 113:xmem/xmem.c   **** 	{
 275               		.loc 1 113 2 is_stmt 1 view .LVU54
 113:xmem/xmem.c   **** 	{
 276               		.loc 1 113 2 is_stmt 0 view .LVU55
 277 00d2 CD2D      		mov r28,r13
 278 00d4 DE2D      		mov r29,r14
 279 00d6 0C0F      		add r16,r28
 280 00d8 1D1F      		adc r17,r29
 281               	.LVL22:
 282               	.L5:
 113:xmem/xmem.c   **** 	{
 283               		.loc 1 113 15 is_stmt 1 discriminator 1 view .LVU56
 284 00da C017      		cp r28,r16
 285 00dc D107      		cpc r29,r17
 286 00de 01F4      		brne .L6
 118:xmem/xmem.c   **** }
 287               		.loc 1 118 2 view .LVU57
 288 00e0 85B1      		in r24,0x5
 289 00e2 21E0      		ldi r18,lo8(1)
 290 00e4 30E0      		ldi r19,0
 291 00e6 00C0      		rjmp 2f
 292               		1:
 293 00e8 220F      		lsl r18
 294               		2:
 295 00ea FA94      		dec r15
 296 00ec 02F4      		brpl 1b
 297 00ee 822B      		or r24,r18
 298 00f0 85B9      		out 0x5,r24
 299               	/* epilogue start */
 119:xmem/xmem.c   **** 
 300               		.loc 1 119 1 is_stmt 0 view .LVU58
 301 00f2 DF91      		pop r29
 302 00f4 CF91      		pop r28
 303               	.LVL23:
 119:xmem/xmem.c   **** 
 304               		.loc 1 119 1 view .LVU59
 305 00f6 1F91      		pop r17
 306 00f8 0F91      		pop r16
 307 00fa FF90      		pop r15
 308               	.LVL24:
 119:xmem/xmem.c   **** 
 309               		.loc 1 119 1 view .LVU60
 310 00fc EF90      		pop r14
 311 00fe DF90      		pop r13
 312 0100 0895      		ret
 313               	.LVL25:
 314               	.L6:
 115:xmem/xmem.c   **** 	}
 315               		.loc 1 115 3 is_stmt 1 discriminator 3 view .LVU61
 115:xmem/xmem.c   **** 	}
 316               		.loc 1 115 14 is_stmt 0 discriminator 3 view .LVU62
 317 0102 8FEF      		ldi r24,lo8(-1)
 318 0104 0E94 0000 		call spi_xchg
 319               	.LVL26:
 115:xmem/xmem.c   **** 	}
 320               		.loc 1 115 12 discriminator 3 view .LVU63
 321 0108 8993      		st Y+,r24
 322               	.LVL27:
 113:xmem/xmem.c   **** 	{
 323               		.loc 1 113 23 is_stmt 1 discriminator 3 view .LVU64
 113:xmem/xmem.c   **** 	{
 324               		.loc 1 113 23 is_stmt 0 discriminator 3 view .LVU65
 325 010a 00C0      		rjmp .L5
 326               		.cfi_endproc
 327               	.LFE9:
 330               	_xmem_write:
 331               	.LVL28:
 332               	.LFB10:
 122:xmem/xmem.c   **** 	u16 i;
 333               		.loc 1 122 1 is_stmt 1 view -0
 334               		.cfi_startproc
 122:xmem/xmem.c   **** 	u16 i;
 335               		.loc 1 122 1 is_stmt 0 view .LVU67
 336 010c DF92      		push r13
 337               		.cfi_def_cfa_offset 3
 338               		.cfi_offset 13, -2
 339 010e EF92      		push r14
 340               		.cfi_def_cfa_offset 4
 341               		.cfi_offset 14, -3
 342 0110 FF92      		push r15
 343               		.cfi_def_cfa_offset 5
 344               		.cfi_offset 15, -4
 345 0112 0F93      		push r16
 346               		.cfi_def_cfa_offset 6
 347               		.cfi_offset 16, -5
 348 0114 1F93      		push r17
 349               		.cfi_def_cfa_offset 7
 350               		.cfi_offset 17, -6
 351 0116 CF93      		push r28
 352               		.cfi_def_cfa_offset 8
 353               		.cfi_offset 28, -7
 354 0118 DF93      		push r29
 355               		.cfi_def_cfa_offset 9
 356               		.cfi_offset 29, -8
 357               	/* prologue: function */
 358               	/* frame size = 0 */
 359               	/* stack size = 7 */
 360               	.L__stack_usage = 7
 361 011a F82E      		mov r15,r24
 362 011c D42E      		mov r13,r20
 363 011e E52E      		mov r14,r21
 364 0120 8901      		movw r16,r18
 123:xmem/xmem.c   **** 	const u8 *data8 = data;
 365               		.loc 1 123 2 is_stmt 1 view .LVU68
 124:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 366               		.loc 1 124 2 view .LVU69
 367               	.LVL29:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 368               		.loc 1 125 2 view .LVU70
 369 0122 9B01      		movw r18,r22
 370               	.LVL30:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 371               		.loc 1 125 2 is_stmt 0 view .LVU71
 372 0124 40E0      		ldi r20,0
 373 0126 50E0      		ldi r21,0
 374               	.LVL31:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 375               		.loc 1 125 2 view .LVU72
 376 0128 62E0      		ldi r22,lo8(2)
 377               	.LVL32:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 378               		.loc 1 125 2 view .LVU73
 379 012a 0E94 0000 		call _xmem_start
 380               	.LVL33:
 126:xmem/xmem.c   **** 	{
 381               		.loc 1 126 2 is_stmt 1 view .LVU74
 126:xmem/xmem.c   **** 	{
 382               		.loc 1 126 2 is_stmt 0 view .LVU75
 383 012e CD2D      		mov r28,r13
 384 0130 DE2D      		mov r29,r14
 385 0132 0C0F      		add r16,r28
 386 0134 1D1F      		adc r17,r29
 387               	.LVL34:
 388               	.L8:
 126:xmem/xmem.c   **** 	{
 389               		.loc 1 126 15 is_stmt 1 discriminator 1 view .LVU76
 390 0136 C017      		cp r28,r16
 391 0138 D107      		cpc r29,r17
 392 013a 01F4      		brne .L9
 131:xmem/xmem.c   **** }
 393               		.loc 1 131 2 view .LVU77
 394 013c 85B1      		in r24,0x5
 395 013e 21E0      		ldi r18,lo8(1)
 396 0140 30E0      		ldi r19,0
 397 0142 00C0      		rjmp 2f
 398               		1:
 399 0144 220F      		lsl r18
 400               		2:
 401 0146 FA94      		dec r15
 402 0148 02F4      		brpl 1b
 403 014a 822B      		or r24,r18
 404 014c 85B9      		out 0x5,r24
 405               	/* epilogue start */
 132:xmem/xmem.c   **** 
 406               		.loc 1 132 1 is_stmt 0 view .LVU78
 407 014e DF91      		pop r29
 408 0150 CF91      		pop r28
 409               	.LVL35:
 132:xmem/xmem.c   **** 
 410               		.loc 1 132 1 view .LVU79
 411 0152 1F91      		pop r17
 412 0154 0F91      		pop r16
 413 0156 FF90      		pop r15
 414               	.LVL36:
 132:xmem/xmem.c   **** 
 415               		.loc 1 132 1 view .LVU80
 416 0158 EF90      		pop r14
 417 015a DF90      		pop r13
 418 015c 0895      		ret
 419               	.LVL37:
 420               	.L9:
 128:xmem/xmem.c   **** 	}
 421               		.loc 1 128 3 is_stmt 1 discriminator 3 view .LVU81
 422 015e 8991      		ld r24,Y+
 423               	.LVL38:
 128:xmem/xmem.c   **** 	}
 424               		.loc 1 128 3 is_stmt 0 discriminator 3 view .LVU82
 425 0160 0E94 0000 		call spi_xchg
 426               	.LVL39:
 126:xmem/xmem.c   **** 	{
 427               		.loc 1 126 23 is_stmt 1 discriminator 3 view .LVU83
 126:xmem/xmem.c   **** 	{
 428               		.loc 1 126 23 is_stmt 0 discriminator 3 view .LVU84
 429 0164 00C0      		rjmp .L8
 430               		.cfi_endproc
 431               	.LFE10:
 434               	_xmem_set:
 435               	.LVL40:
 436               	.LFB11:
 135:xmem/xmem.c   **** 	u16 i;
 437               		.loc 1 135 1 is_stmt 1 view -0
 438               		.cfi_startproc
 135:xmem/xmem.c   **** 	u16 i;
 439               		.loc 1 135 1 is_stmt 0 view .LVU86
 440 0166 EF92      		push r14
 441               		.cfi_def_cfa_offset 3
 442               		.cfi_offset 14, -2
 443 0168 FF92      		push r15
 444               		.cfi_def_cfa_offset 4
 445               		.cfi_offset 15, -3
 446 016a 0F93      		push r16
 447               		.cfi_def_cfa_offset 5
 448               		.cfi_offset 16, -4
 449 016c 1F93      		push r17
 450               		.cfi_def_cfa_offset 6
 451               		.cfi_offset 17, -5
 452 016e CF93      		push r28
 453               		.cfi_def_cfa_offset 7
 454               		.cfi_offset 28, -6
 455 0170 DF93      		push r29
 456               		.cfi_def_cfa_offset 8
 457               		.cfi_offset 29, -7
 458               	/* prologue: function */
 459               	/* frame size = 0 */
 460               	/* stack size = 6 */
 461               	.L__stack_usage = 6
 462 0172 C82F      		mov r28,r24
 463 0174 D42F      		mov r29,r20
 464 0176 8901      		movw r16,r18
 136:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 465               		.loc 1 136 2 is_stmt 1 view .LVU87
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 466               		.loc 1 137 2 view .LVU88
 467 0178 9B01      		movw r18,r22
 468               	.LVL41:
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 469               		.loc 1 137 2 is_stmt 0 view .LVU89
 470 017a 40E0      		ldi r20,0
 471 017c 50E0      		ldi r21,0
 472               	.LVL42:
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 473               		.loc 1 137 2 view .LVU90
 474 017e 62E0      		ldi r22,lo8(2)
 475               	.LVL43:
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 476               		.loc 1 137 2 view .LVU91
 477 0180 0E94 0000 		call _xmem_start
 478               	.LVL44:
 138:xmem/xmem.c   **** 	{
 479               		.loc 1 138 2 is_stmt 1 view .LVU92
 138:xmem/xmem.c   **** 	{
 480               		.loc 1 138 8 is_stmt 0 view .LVU93
 481 0184 E12C      		mov r14,__zero_reg__
 482 0186 F12C      		mov r15,__zero_reg__
 483               	.LVL45:
 484               	.L11:
 138:xmem/xmem.c   **** 	{
 485               		.loc 1 138 15 is_stmt 1 discriminator 1 view .LVU94
 486 0188 E016      		cp r14,r16
 487 018a F106      		cpc r15,r17
 488 018c 01F4      		brne .L12
 143:xmem/xmem.c   **** }
 489               		.loc 1 143 2 view .LVU95
 490 018e 85B1      		in r24,0x5
 491 0190 21E0      		ldi r18,lo8(1)
 492 0192 30E0      		ldi r19,0
 493 0194 00C0      		rjmp 2f
 494               		1:
 495 0196 220F      		lsl r18
 496               		2:
 497 0198 CA95      		dec r28
 498 019a 02F4      		brpl 1b
 499 019c 822B      		or r24,r18
 500 019e 85B9      		out 0x5,r24
 501               	/* epilogue start */
 144:xmem/xmem.c   **** 
 502               		.loc 1 144 1 is_stmt 0 view .LVU96
 503 01a0 DF91      		pop r29
 504               	.LVL46:
 144:xmem/xmem.c   **** 
 505               		.loc 1 144 1 view .LVU97
 506 01a2 CF91      		pop r28
 507               	.LVL47:
 144:xmem/xmem.c   **** 
 508               		.loc 1 144 1 view .LVU98
 509 01a4 1F91      		pop r17
 510 01a6 0F91      		pop r16
 511               	.LVL48:
 144:xmem/xmem.c   **** 
 512               		.loc 1 144 1 view .LVU99
 513 01a8 FF90      		pop r15
 514 01aa EF90      		pop r14
 515               	.LVL49:
 144:xmem/xmem.c   **** 
 516               		.loc 1 144 1 view .LVU100
 517 01ac 0895      		ret
 518               	.LVL50:
 519               	.L12:
 140:xmem/xmem.c   **** 	}
 520               		.loc 1 140 3 is_stmt 1 discriminator 3 view .LVU101
 521 01ae 8D2F      		mov r24,r29
 522 01b0 0E94 0000 		call spi_xchg
 523               	.LVL51:
 138:xmem/xmem.c   **** 	{
 524               		.loc 1 138 23 discriminator 3 view .LVU102
 525 01b4 8FEF      		ldi r24,-1
 526 01b6 E81A      		sub r14,r24
 527 01b8 F80A      		sbc r15,r24
 528               	.LVL52:
 138:xmem/xmem.c   **** 	{
 529               		.loc 1 138 23 is_stmt 0 discriminator 3 view .LVU103
 530 01ba 00C0      		rjmp .L11
 531               		.cfi_endproc
 532               	.LFE11:
 534               	.global	xmem_init
 536               	xmem_init:
 537               	.LFB15:
 181:xmem/xmem.c   **** 
 182:xmem/xmem.c   **** /* --- PUBLIC --- */
 183:xmem/xmem.c   **** void xmem_init(void)
 184:xmem/xmem.c   **** {
 538               		.loc 1 184 1 is_stmt 1 view -0
 539               		.cfi_startproc
 540 01bc 2F92      		push r2
 541               		.cfi_def_cfa_offset 3
 542               		.cfi_offset 2, -2
 543 01be 3F92      		push r3
 544               		.cfi_def_cfa_offset 4
 545               		.cfi_offset 3, -3
 546 01c0 4F92      		push r4
 547               		.cfi_def_cfa_offset 5
 548               		.cfi_offset 4, -4
 549 01c2 5F92      		push r5
 550               		.cfi_def_cfa_offset 6
 551               		.cfi_offset 5, -5
 552 01c4 6F92      		push r6
 553               		.cfi_def_cfa_offset 7
 554               		.cfi_offset 6, -6
 555 01c6 7F92      		push r7
 556               		.cfi_def_cfa_offset 8
 557               		.cfi_offset 7, -7
 558 01c8 8F92      		push r8
 559               		.cfi_def_cfa_offset 9
 560               		.cfi_offset 8, -8
 561 01ca 9F92      		push r9
 562               		.cfi_def_cfa_offset 10
 563               		.cfi_offset 9, -9
 564 01cc AF92      		push r10
 565               		.cfi_def_cfa_offset 11
 566               		.cfi_offset 10, -10
 567 01ce BF92      		push r11
 568               		.cfi_def_cfa_offset 12
 569               		.cfi_offset 11, -11
 570 01d0 CF92      		push r12
 571               		.cfi_def_cfa_offset 13
 572               		.cfi_offset 12, -12
 573 01d2 DF92      		push r13
 574               		.cfi_def_cfa_offset 14
 575               		.cfi_offset 13, -13
 576 01d4 FF92      		push r15
 577               		.cfi_def_cfa_offset 15
 578               		.cfi_offset 15, -14
 579 01d6 0F93      		push r16
 580               		.cfi_def_cfa_offset 16
 581               		.cfi_offset 16, -15
 582 01d8 1F93      		push r17
 583               		.cfi_def_cfa_offset 17
 584               		.cfi_offset 17, -16
 585 01da CF93      		push r28
 586               		.cfi_def_cfa_offset 18
 587               		.cfi_offset 28, -17
 588 01dc DF93      		push r29
 589               		.cfi_def_cfa_offset 19
 590               		.cfi_offset 29, -18
 591 01de 00D0      		rcall .
 592 01e0 0F92      		push __tmp_reg__
 593               		.cfi_def_cfa_offset 22
 594 01e2 CDB7      		in r28,__SP_L__
 595 01e4 DEB7      		in r29,__SP_H__
 596               		.cfi_def_cfa_register 28
 597               	/* prologue: function */
 598               	/* frame size = 3 */
 599               	/* stack size = 20 */
 600               	.L__stack_usage = 20
 185:xmem/xmem.c   **** 	/* Initialize XMEM */
 186:xmem/xmem.c   **** 	log_boot_P(LOG_INIT, PSTR("External memory driver initialized"));
 601               		.loc 1 186 2 view .LVU105
 602               	.LBB28:
 603               		.loc 1 186 23 view .LVU106
 604               		.loc 1 186 23 view .LVU107
 605               	.LBE28:
 606               		.loc 1 186 2 is_stmt 0 view .LVU108
 607 01e6 80E0      		ldi r24,lo8(__c.7)
 608 01e8 90E0      		ldi r25,hi8(__c.7)
 609 01ea 9F93      		push r25
 610 01ec 8F93      		push r24
 611 01ee 1F92      		push __zero_reg__
 612 01f0 0E94 0000 		call log_boot_P
 613               	.LVL53:
 187:xmem/xmem.c   **** 	_memtest();
 614               		.loc 1 187 2 is_stmt 1 view .LVU109
 615               	.LBB29:
 616               	.LBI29:
  39:xmem/xmem.c   **** {
 617               		.loc 1 39 13 view .LVU110
 618               	.LBB30:
  41:xmem/xmem.c   **** 	u32 i;
 619               		.loc 1 41 2 view .LVU111
  42:xmem/xmem.c   **** 
 620               		.loc 1 42 2 view .LVU112
  45:xmem/xmem.c   **** 
 621               		.loc 1 45 2 view .LVU113
 622               	.LBE30:
  45:xmem/xmem.c   **** 
 623               		.loc 1 45 23 view .LVU114
  45:xmem/xmem.c   **** 
 624               		.loc 1 45 23 view .LVU115
 625               	.LBB31:
  45:xmem/xmem.c   **** 
 626               		.loc 1 45 2 is_stmt 0 view .LVU116
 627 01f4 80E0      		ldi r24,lo8(__c.6)
 628 01f6 90E0      		ldi r25,hi8(__c.6)
 629 01f8 9F93      		push r25
 630 01fa 8F93      		push r24
 631 01fc 1F92      		push __zero_reg__
 632 01fe 0E94 0000 		call log_boot_P
 633               	.LVL54:
  47:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
 634               		.loc 1 47 2 is_stmt 1 view .LVU117
 635 0202 0E94 0000 		call spi_fast
 636               	.LVL55:
  48:xmem/xmem.c   **** 	{
 637               		.loc 1 48 2 view .LVU118
  48:xmem/xmem.c   **** 	{
 638               		.loc 1 48 21 view .LVU119
  47:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
 639               		.loc 1 47 2 is_stmt 0 view .LVU120
 640 0206 0F90      		pop __tmp_reg__
 641 0208 0F90      		pop __tmp_reg__
 642 020a 0F90      		pop __tmp_reg__
 643 020c 0F90      		pop __tmp_reg__
 644 020e 0F90      		pop __tmp_reg__
 645 0210 0F90      		pop __tmp_reg__
 646 0212 1B82      		std Y+3,__zero_reg__
 647 0214 1A82      		std Y+2,__zero_reg__
  62:xmem/xmem.c   **** 			}
 648               		.loc 1 62 5 view .LVU121
 649 0216 90E0      		ldi r25,lo8(__c.3)
 650 0218 A92E      		mov r10,r25
 651 021a 90E0      		ldi r25,hi8(__c.3)
 652 021c B92E      		mov r11,r25
  73:xmem/xmem.c   **** 
 653               		.loc 1 73 3 view .LVU122
 654 021e 2224      		clr r2
 655 0220 2394      		inc r2
 656 0222 312C      		mov r3,__zero_reg__
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 657               		.loc 1 76 3 view .LVU123
 658 0224 30E0      		ldi r19,lo8(__c.2)
 659 0226 832E      		mov r8,r19
 660 0228 30E0      		ldi r19,hi8(__c.2)
 661 022a 932E      		mov r9,r19
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 662               		.loc 1 97 5 view .LVU124
 663 022c 40E0      		ldi r20,lo8(__c.0)
 664 022e C42E      		mov r12,r20
 665 0230 40E0      		ldi r20,hi8(__c.0)
 666 0232 D42E      		mov r13,r20
 667               	.LVL56:
 668               	.L21:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 669               		.loc 1 97 5 view .LVU125
 670 0234 FA80      		ldd r15,Y+2
 671               	.LVL57:
  50:xmem/xmem.c   **** 
 672               		.loc 1 50 3 is_stmt 1 view .LVU126
 673 0236 0F2D      		mov r16,r15
 674 0238 2A81      		ldd r18,Y+2
 675 023a 3B81      		ldd r19,Y+3
 676 023c 2F5F      		subi r18,-1
 677 023e 3F4F      		sbci r19,-1
 678 0240 3B83      		std Y+3,r19
 679 0242 2A83      		std Y+2,r18
 680               	.LBE31:
  50:xmem/xmem.c   **** 
 681               		.loc 1 50 24 view .LVU127
  50:xmem/xmem.c   **** 
 682               		.loc 1 50 24 view .LVU128
 683               	.LBB32:
  50:xmem/xmem.c   **** 
 684               		.loc 1 50 3 is_stmt 0 view .LVU129
 685 0244 3F93      		push r19
 686 0246 2F93      		push r18
 687 0248 80E0      		ldi r24,lo8(__c.5)
 688 024a 90E0      		ldi r25,hi8(__c.5)
 689 024c 9F93      		push r25
 690 024e 8F93      		push r24
 691 0250 1F92      		push __zero_reg__
 692 0252 0E94 0000 		call log_boot_P
 693               	.LVL58:
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 694               		.loc 1 53 3 is_stmt 1 view .LVU130
 695               	.LBE32:
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 696               		.loc 1 53 24 view .LVU131
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 697               		.loc 1 53 24 view .LVU132
 698               	.LBB33:
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 699               		.loc 1 53 3 is_stmt 0 view .LVU133
 700 0256 80E0      		ldi r24,lo8(__c.4)
 701 0258 90E0      		ldi r25,hi8(__c.4)
 702 025a 9F93      		push r25
 703 025c 8F93      		push r24
 704 025e 1F92      		push __zero_reg__
 705 0260 0E94 0000 		call log_boot_P
 706               	.LVL59:
  54:xmem/xmem.c   **** 		/* srand(SEED); */
 707               		.loc 1 54 3 is_stmt 1 view .LVU134
 708 0264 20E0      		ldi r18,0
 709 0266 30E0      		ldi r19,0
 710 0268 A901      		movw r20,r18
 711 026a 62E0      		ldi r22,lo8(2)
 712 026c 8F2D      		mov r24,r15
 713 026e 0E94 0000 		call _xmem_start
 714               	.LVL60:
  56:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 715               		.loc 1 56 3 view .LVU135
  57:xmem/xmem.c   **** 		{
 716               		.loc 1 57 3 view .LVU136
  54:xmem/xmem.c   **** 		/* srand(SEED); */
 717               		.loc 1 54 3 is_stmt 0 view .LVU137
 718 0272 0FB6      		in __tmp_reg__,__SREG__
 719 0274 F894      		cli
 720 0276 DEBF      		out __SP_H__,r29
 721 0278 0FBE      		out __SREG__,__tmp_reg__
 722 027a CDBF      		out __SP_L__,r28
  57:xmem/xmem.c   **** 		{
 723               		.loc 1 57 9 view .LVU138
 724 027c 412C      		mov r4,__zero_reg__
 725 027e 512C      		mov r5,__zero_reg__
 726 0280 3201      		movw r6,r4
  56:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 727               		.loc 1 56 5 view .LVU139
 728 0282 1AEA      		ldi r17,lo8(-86)
 729               	.LVL61:
 730               	.L16:
  59:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 731               		.loc 1 59 4 is_stmt 1 view .LVU140
  59:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 732               		.loc 1 59 6 is_stmt 0 view .LVU141
 733 0284 1095      		com r17
 734               	.LVL62:
  60:xmem/xmem.c   **** 			{
 735               		.loc 1 60 4 is_stmt 1 view .LVU142
  60:xmem/xmem.c   **** 			{
 736               		.loc 1 60 9 is_stmt 0 view .LVU143
 737 0286 D301      		movw r26,r6
 738 0288 C201      		movw r24,r4
 739 028a 9F71      		andi r25,31
 740 028c AA27      		clr r26
 741 028e BB27      		clr r27
  60:xmem/xmem.c   **** 			{
 742               		.loc 1 60 6 view .LVU144
 743 0290 892B      		or r24,r25
 744 0292 8A2B      		or r24,r26
 745 0294 8B2B      		or r24,r27
 746 0296 01F4      		brne .L14
  62:xmem/xmem.c   **** 			}
 747               		.loc 1 62 5 is_stmt 1 view .LVU145
 748               	.LBE33:
  62:xmem/xmem.c   **** 			}
 749               		.loc 1 62 25 view .LVU146
  62:xmem/xmem.c   **** 			}
 750               		.loc 1 62 25 view .LVU147
 751               	.LBB34:
  62:xmem/xmem.c   **** 			}
 752               		.loc 1 62 5 is_stmt 0 view .LVU148
 753 0298 7F92      		push r7
 754 029a 6F92      		push r6
 755 029c 5F92      		push r5
 756 029e 4F92      		push r4
 757 02a0 BF92      		push r11
 758 02a2 AF92      		push r10
 759 02a4 97E0      		ldi r25,lo8(7)
 760 02a6 9F93      		push r25
 761 02a8 0E94 0000 		call log_boot_P
 762               	.LVL63:
 763 02ac 0FB6      		in __tmp_reg__,__SREG__
 764 02ae F894      		cli
 765 02b0 DEBF      		out __SP_H__,r29
 766 02b2 0FBE      		out __SREG__,__tmp_reg__
 767 02b4 CDBF      		out __SP_L__,r28
 768               	.L14:
  65:xmem/xmem.c   **** 			{
 769               		.loc 1 65 4 is_stmt 1 view .LVU149
  65:xmem/xmem.c   **** 			{
 770               		.loc 1 65 6 is_stmt 0 view .LVU150
 771 02b6 4114      		cp r4,__zero_reg__
 772 02b8 5104      		cpc r5,__zero_reg__
 773 02ba 32E0      		ldi r19,2
 774 02bc 6306      		cpc r6,r19
 775 02be 7104      		cpc r7,__zero_reg__
 776 02c0 01F0      		breq .L15
  70:xmem/xmem.c   **** 		}
 777               		.loc 1 70 4 is_stmt 1 view .LVU151
 778 02c2 812F      		mov r24,r17
 779 02c4 0E94 0000 		call spi_xchg
 780               	.LVL64:
  57:xmem/xmem.c   **** 		{
 781               		.loc 1 57 16 view .LVU152
 782 02c8 8FEF      		ldi r24,-1
 783 02ca 481A      		sub r4,r24
 784 02cc 580A      		sbc r5,r24
 785 02ce 680A      		sbc r6,r24
 786 02d0 780A      		sbc r7,r24
 787               	.LVL65:
  57:xmem/xmem.c   **** 		{
 788               		.loc 1 57 3 view .LVU153
  59:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 789               		.loc 1 59 6 is_stmt 0 view .LVU154
 790 02d2 00C0      		rjmp .L16
 791               	.L15:
  73:xmem/xmem.c   **** 
 792               		.loc 1 73 3 is_stmt 1 view .LVU155
 793 02d4 85B1      		in r24,0x5
 794 02d6 9101      		movw r18,r2
 795 02d8 00C0      		rjmp 2f
 796               		1:
 797 02da 220F      		lsl r18
 798 02dc 331F      		rol r19
 799               		2:
 800 02de 0A95      		dec r16
 801 02e0 02F4      		brpl 1b
 802 02e2 8901      		movw r16,r18
 803 02e4 2983      		std Y+1,r18
 804 02e6 822B      		or r24,r18
 805 02e8 85B9      		out 0x5,r24
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 806               		.loc 1 76 3 view .LVU156
 807               	.LBE34:
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 808               		.loc 1 76 24 view .LVU157
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 809               		.loc 1 76 24 view .LVU158
 810               	.LBB35:
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 811               		.loc 1 76 3 is_stmt 0 view .LVU159
 812 02ea 9F92      		push r9
 813 02ec 8F92      		push r8
 814 02ee 1F92      		push __zero_reg__
 815 02f0 0E94 0000 		call log_boot_P
 816               	.LVL66:
  77:xmem/xmem.c   **** 		/* srand(SEED); */
 817               		.loc 1 77 3 is_stmt 1 view .LVU160
 818 02f4 20E0      		ldi r18,0
 819 02f6 30E0      		ldi r19,0
 820 02f8 A901      		movw r20,r18
 821 02fa 63E0      		ldi r22,lo8(3)
 822 02fc 8F2D      		mov r24,r15
 823 02fe 0E94 0000 		call _xmem_start
 824               	.LVL67:
  79:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 825               		.loc 1 79 3 view .LVU161
  80:xmem/xmem.c   **** 		{
 826               		.loc 1 80 3 view .LVU162
  77:xmem/xmem.c   **** 		/* srand(SEED); */
 827               		.loc 1 77 3 is_stmt 0 view .LVU163
 828 0302 0F90      		pop __tmp_reg__
 829 0304 0F90      		pop __tmp_reg__
 830 0306 0F90      		pop __tmp_reg__
  80:xmem/xmem.c   **** 		{
 831               		.loc 1 80 9 view .LVU164
 832 0308 412C      		mov r4,__zero_reg__
 833 030a 512C      		mov r5,__zero_reg__
 834 030c 3201      		movw r6,r4
  79:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 835               		.loc 1 79 5 view .LVU165
 836 030e 8AEA      		ldi r24,lo8(-86)
 837 0310 F82E      		mov r15,r24
 838               	.LVL68:
 839               	.L20:
  82:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 840               		.loc 1 82 4 is_stmt 1 view .LVU166
  82:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 841               		.loc 1 82 6 is_stmt 0 view .LVU167
 842 0312 F094      		com r15
 843               	.LVL69:
  83:xmem/xmem.c   **** 			{
 844               		.loc 1 83 4 is_stmt 1 view .LVU168
  83:xmem/xmem.c   **** 			{
 845               		.loc 1 83 9 is_stmt 0 view .LVU169
 846 0314 D301      		movw r26,r6
 847 0316 C201      		movw r24,r4
 848 0318 9F71      		andi r25,31
 849 031a AA27      		clr r26
 850 031c BB27      		clr r27
  83:xmem/xmem.c   **** 			{
 851               		.loc 1 83 6 view .LVU170
 852 031e 892B      		or r24,r25
 853 0320 8A2B      		or r24,r26
 854 0322 8B2B      		or r24,r27
 855 0324 01F4      		brne .L17
  85:xmem/xmem.c   **** 			}
 856               		.loc 1 85 5 is_stmt 1 view .LVU171
 857               	.LBE35:
  85:xmem/xmem.c   **** 			}
 858               		.loc 1 85 25 view .LVU172
  85:xmem/xmem.c   **** 			}
 859               		.loc 1 85 25 view .LVU173
 860               	.LBB36:
  85:xmem/xmem.c   **** 			}
 861               		.loc 1 85 5 is_stmt 0 view .LVU174
 862 0326 7F92      		push r7
 863 0328 6F92      		push r6
 864 032a 5F92      		push r5
 865 032c 4F92      		push r4
 866 032e 80E0      		ldi r24,lo8(__c.1)
 867 0330 90E0      		ldi r25,hi8(__c.1)
 868 0332 9F93      		push r25
 869 0334 8F93      		push r24
 870 0336 37E0      		ldi r19,lo8(7)
 871 0338 3F93      		push r19
 872 033a 0E94 0000 		call log_boot_P
 873               	.LVL70:
 874 033e 0FB6      		in __tmp_reg__,__SREG__
 875 0340 F894      		cli
 876 0342 DEBF      		out __SP_H__,r29
 877 0344 0FBE      		out __SREG__,__tmp_reg__
 878 0346 CDBF      		out __SP_L__,r28
 879               	.L17:
  88:xmem/xmem.c   **** 			{
 880               		.loc 1 88 4 is_stmt 1 view .LVU175
  88:xmem/xmem.c   **** 			{
 881               		.loc 1 88 6 is_stmt 0 view .LVU176
 882 0348 4114      		cp r4,__zero_reg__
 883 034a 5104      		cpc r5,__zero_reg__
 884 034c 92E0      		ldi r25,2
 885 034e 6906      		cpc r6,r25
 886 0350 7104      		cpc r7,__zero_reg__
 887 0352 01F0      		breq .L18
  93:xmem/xmem.c   **** 			if(w != v)
 888               		.loc 1 93 4 is_stmt 1 view .LVU177
  93:xmem/xmem.c   **** 			if(w != v)
 889               		.loc 1 93 8 is_stmt 0 view .LVU178
 890 0354 8FEF      		ldi r24,lo8(-1)
 891 0356 0E94 0000 		call spi_xchg
 892               	.LVL71:
  94:xmem/xmem.c   **** 			{
 893               		.loc 1 94 4 is_stmt 1 view .LVU179
  94:xmem/xmem.c   **** 			{
 894               		.loc 1 94 6 is_stmt 0 view .LVU180
 895 035a F816      		cp r15,r24
 896 035c 01F0      		breq .L19
  96:xmem/xmem.c   **** 				panic(PSTR(
 897               		.loc 1 96 5 is_stmt 1 view .LVU181
 898 035e 95B1      		in r25,0x5
 899 0360 2981      		ldd r18,Y+1
 900 0362 922B      		or r25,r18
 901 0364 95B9      		out 0x5,r25
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 902               		.loc 1 97 5 view .LVU182
 903               	.LBE36:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 904               		.loc 1 97 11 view .LVU183
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 905               		.loc 1 97 11 view .LVU184
 906               	.LBB37:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 907               		.loc 1 97 5 is_stmt 0 view .LVU185
 908 0366 1F92      		push __zero_reg__
 909 0368 FF92      		push r15
 910 036a 1F92      		push __zero_reg__
 911 036c 8F93      		push r24
 912 036e 7F92      		push r7
 913 0370 6F92      		push r6
 914 0372 5F92      		push r5
 915 0374 4F92      		push r4
 916 0376 DF92      		push r13
 917 0378 CF92      		push r12
 918 037a 0E94 0000 		call panic
 919               	.LVL72:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX\n"
 920               		.loc 1 97 5 view .LVU186
 921 037e 0FB6      		in __tmp_reg__,__SREG__
 922 0380 F894      		cli
 923 0382 DEBF      		out __SP_H__,r29
 924 0384 0FBE      		out __SREG__,__tmp_reg__
 925 0386 CDBF      		out __SP_L__,r28
 926               	.L19:
  80:xmem/xmem.c   **** 		{
 927               		.loc 1 80 16 is_stmt 1 view .LVU187
 928 0388 9FEF      		ldi r25,-1
 929 038a 491A      		sub r4,r25
 930 038c 590A      		sbc r5,r25
 931 038e 690A      		sbc r6,r25
 932 0390 790A      		sbc r7,r25
 933               	.LVL73:
  80:xmem/xmem.c   **** 		{
 934               		.loc 1 80 3 view .LVU188
  82:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 935               		.loc 1 82 6 is_stmt 0 view .LVU189
 936 0392 00C0      		rjmp .L20
 937               	.LVL74:
 938               	.L18:
 104:xmem/xmem.c   **** 	}
 939               		.loc 1 104 3 is_stmt 1 view .LVU190
 940 0394 85B1      		in r24,0x5
 941 0396 802B      		or r24,r16
 942 0398 85B9      		out 0x5,r24
  48:xmem/xmem.c   **** 	{
 943               		.loc 1 48 35 view .LVU191
 944               	.LVL75:
  48:xmem/xmem.c   **** 	{
 945               		.loc 1 48 21 view .LVU192
 946 039a 2A81      		ldd r18,Y+2
 947 039c 3B81      		ldd r19,Y+3
 948 039e 2330      		cpi r18,3
 949 03a0 3105      		cpc r19,__zero_reg__
 950 03a2 01F0      		breq .+2
 951 03a4 00C0      		rjmp .L21
 952               	/* epilogue start */
 953               	.LBE37:
 954               	.LBE29:
 188:xmem/xmem.c   **** }
 955               		.loc 1 188 1 is_stmt 0 view .LVU193
 956 03a6 0F90      		pop __tmp_reg__
 957 03a8 0F90      		pop __tmp_reg__
 958 03aa 0F90      		pop __tmp_reg__
 959 03ac DF91      		pop r29
 960 03ae CF91      		pop r28
 961 03b0 1F91      		pop r17
 962 03b2 0F91      		pop r16
 963 03b4 FF90      		pop r15
 964               	.LVL76:
 965               		.loc 1 188 1 view .LVU194
 966 03b6 DF90      		pop r13
 967 03b8 CF90      		pop r12
 968 03ba BF90      		pop r11
 969 03bc AF90      		pop r10
 970 03be 9F90      		pop r9
 971 03c0 8F90      		pop r8
 972 03c2 7F90      		pop r7
 973 03c4 6F90      		pop r6
 974 03c6 5F90      		pop r5
 975 03c8 4F90      		pop r4
 976               	.LVL77:
 977               		.loc 1 188 1 view .LVU195
 978 03ca 3F90      		pop r3
 979 03cc 2F90      		pop r2
 980 03ce 0895      		ret
 981               		.cfi_endproc
 982               	.LFE15:
 984               	.global	xmem_read
 986               	xmem_read:
 987               	.LVL78:
 988               	.LFB16:
 189:xmem/xmem.c   **** 
 190:xmem/xmem.c   **** void xmem_read(u32 addr, void *data, u16 size)
 191:xmem/xmem.c   **** {
 989               		.loc 1 191 1 is_stmt 1 view -0
 990               		.cfi_startproc
 991               		.loc 1 191 1 is_stmt 0 view .LVU197
 992 03d0 DF92      		push r13
 993               		.cfi_def_cfa_offset 3
 994               		.cfi_offset 13, -2
 995 03d2 EF92      		push r14
 996               		.cfi_def_cfa_offset 4
 997               		.cfi_offset 14, -3
 998 03d4 FF92      		push r15
 999               		.cfi_def_cfa_offset 5
 1000               		.cfi_offset 15, -4
 1001 03d6 0F93      		push r16
 1002               		.cfi_def_cfa_offset 6
 1003               		.cfi_offset 16, -5
 1004 03d8 1F93      		push r17
 1005               		.cfi_def_cfa_offset 7
 1006               		.cfi_offset 17, -6
 1007 03da CF93      		push r28
 1008               		.cfi_def_cfa_offset 8
 1009               		.cfi_offset 28, -7
 1010 03dc DF93      		push r29
 1011               		.cfi_def_cfa_offset 9
 1012               		.cfi_offset 29, -8
 1013 03de CDB7      		in r28,__SP_L__
 1014 03e0 DEB7      		in r29,__SP_H__
 1015               		.cfi_def_cfa_register 28
 1016 03e2 2897      		sbiw r28,8
 1017               		.cfi_def_cfa_offset 17
 1018 03e4 0FB6      		in __tmp_reg__,__SREG__
 1019 03e6 F894      		cli
 1020 03e8 DEBF      		out __SP_H__,r29
 1021 03ea 0FBE      		out __SREG__,__tmp_reg__
 1022 03ec CDBF      		out __SP_L__,r28
 1023               	/* prologue: function */
 1024               	/* frame size = 8 */
 1025               	/* stack size = 15 */
 1026               	.L__stack_usage = 15
 1027 03ee 8A01      		movw r16,r20
 1028 03f0 A901      		movw r20,r18
 1029               	.LVL79:
 192:xmem/xmem.c   **** 	AddrHelper h;
 1030               		.loc 1 192 2 is_stmt 1 view .LVU198
 193:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1031               		.loc 1 193 2 view .LVU199
 1032 03f2 9E01      		movw r18,r28
 1033               	.LVL80:
 1034               		.loc 1 193 2 is_stmt 0 view .LVU200
 1035 03f4 2F5F      		subi r18,-1
 1036 03f6 3F4F      		sbci r19,-1
 1037 03f8 0E94 0000 		call _xmem_overlap
 1038               	.LVL81:
 194:xmem/xmem.c   **** 	_xmem_read(h.BankFirst, h.AddrFirst, data, h.SizeFirst);
 1039               		.loc 1 194 2 is_stmt 1 view .LVU201
 1040 03fc ED80      		ldd r14,Y+5
 1041 03fe FE80      		ldd r15,Y+6
 1042 0400 D980      		ldd r13,Y+1
 1043 0402 6B81      		ldd r22,Y+3
 1044 0404 7C81      		ldd r23,Y+4
 1045 0406 9701      		movw r18,r14
 1046 0408 A801      		movw r20,r16
 1047 040a 8D2D      		mov r24,r13
 1048 040c 0E94 0000 		call _xmem_read
 1049               	.LVL82:
 195:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1050               		.loc 1 195 2 view .LVU202
 1051               		.loc 1 195 6 is_stmt 0 view .LVU203
 1052 0410 8A81      		ldd r24,Y+2
 1053               		.loc 1 195 4 view .LVU204
 1054 0412 D816      		cp r13,r24
 1055 0414 01F0      		breq .L23
 196:xmem/xmem.c   **** 	{
 197:xmem/xmem.c   **** 		_xmem_read(h.BankSecond, 0, (u8 *)data + h.SizeFirst, h.SizeSecond);
 1056               		.loc 1 197 3 is_stmt 1 view .LVU205
 1057 0416 2F81      		ldd r18,Y+7
 1058 0418 3885      		ldd r19,Y+8
 1059 041a A801      		movw r20,r16
 1060 041c 4E0D      		add r20,r14
 1061 041e 5F1D      		adc r21,r15
 1062 0420 60E0      		ldi r22,0
 1063 0422 70E0      		ldi r23,0
 1064               	/* epilogue start */
 198:xmem/xmem.c   **** 	}
 199:xmem/xmem.c   **** }
 1065               		.loc 1 199 1 is_stmt 0 view .LVU206
 1066 0424 2896      		adiw r28,8
 1067 0426 0FB6      		in __tmp_reg__,__SREG__
 1068 0428 F894      		cli
 1069 042a DEBF      		out __SP_H__,r29
 1070 042c 0FBE      		out __SREG__,__tmp_reg__
 1071 042e CDBF      		out __SP_L__,r28
 1072 0430 DF91      		pop r29
 1073 0432 CF91      		pop r28
 1074 0434 1F91      		pop r17
 1075 0436 0F91      		pop r16
 1076               	.LVL83:
 1077               		.loc 1 199 1 view .LVU207
 1078 0438 FF90      		pop r15
 1079 043a EF90      		pop r14
 1080 043c DF90      		pop r13
 197:xmem/xmem.c   **** 	}
 1081               		.loc 1 197 3 view .LVU208
 1082 043e 0C94 0000 		jmp _xmem_read
 1083               	.LVL84:
 1084               	.L23:
 1085               	/* epilogue start */
 1086               		.loc 1 199 1 view .LVU209
 1087 0442 2896      		adiw r28,8
 1088 0444 0FB6      		in __tmp_reg__,__SREG__
 1089 0446 F894      		cli
 1090 0448 DEBF      		out __SP_H__,r29
 1091 044a 0FBE      		out __SREG__,__tmp_reg__
 1092 044c CDBF      		out __SP_L__,r28
 1093 044e DF91      		pop r29
 1094 0450 CF91      		pop r28
 1095 0452 1F91      		pop r17
 1096 0454 0F91      		pop r16
 1097               	.LVL85:
 1098               		.loc 1 199 1 view .LVU210
 1099 0456 FF90      		pop r15
 1100 0458 EF90      		pop r14
 1101 045a DF90      		pop r13
 1102 045c 0895      		ret
 1103               		.cfi_endproc
 1104               	.LFE16:
 1106               	.global	xmem_write
 1108               	xmem_write:
 1109               	.LVL86:
 1110               	.LFB17:
 200:xmem/xmem.c   **** 
 201:xmem/xmem.c   **** void xmem_write(u32 addr, const void *data, u16 size)
 202:xmem/xmem.c   **** {
 1111               		.loc 1 202 1 is_stmt 1 view -0
 1112               		.cfi_startproc
 1113               		.loc 1 202 1 is_stmt 0 view .LVU212
 1114 045e DF92      		push r13
 1115               		.cfi_def_cfa_offset 3
 1116               		.cfi_offset 13, -2
 1117 0460 EF92      		push r14
 1118               		.cfi_def_cfa_offset 4
 1119               		.cfi_offset 14, -3
 1120 0462 FF92      		push r15
 1121               		.cfi_def_cfa_offset 5
 1122               		.cfi_offset 15, -4
 1123 0464 0F93      		push r16
 1124               		.cfi_def_cfa_offset 6
 1125               		.cfi_offset 16, -5
 1126 0466 1F93      		push r17
 1127               		.cfi_def_cfa_offset 7
 1128               		.cfi_offset 17, -6
 1129 0468 CF93      		push r28
 1130               		.cfi_def_cfa_offset 8
 1131               		.cfi_offset 28, -7
 1132 046a DF93      		push r29
 1133               		.cfi_def_cfa_offset 9
 1134               		.cfi_offset 29, -8
 1135 046c CDB7      		in r28,__SP_L__
 1136 046e DEB7      		in r29,__SP_H__
 1137               		.cfi_def_cfa_register 28
 1138 0470 2897      		sbiw r28,8
 1139               		.cfi_def_cfa_offset 17
 1140 0472 0FB6      		in __tmp_reg__,__SREG__
 1141 0474 F894      		cli
 1142 0476 DEBF      		out __SP_H__,r29
 1143 0478 0FBE      		out __SREG__,__tmp_reg__
 1144 047a CDBF      		out __SP_L__,r28
 1145               	/* prologue: function */
 1146               	/* frame size = 8 */
 1147               	/* stack size = 15 */
 1148               	.L__stack_usage = 15
 1149 047c 8A01      		movw r16,r20
 1150 047e A901      		movw r20,r18
 1151               	.LVL87:
 203:xmem/xmem.c   **** 	AddrHelper h;
 1152               		.loc 1 203 2 is_stmt 1 view .LVU213
 204:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1153               		.loc 1 204 2 view .LVU214
 1154 0480 9E01      		movw r18,r28
 1155               	.LVL88:
 1156               		.loc 1 204 2 is_stmt 0 view .LVU215
 1157 0482 2F5F      		subi r18,-1
 1158 0484 3F4F      		sbci r19,-1
 1159 0486 0E94 0000 		call _xmem_overlap
 1160               	.LVL89:
 205:xmem/xmem.c   **** 	_xmem_write(h.BankFirst, h.AddrFirst, data, h.SizeFirst);
 1161               		.loc 1 205 2 is_stmt 1 view .LVU216
 1162 048a ED80      		ldd r14,Y+5
 1163 048c FE80      		ldd r15,Y+6
 1164 048e D980      		ldd r13,Y+1
 1165 0490 6B81      		ldd r22,Y+3
 1166 0492 7C81      		ldd r23,Y+4
 1167 0494 9701      		movw r18,r14
 1168 0496 A801      		movw r20,r16
 1169 0498 8D2D      		mov r24,r13
 1170 049a 0E94 0000 		call _xmem_write
 1171               	.LVL90:
 206:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1172               		.loc 1 206 2 view .LVU217
 1173               		.loc 1 206 6 is_stmt 0 view .LVU218
 1174 049e 8A81      		ldd r24,Y+2
 1175               		.loc 1 206 4 view .LVU219
 1176 04a0 D816      		cp r13,r24
 1177 04a2 01F0      		breq .L25
 207:xmem/xmem.c   **** 	{
 208:xmem/xmem.c   **** 		_xmem_write(h.BankSecond, 0, (const u8 *)data + h.SizeFirst,
 1178               		.loc 1 208 3 is_stmt 1 view .LVU220
 1179 04a4 2F81      		ldd r18,Y+7
 1180 04a6 3885      		ldd r19,Y+8
 1181 04a8 A801      		movw r20,r16
 1182 04aa 4E0D      		add r20,r14
 1183 04ac 5F1D      		adc r21,r15
 1184 04ae 60E0      		ldi r22,0
 1185 04b0 70E0      		ldi r23,0
 1186               	/* epilogue start */
 209:xmem/xmem.c   **** 			h.SizeSecond);
 210:xmem/xmem.c   **** 	}
 211:xmem/xmem.c   **** }
 1187               		.loc 1 211 1 is_stmt 0 view .LVU221
 1188 04b2 2896      		adiw r28,8
 1189 04b4 0FB6      		in __tmp_reg__,__SREG__
 1190 04b6 F894      		cli
 1191 04b8 DEBF      		out __SP_H__,r29
 1192 04ba 0FBE      		out __SREG__,__tmp_reg__
 1193 04bc CDBF      		out __SP_L__,r28
 1194 04be DF91      		pop r29
 1195 04c0 CF91      		pop r28
 1196 04c2 1F91      		pop r17
 1197 04c4 0F91      		pop r16
 1198               	.LVL91:
 1199               		.loc 1 211 1 view .LVU222
 1200 04c6 FF90      		pop r15
 1201 04c8 EF90      		pop r14
 1202 04ca DF90      		pop r13
 208:xmem/xmem.c   **** 			h.SizeSecond);
 1203               		.loc 1 208 3 view .LVU223
 1204 04cc 0C94 0000 		jmp _xmem_write
 1205               	.LVL92:
 1206               	.L25:
 1207               	/* epilogue start */
 1208               		.loc 1 211 1 view .LVU224
 1209 04d0 2896      		adiw r28,8
 1210 04d2 0FB6      		in __tmp_reg__,__SREG__
 1211 04d4 F894      		cli
 1212 04d6 DEBF      		out __SP_H__,r29
 1213 04d8 0FBE      		out __SREG__,__tmp_reg__
 1214 04da CDBF      		out __SP_L__,r28
 1215 04dc DF91      		pop r29
 1216 04de CF91      		pop r28
 1217 04e0 1F91      		pop r17
 1218 04e2 0F91      		pop r16
 1219               	.LVL93:
 1220               		.loc 1 211 1 view .LVU225
 1221 04e4 FF90      		pop r15
 1222 04e6 EF90      		pop r14
 1223 04e8 DF90      		pop r13
 1224 04ea 0895      		ret
 1225               		.cfi_endproc
 1226               	.LFE17:
 1228               	.global	xmem_set
 1230               	xmem_set:
 1231               	.LVL94:
 1232               	.LFB18:
 212:xmem/xmem.c   **** 
 213:xmem/xmem.c   **** void xmem_set(u32 addr, u8 value, u16 size)
 214:xmem/xmem.c   **** {
 1233               		.loc 1 214 1 is_stmt 1 view -0
 1234               		.cfi_startproc
 1235               		.loc 1 214 1 is_stmt 0 view .LVU227
 1236 04ec 0F93      		push r16
 1237               		.cfi_def_cfa_offset 3
 1238               		.cfi_offset 16, -2
 1239 04ee 1F93      		push r17
 1240               		.cfi_def_cfa_offset 4
 1241               		.cfi_offset 17, -3
 1242 04f0 CF93      		push r28
 1243               		.cfi_def_cfa_offset 5
 1244               		.cfi_offset 28, -4
 1245 04f2 DF93      		push r29
 1246               		.cfi_def_cfa_offset 6
 1247               		.cfi_offset 29, -5
 1248 04f4 CDB7      		in r28,__SP_L__
 1249 04f6 DEB7      		in r29,__SP_H__
 1250               		.cfi_def_cfa_register 28
 1251 04f8 2897      		sbiw r28,8
 1252               		.cfi_def_cfa_offset 14
 1253 04fa 0FB6      		in __tmp_reg__,__SREG__
 1254 04fc F894      		cli
 1255 04fe DEBF      		out __SP_H__,r29
 1256 0500 0FBE      		out __SREG__,__tmp_reg__
 1257 0502 CDBF      		out __SP_L__,r28
 1258               	/* prologue: function */
 1259               	/* frame size = 8 */
 1260               	/* stack size = 12 */
 1261               	.L__stack_usage = 12
 1262 0504 142F      		mov r17,r20
 1263 0506 A901      		movw r20,r18
 1264               	.LVL95:
 215:xmem/xmem.c   **** 	AddrHelper h;
 1265               		.loc 1 215 2 is_stmt 1 view .LVU228
 216:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1266               		.loc 1 216 2 view .LVU229
 1267 0508 9E01      		movw r18,r28
 1268               	.LVL96:
 1269               		.loc 1 216 2 is_stmt 0 view .LVU230
 1270 050a 2F5F      		subi r18,-1
 1271 050c 3F4F      		sbci r19,-1
 1272 050e 0E94 0000 		call _xmem_overlap
 1273               	.LVL97:
 217:xmem/xmem.c   **** 	_xmem_set(h.BankFirst, h.AddrFirst, value, h.SizeFirst);
 1274               		.loc 1 217 2 is_stmt 1 view .LVU231
 1275 0512 0981      		ldd r16,Y+1
 1276 0514 2D81      		ldd r18,Y+5
 1277 0516 3E81      		ldd r19,Y+6
 1278 0518 6B81      		ldd r22,Y+3
 1279 051a 7C81      		ldd r23,Y+4
 1280 051c 412F      		mov r20,r17
 1281 051e 802F      		mov r24,r16
 1282 0520 0E94 0000 		call _xmem_set
 1283               	.LVL98:
 218:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1284               		.loc 1 218 2 view .LVU232
 1285               		.loc 1 218 6 is_stmt 0 view .LVU233
 1286 0524 8A81      		ldd r24,Y+2
 1287               		.loc 1 218 4 view .LVU234
 1288 0526 0817      		cp r16,r24
 1289 0528 01F0      		breq .L27
 219:xmem/xmem.c   **** 	{
 220:xmem/xmem.c   **** 		_xmem_set(h.BankSecond, 0, value, h.SizeSecond);
 1290               		.loc 1 220 3 is_stmt 1 view .LVU235
 1291 052a 2F81      		ldd r18,Y+7
 1292 052c 3885      		ldd r19,Y+8
 1293 052e 412F      		mov r20,r17
 1294 0530 60E0      		ldi r22,0
 1295 0532 70E0      		ldi r23,0
 1296               	/* epilogue start */
 221:xmem/xmem.c   **** 	}
 222:xmem/xmem.c   **** }
 1297               		.loc 1 222 1 is_stmt 0 view .LVU236
 1298 0534 2896      		adiw r28,8
 1299 0536 0FB6      		in __tmp_reg__,__SREG__
 1300 0538 F894      		cli
 1301 053a DEBF      		out __SP_H__,r29
 1302 053c 0FBE      		out __SREG__,__tmp_reg__
 1303 053e CDBF      		out __SP_L__,r28
 1304 0540 DF91      		pop r29
 1305 0542 CF91      		pop r28
 1306 0544 1F91      		pop r17
 1307               	.LVL99:
 1308               		.loc 1 222 1 view .LVU237
 1309 0546 0F91      		pop r16
 220:xmem/xmem.c   **** 	}
 1310               		.loc 1 220 3 view .LVU238
 1311 0548 0C94 0000 		jmp _xmem_set
 1312               	.LVL100:
 1313               	.L27:
 1314               	/* epilogue start */
 1315               		.loc 1 222 1 view .LVU239
 1316 054c 2896      		adiw r28,8
 1317 054e 0FB6      		in __tmp_reg__,__SREG__
 1318 0550 F894      		cli
 1319 0552 DEBF      		out __SP_H__,r29
 1320 0554 0FBE      		out __SREG__,__tmp_reg__
 1321 0556 CDBF      		out __SP_L__,r28
 1322 0558 DF91      		pop r29
 1323 055a CF91      		pop r28
 1324 055c 1F91      		pop r17
 1325               	.LVL101:
 1326               		.loc 1 222 1 view .LVU240
 1327 055e 0F91      		pop r16
 1328 0560 0895      		ret
 1329               		.cfi_endproc
 1330               	.LFE18:
 1332               		.section	.progmem.data,"a",@progbits
 1335               	__c.0:
 1336 0000 4D65 6D6F 		.string	"Memory test failed at address 0x%06lX\n         [0x%02X != 0x%02X]"
 1336      7279 2074 
 1336      6573 7420 
 1336      6661 696C 
 1336      6564 2061 
 1339               	__c.1:
 1340 0042 3078 2530 		.string	"0x%06lX"
 1340      366C 5800 
 1343               	__c.2:
 1344 004a 5665 7269 		.string	"Verifying pattern"
 1344      6679 696E 
 1344      6720 7061 
 1344      7474 6572 
 1344      6E00 
 1347               	__c.3:
 1348 005c 3078 2530 		.string	"0x%06lX"
 1348      366C 5800 
 1351               	__c.4:
 1352 0064 5772 6974 		.string	"Writing pattern"
 1352      696E 6720 
 1352      7061 7474 
 1352      6572 6E00 
 1355               	__c.5:
 1356 0074 5465 7374 		.string	"Testing memory bank [%02d]"
 1356      696E 6720 
 1356      6D65 6D6F 
 1356      7279 2062 
 1356      616E 6B20 
 1359               	__c.6:
 1360 008f 5374 6172 		.string	"Starting complete memory test"
 1360      7469 6E67 
 1360      2063 6F6D 
 1360      706C 6574 
 1360      6520 6D65 
 1363               	__c.7:
 1364 00ad 4578 7465 		.string	"External memory driver initialized"
 1364      726E 616C 
 1364      206D 656D 
 1364      6F72 7920 
 1364      6472 6976 
 1365               		.text
 1366               	.Letext0:
 1367               		.file 2 "/usr/lib/gcc/avr/12.2.0/include/stdint-gcc.h"
 1368               		.file 3 "../../types/types.h"
 1369               		.file 4 "logger/logger.h"
 1370               		.file 5 "spi/spi.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmem.c
     /tmp/ccJe44db.s:2      *ABS*:0000003e __SP_H__
     /tmp/ccJe44db.s:3      *ABS*:0000003d __SP_L__
     /tmp/ccJe44db.s:4      *ABS*:0000003f __SREG__
     /tmp/ccJe44db.s:5      *ABS*:00000000 __tmp_reg__
     /tmp/ccJe44db.s:6      *ABS*:00000001 __zero_reg__
     /tmp/ccJe44db.s:12     .text:00000000 _xmem_overlap
     /tmp/ccJe44db.s:16     .text:00000000 .Loc.0
     /tmp/ccJe44db.s:17     .text:00000000 L0
     /tmp/ccJe44db.s:18     .text:00000000 .Loc.1
     /tmp/ccJe44db.s:45     .text:00000012 .Loc.2
     /tmp/ccJe44db.s:47     .text:00000014 .Loc.3
     /tmp/ccJe44db.s:48     .text:00000014 .Loc.4
     /tmp/ccJe44db.s:52     .text:00000014 .Loc.5
     /tmp/ccJe44db.s:54     .text:00000014 .Loc.6
     /tmp/ccJe44db.s:55     .text:00000014 .Loc.7
     /tmp/ccJe44db.s:62     .text:0000001c .Loc.8
     /tmp/ccJe44db.s:65     .text:00000020 .Loc.9
     /tmp/ccJe44db.s:66     .text:00000020 .Loc.10
     /tmp/ccJe44db.s:70     .text:00000026 .Loc.11
     /tmp/ccJe44db.s:79     .text:00000034 .Loc.12
     /tmp/ccJe44db.s:82     .text:00000034 .Loc.13
     /tmp/ccJe44db.s:84     .text:00000034 .Loc.14
     /tmp/ccJe44db.s:85     .text:00000034 .Loc.15
     /tmp/ccJe44db.s:95     .text:00000042 .Loc.16
     /tmp/ccJe44db.s:98     .text:00000042 .Loc.17
     /tmp/ccJe44db.s:100    .text:00000044 .Loc.18
     /tmp/ccJe44db.s:104    .text:00000044 .Loc.19
     /tmp/ccJe44db.s:106    .text:00000044 .Loc.20
     /tmp/ccJe44db.s:107    .text:00000044 .Loc.21
     /tmp/ccJe44db.s:119    .text:00000056 .Loc.22
     /tmp/ccJe44db.s:122    .text:00000056 .Loc.23
     /tmp/ccJe44db.s:124    .text:00000058 .Loc.24
     /tmp/ccJe44db.s:125    .text:00000058 .Loc.25
     /tmp/ccJe44db.s:128    .text:0000005c .Loc.26
     /tmp/ccJe44db.s:132    .text:0000005c .Loc.27
     /tmp/ccJe44db.s:134    .text:0000005c .Loc.28
     /tmp/ccJe44db.s:135    .text:0000005c .Loc.29
     /tmp/ccJe44db.s:139    .text:00000060 .Loc.30
     /tmp/ccJe44db.s:142    .text:00000060 .Loc.31
     /tmp/ccJe44db.s:145    .text:00000064 .Loc.32
     /tmp/ccJe44db.s:146    .text:00000064 .Loc.33
     /tmp/ccJe44db.s:151    .text:00000068 .Loc.34
     /tmp/ccJe44db.s:155    .text:0000006c .Loc.35
     /tmp/ccJe44db.s:163    .text:0000007a L0
     /tmp/ccJe44db.s:167    .text:0000007a _xmem_start
     /tmp/ccJe44db.s:170    .text:0000007a .Loc.36
     /tmp/ccJe44db.s:171    .text:0000007a L0
     /tmp/ccJe44db.s:172    .text:0000007a .Loc.37
     /tmp/ccJe44db.s:184    .text:00000080 .Loc.38
     /tmp/ccJe44db.s:197    .text:00000094 .Loc.39
     /tmp/ccJe44db.s:200    .text:00000096 .Loc.40
     /tmp/ccJe44db.s:203    .text:0000009a .Loc.41
     /tmp/ccJe44db.s:207    .text:000000a0 .Loc.42
     /tmp/ccJe44db.s:211    .text:000000a6 .Loc.43
     /tmp/ccJe44db.s:214    .text:000000a8 .Loc.44
     /tmp/ccJe44db.s:217    .text:000000ac .Loc.45
     /tmp/ccJe44db.s:220    .text:000000b0 L0
     /tmp/ccJe44db.s:224    .text:000000b0 _xmem_read
     /tmp/ccJe44db.s:227    .text:000000b0 .Loc.46
     /tmp/ccJe44db.s:228    .text:000000b0 L0
     /tmp/ccJe44db.s:229    .text:000000b0 .Loc.47
     /tmp/ccJe44db.s:259    .text:000000c6 .Loc.48
     /tmp/ccJe44db.s:260    .text:000000c6 .Loc.49
     /tmp/ccJe44db.s:262    .text:000000c6 .Loc.50
     /tmp/ccJe44db.s:265    .text:000000c8 .Loc.51
     /tmp/ccJe44db.s:269    .text:000000cc .Loc.52
     /tmp/ccJe44db.s:272    .text:000000ce .Loc.53
     /tmp/ccJe44db.s:275    .text:000000d2 .Loc.54
     /tmp/ccJe44db.s:276    .text:000000d2 .Loc.55
     /tmp/ccJe44db.s:283    .text:000000da .Loc.56
     /tmp/ccJe44db.s:287    .text:000000e0 .Loc.57
     /tmp/ccJe44db.s:300    .text:000000f2 .Loc.58
     /tmp/ccJe44db.s:304    .text:000000f6 .Loc.59
     /tmp/ccJe44db.s:309    .text:000000fc .Loc.60
     /tmp/ccJe44db.s:315    .text:00000102 .Loc.61
     /tmp/ccJe44db.s:316    .text:00000102 .Loc.62
     /tmp/ccJe44db.s:320    .text:00000108 .Loc.63
     /tmp/ccJe44db.s:323    .text:0000010a .Loc.64
     /tmp/ccJe44db.s:324    .text:0000010a .Loc.65
     /tmp/ccJe44db.s:326    .text:0000010c L0
     /tmp/ccJe44db.s:330    .text:0000010c _xmem_write
     /tmp/ccJe44db.s:333    .text:0000010c .Loc.66
     /tmp/ccJe44db.s:334    .text:0000010c L0
     /tmp/ccJe44db.s:335    .text:0000010c .Loc.67
     /tmp/ccJe44db.s:365    .text:00000122 .Loc.68
     /tmp/ccJe44db.s:366    .text:00000122 .Loc.69
     /tmp/ccJe44db.s:368    .text:00000122 .Loc.70
     /tmp/ccJe44db.s:371    .text:00000124 .Loc.71
     /tmp/ccJe44db.s:375    .text:00000128 .Loc.72
     /tmp/ccJe44db.s:378    .text:0000012a .Loc.73
     /tmp/ccJe44db.s:381    .text:0000012e .Loc.74
     /tmp/ccJe44db.s:382    .text:0000012e .Loc.75
     /tmp/ccJe44db.s:389    .text:00000136 .Loc.76
     /tmp/ccJe44db.s:393    .text:0000013c .Loc.77
     /tmp/ccJe44db.s:406    .text:0000014e .Loc.78
     /tmp/ccJe44db.s:410    .text:00000152 .Loc.79
     /tmp/ccJe44db.s:415    .text:00000158 .Loc.80
     /tmp/ccJe44db.s:421    .text:0000015e .Loc.81
     /tmp/ccJe44db.s:424    .text:00000160 .Loc.82
     /tmp/ccJe44db.s:427    .text:00000164 .Loc.83
     /tmp/ccJe44db.s:428    .text:00000164 .Loc.84
     /tmp/ccJe44db.s:430    .text:00000166 L0
     /tmp/ccJe44db.s:434    .text:00000166 _xmem_set
     /tmp/ccJe44db.s:437    .text:00000166 .Loc.85
     /tmp/ccJe44db.s:438    .text:00000166 L0
     /tmp/ccJe44db.s:439    .text:00000166 .Loc.86
     /tmp/ccJe44db.s:465    .text:00000178 .Loc.87
     /tmp/ccJe44db.s:466    .text:00000178 .Loc.88
     /tmp/ccJe44db.s:469    .text:0000017a .Loc.89
     /tmp/ccJe44db.s:473    .text:0000017e .Loc.90
     /tmp/ccJe44db.s:476    .text:00000180 .Loc.91
     /tmp/ccJe44db.s:479    .text:00000184 .Loc.92
     /tmp/ccJe44db.s:480    .text:00000184 .Loc.93
     /tmp/ccJe44db.s:485    .text:00000188 .Loc.94
     /tmp/ccJe44db.s:489    .text:0000018e .Loc.95
     /tmp/ccJe44db.s:502    .text:000001a0 .Loc.96
     /tmp/ccJe44db.s:505    .text:000001a2 .Loc.97
     /tmp/ccJe44db.s:508    .text:000001a4 .Loc.98
     /tmp/ccJe44db.s:512    .text:000001a8 .Loc.99
     /tmp/ccJe44db.s:516    .text:000001ac .Loc.100
     /tmp/ccJe44db.s:520    .text:000001ae .Loc.101
     /tmp/ccJe44db.s:524    .text:000001b4 .Loc.102
     /tmp/ccJe44db.s:529    .text:000001ba .Loc.103
     /tmp/ccJe44db.s:531    .text:000001bc L0
     /tmp/ccJe44db.s:536    .text:000001bc xmem_init
     /tmp/ccJe44db.s:538    .text:000001bc .Loc.104
     /tmp/ccJe44db.s:539    .text:000001bc L0
     /tmp/ccJe44db.s:591    .text:000001e0 L0
     /tmp/ccJe44db.s:601    .text:000001e6 .Loc.105
     /tmp/ccJe44db.s:603    .text:000001e6 .Loc.106
     /tmp/ccJe44db.s:604    .text:000001e6 .Loc.107
     /tmp/ccJe44db.s:606    .text:000001e6 .Loc.108
     /tmp/ccJe44db.s:1363   .progmem.data:000000ad __c.7
     /tmp/ccJe44db.s:614    .text:000001f4 .Loc.109
     /tmp/ccJe44db.s:617    .text:000001f4 .Loc.110
     /tmp/ccJe44db.s:619    .text:000001f4 .Loc.111
     /tmp/ccJe44db.s:620    .text:000001f4 .Loc.112
     /tmp/ccJe44db.s:621    .text:000001f4 .Loc.113
     /tmp/ccJe44db.s:623    .text:000001f4 .Loc.114
     /tmp/ccJe44db.s:624    .text:000001f4 .Loc.115
     /tmp/ccJe44db.s:626    .text:000001f4 .Loc.116
     /tmp/ccJe44db.s:1359   .progmem.data:0000008f __c.6
     /tmp/ccJe44db.s:634    .text:00000202 .Loc.117
     /tmp/ccJe44db.s:637    .text:00000206 .Loc.118
     /tmp/ccJe44db.s:638    .text:00000206 .Loc.119
     /tmp/ccJe44db.s:639    .text:00000206 .Loc.120
     /tmp/ccJe44db.s:648    .text:00000216 .Loc.121
     /tmp/ccJe44db.s:1347   .progmem.data:0000005c __c.3
     /tmp/ccJe44db.s:653    .text:0000021e .Loc.122
     /tmp/ccJe44db.s:657    .text:00000224 .Loc.123
     /tmp/ccJe44db.s:1343   .progmem.data:0000004a __c.2
     /tmp/ccJe44db.s:662    .text:0000022c .Loc.124
     /tmp/ccJe44db.s:1335   .progmem.data:00000000 __c.0
     /tmp/ccJe44db.s:669    .text:00000234 .Loc.125
     /tmp/ccJe44db.s:672    .text:00000236 .Loc.126
     /tmp/ccJe44db.s:681    .text:00000244 .Loc.127
     /tmp/ccJe44db.s:682    .text:00000244 .Loc.128
     /tmp/ccJe44db.s:684    .text:00000244 .Loc.129
     /tmp/ccJe44db.s:1355   .progmem.data:00000074 __c.5
     /tmp/ccJe44db.s:694    .text:00000256 .Loc.130
     /tmp/ccJe44db.s:696    .text:00000256 .Loc.131
     /tmp/ccJe44db.s:697    .text:00000256 .Loc.132
     /tmp/ccJe44db.s:699    .text:00000256 .Loc.133
     /tmp/ccJe44db.s:1351   .progmem.data:00000064 __c.4
     /tmp/ccJe44db.s:707    .text:00000264 .Loc.134
     /tmp/ccJe44db.s:715    .text:00000272 .Loc.135
     /tmp/ccJe44db.s:716    .text:00000272 .Loc.136
     /tmp/ccJe44db.s:717    .text:00000272 .Loc.137
     /tmp/ccJe44db.s:723    .text:0000027c .Loc.138
     /tmp/ccJe44db.s:727    .text:00000282 .Loc.139
     /tmp/ccJe44db.s:731    .text:00000284 .Loc.140
     /tmp/ccJe44db.s:732    .text:00000284 .Loc.141
     /tmp/ccJe44db.s:735    .text:00000286 .Loc.142
     /tmp/ccJe44db.s:736    .text:00000286 .Loc.143
     /tmp/ccJe44db.s:742    .text:00000290 .Loc.144
     /tmp/ccJe44db.s:747    .text:00000298 .Loc.145
     /tmp/ccJe44db.s:749    .text:00000298 .Loc.146
     /tmp/ccJe44db.s:750    .text:00000298 .Loc.147
     /tmp/ccJe44db.s:752    .text:00000298 .Loc.148
     /tmp/ccJe44db.s:769    .text:000002b6 .Loc.149
     /tmp/ccJe44db.s:770    .text:000002b6 .Loc.150
     /tmp/ccJe44db.s:777    .text:000002c2 .Loc.151
     /tmp/ccJe44db.s:781    .text:000002c8 .Loc.152
     /tmp/ccJe44db.s:788    .text:000002d2 .Loc.153
     /tmp/ccJe44db.s:789    .text:000002d2 .Loc.154
     /tmp/ccJe44db.s:792    .text:000002d4 .Loc.155
     /tmp/ccJe44db.s:806    .text:000002ea .Loc.156
     /tmp/ccJe44db.s:808    .text:000002ea .Loc.157
     /tmp/ccJe44db.s:809    .text:000002ea .Loc.158
     /tmp/ccJe44db.s:811    .text:000002ea .Loc.159
     /tmp/ccJe44db.s:817    .text:000002f4 .Loc.160
     /tmp/ccJe44db.s:825    .text:00000302 .Loc.161
     /tmp/ccJe44db.s:826    .text:00000302 .Loc.162
     /tmp/ccJe44db.s:827    .text:00000302 .Loc.163
     /tmp/ccJe44db.s:831    .text:00000308 .Loc.164
     /tmp/ccJe44db.s:835    .text:0000030e .Loc.165
     /tmp/ccJe44db.s:840    .text:00000312 .Loc.166
     /tmp/ccJe44db.s:841    .text:00000312 .Loc.167
     /tmp/ccJe44db.s:844    .text:00000314 .Loc.168
     /tmp/ccJe44db.s:845    .text:00000314 .Loc.169
     /tmp/ccJe44db.s:851    .text:0000031e .Loc.170
     /tmp/ccJe44db.s:856    .text:00000326 .Loc.171
     /tmp/ccJe44db.s:858    .text:00000326 .Loc.172
     /tmp/ccJe44db.s:859    .text:00000326 .Loc.173
     /tmp/ccJe44db.s:861    .text:00000326 .Loc.174
     /tmp/ccJe44db.s:1339   .progmem.data:00000042 __c.1
     /tmp/ccJe44db.s:880    .text:00000348 .Loc.175
     /tmp/ccJe44db.s:881    .text:00000348 .Loc.176
     /tmp/ccJe44db.s:888    .text:00000354 .Loc.177
     /tmp/ccJe44db.s:889    .text:00000354 .Loc.178
     /tmp/ccJe44db.s:893    .text:0000035a .Loc.179
     /tmp/ccJe44db.s:894    .text:0000035a .Loc.180
     /tmp/ccJe44db.s:897    .text:0000035e .Loc.181
     /tmp/ccJe44db.s:902    .text:00000366 .Loc.182
     /tmp/ccJe44db.s:904    .text:00000366 .Loc.183
     /tmp/ccJe44db.s:905    .text:00000366 .Loc.184
     /tmp/ccJe44db.s:907    .text:00000366 .Loc.185
     /tmp/ccJe44db.s:920    .text:0000037e .Loc.186
     /tmp/ccJe44db.s:927    .text:00000388 .Loc.187
     /tmp/ccJe44db.s:934    .text:00000392 .Loc.188
     /tmp/ccJe44db.s:935    .text:00000392 .Loc.189
     /tmp/ccJe44db.s:939    .text:00000394 .Loc.190
     /tmp/ccJe44db.s:943    .text:0000039a .Loc.191
     /tmp/ccJe44db.s:945    .text:0000039a .Loc.192
     /tmp/ccJe44db.s:950    .text:000003a4 L0
     /tmp/ccJe44db.s:955    .text:000003a6 .Loc.193
     /tmp/ccJe44db.s:965    .text:000003b6 .Loc.194
     /tmp/ccJe44db.s:977    .text:000003ca .Loc.195
     /tmp/ccJe44db.s:981    .text:000003d0 L0
     /tmp/ccJe44db.s:986    .text:000003d0 xmem_read
     /tmp/ccJe44db.s:989    .text:000003d0 .Loc.196
     /tmp/ccJe44db.s:990    .text:000003d0 L0
     /tmp/ccJe44db.s:991    .text:000003d0 .Loc.197
     /tmp/ccJe44db.s:1030   .text:000003f2 .Loc.198
     /tmp/ccJe44db.s:1031   .text:000003f2 .Loc.199
     /tmp/ccJe44db.s:1034   .text:000003f4 .Loc.200
     /tmp/ccJe44db.s:1039   .text:000003fc .Loc.201
     /tmp/ccJe44db.s:1050   .text:00000410 .Loc.202
     /tmp/ccJe44db.s:1051   .text:00000410 .Loc.203
     /tmp/ccJe44db.s:1053   .text:00000412 .Loc.204
     /tmp/ccJe44db.s:1056   .text:00000416 .Loc.205
     /tmp/ccJe44db.s:1065   .text:00000424 .Loc.206
     /tmp/ccJe44db.s:1077   .text:00000438 .Loc.207
     /tmp/ccJe44db.s:1081   .text:0000043e .Loc.208
     /tmp/ccJe44db.s:1086   .text:00000442 .Loc.209
     /tmp/ccJe44db.s:1098   .text:00000456 .Loc.210
     /tmp/ccJe44db.s:1103   .text:0000045e L0
     /tmp/ccJe44db.s:1108   .text:0000045e xmem_write
     /tmp/ccJe44db.s:1111   .text:0000045e .Loc.211
     /tmp/ccJe44db.s:1112   .text:0000045e L0
     /tmp/ccJe44db.s:1113   .text:0000045e .Loc.212
     /tmp/ccJe44db.s:1152   .text:00000480 .Loc.213
     /tmp/ccJe44db.s:1153   .text:00000480 .Loc.214
     /tmp/ccJe44db.s:1156   .text:00000482 .Loc.215
     /tmp/ccJe44db.s:1161   .text:0000048a .Loc.216
     /tmp/ccJe44db.s:1172   .text:0000049e .Loc.217
     /tmp/ccJe44db.s:1173   .text:0000049e .Loc.218
     /tmp/ccJe44db.s:1175   .text:000004a0 .Loc.219
     /tmp/ccJe44db.s:1178   .text:000004a4 .Loc.220
     /tmp/ccJe44db.s:1187   .text:000004b2 .Loc.221
     /tmp/ccJe44db.s:1199   .text:000004c6 .Loc.222
     /tmp/ccJe44db.s:1203   .text:000004cc .Loc.223
     /tmp/ccJe44db.s:1208   .text:000004d0 .Loc.224
     /tmp/ccJe44db.s:1220   .text:000004e4 .Loc.225
     /tmp/ccJe44db.s:1225   .text:000004ec L0
     /tmp/ccJe44db.s:1230   .text:000004ec xmem_set
     /tmp/ccJe44db.s:1233   .text:000004ec .Loc.226
     /tmp/ccJe44db.s:1234   .text:000004ec L0
     /tmp/ccJe44db.s:1235   .text:000004ec .Loc.227
     /tmp/ccJe44db.s:1265   .text:00000508 .Loc.228
     /tmp/ccJe44db.s:1266   .text:00000508 .Loc.229
     /tmp/ccJe44db.s:1269   .text:0000050a .Loc.230
     /tmp/ccJe44db.s:1274   .text:00000512 .Loc.231
     /tmp/ccJe44db.s:1284   .text:00000524 .Loc.232
     /tmp/ccJe44db.s:1285   .text:00000524 .Loc.233
     /tmp/ccJe44db.s:1287   .text:00000526 .Loc.234
     /tmp/ccJe44db.s:1290   .text:0000052a .Loc.235
     /tmp/ccJe44db.s:1297   .text:00000534 .Loc.236
     /tmp/ccJe44db.s:1308   .text:00000546 .Loc.237
     /tmp/ccJe44db.s:1310   .text:00000548 .Loc.238
     /tmp/ccJe44db.s:1315   .text:0000054c .Loc.239
     /tmp/ccJe44db.s:1326   .text:0000055e .Loc.240
     /tmp/ccJe44db.s:1329   .text:00000562 L0
     /tmp/ccJe44db.s:1371   .text:00000562 L0
                     .debug_frame:00000000 L0
     /tmp/ccJe44db.s:87     .text:00000036 .L11
     /tmp/ccJe44db.s:111    .text:0000004a .L12
     /tmp/ccJe44db.s:150    .text:00000068 .L2
     /tmp/ccJe44db.s:191    .text:0000008a .L21
     /tmp/ccJe44db.s:189    .text:00000088 .L13
     /tmp/ccJe44db.s:314    .text:00000102 .L6
     /tmp/ccJe44db.s:294    .text:000000ea .L22
     /tmp/ccJe44db.s:292    .text:000000e8 .L14
     /tmp/ccJe44db.s:282    .text:000000da .L5
     /tmp/ccJe44db.s:420    .text:0000015e .L9
     /tmp/ccJe44db.s:400    .text:00000146 .L23
     /tmp/ccJe44db.s:398    .text:00000144 .L15
     /tmp/ccJe44db.s:388    .text:00000136 .L8
     /tmp/ccJe44db.s:519    .text:000001ae .L12
     /tmp/ccJe44db.s:496    .text:00000198 .L24
     /tmp/ccJe44db.s:494    .text:00000196 .L16
     /tmp/ccJe44db.s:484    .text:00000188 .L11
     /tmp/ccJe44db.s:768    .text:000002b6 .L14
     /tmp/ccJe44db.s:791    .text:000002d4 .L15
     /tmp/ccJe44db.s:730    .text:00000284 .L16
     /tmp/ccJe44db.s:799    .text:000002de .L25
     /tmp/ccJe44db.s:796    .text:000002da .L17
     /tmp/ccJe44db.s:879    .text:00000348 .L17
     /tmp/ccJe44db.s:938    .text:00000394 .L18
     /tmp/ccJe44db.s:926    .text:00000388 .L19
     /tmp/ccJe44db.s:839    .text:00000312 .L20
     /tmp/ccJe44db.s:668    .text:00000234 .L21
     /tmp/ccJe44db.s:1084   .text:00000442 .L23
     /tmp/ccJe44db.s:1206   .text:000004d0 .L25
     /tmp/ccJe44db.s:1313   .text:0000054c .L27
     /tmp/ccJe44db.s:2679   .debug_abbrev:00000000 .Ldebug_abbrev0
     /tmp/ccJe44db.s:8      .text:00000000 .Ltext0
     /tmp/ccJe44db.s:1366   .text:00000562 .Letext0
     /tmp/ccJe44db.s:4826   .debug_line:00000000 .Ldebug_line0
     /tmp/ccJe44db.s:1232   .text:000004ec .LFB18
     /tmp/ccJe44db.s:1330   .text:00000562 .LFE18
     /tmp/ccJe44db.s:3374   .debug_loclists:00000010 .LLST39
     /tmp/ccJe44db.s:3369   .debug_loclists:0000000c .LVUS39
     /tmp/ccJe44db.s:3413   .debug_loclists:00000039 .LLST40
     /tmp/ccJe44db.s:3400   .debug_loclists:0000002d .LVUS40
     /tmp/ccJe44db.s:3458   .debug_loclists:00000070 .LLST41
     /tmp/ccJe44db.s:3451   .debug_loclists:0000006a .LVUS41
     /tmp/ccJe44db.s:1273   .text:00000512 .LVL97
     /tmp/ccJe44db.s:1283   .text:00000524 .LVL98
     /tmp/ccJe44db.s:1312   .text:0000054c .LVL100
     /tmp/ccJe44db.s:1110   .text:0000045e .LFB17
     /tmp/ccJe44db.s:1226   .text:000004ec .LFE17
     /tmp/ccJe44db.s:3493   .debug_loclists:00000097 .LLST36
     /tmp/ccJe44db.s:3488   .debug_loclists:00000093 .LVUS36
     /tmp/ccJe44db.s:3530   .debug_loclists:000000be .LLST37
     /tmp/ccJe44db.s:3519   .debug_loclists:000000b4 .LVUS37
     /tmp/ccJe44db.s:3585   .debug_loclists:000000fd .LLST38
     /tmp/ccJe44db.s:3578   .debug_loclists:000000f7 .LVUS38
     /tmp/ccJe44db.s:1160   .text:0000048a .LVL89
     /tmp/ccJe44db.s:1171   .text:0000049e .LVL90
     /tmp/ccJe44db.s:1205   .text:000004d0 .LVL92
     /tmp/ccJe44db.s:988    .text:000003d0 .LFB16
     /tmp/ccJe44db.s:1104   .text:0000045e .LFE16
     /tmp/ccJe44db.s:3620   .debug_loclists:00000124 .LLST33
     /tmp/ccJe44db.s:3615   .debug_loclists:00000120 .LVUS33
     /tmp/ccJe44db.s:3657   .debug_loclists:0000014b .LLST34
     /tmp/ccJe44db.s:3646   .debug_loclists:00000141 .LVUS34
     /tmp/ccJe44db.s:3712   .debug_loclists:0000018a .LLST35
     /tmp/ccJe44db.s:3705   .debug_loclists:00000184 .LVUS35
     /tmp/ccJe44db.s:1038   .text:000003fc .LVL81
     /tmp/ccJe44db.s:1049   .text:00000410 .LVL82
     /tmp/ccJe44db.s:1083   .text:00000442 .LVL84
     /tmp/ccJe44db.s:537    .text:000001bc .LFB15
     /tmp/ccJe44db.s:982    .text:000003d0 .LFE15
     /tmp/ccJe44db.s:602    .text:000001e6 .LBB28
     /tmp/ccJe44db.s:605    .text:000001e6 .LBE28
     /tmp/ccJe44db.s:616    .text:000001f4 .LBI29
     /tmp/ccJe44db.s:615    .text:000001f4 .LBB29
     /tmp/ccJe44db.s:954    .text:000003a6 .LBE29
     /tmp/ccJe44db.s:4798   .debug_rnglists:0000000c .LLRL28
     /tmp/ccJe44db.s:3749   .debug_loclists:000001b3 .LLST29
     /tmp/ccJe44db.s:3742   .debug_loclists:000001ad .LVUS29
     /tmp/ccJe44db.s:3776   .debug_loclists:000001d2 .LLST30
     /tmp/ccJe44db.s:3773   .debug_loclists:000001d0 .LVUS30
     /tmp/ccJe44db.s:3792   .debug_loclists:000001e2 .LLST31
     /tmp/ccJe44db.s:3783   .debug_loclists:000001da .LVUS31
     /tmp/ccJe44db.s:3827   .debug_loclists:0000020b .LLST32
     /tmp/ccJe44db.s:3818   .debug_loclists:00000203 .LVUS32
     /tmp/ccJe44db.s:633    .text:00000202 .LVL54
     /tmp/ccJe44db.s:636    .text:00000206 .LVL55
     /tmp/ccJe44db.s:693    .text:00000256 .LVL58
     /tmp/ccJe44db.s:706    .text:00000264 .LVL59
     /tmp/ccJe44db.s:714    .text:00000272 .LVL60
     /tmp/ccJe44db.s:762    .text:000002ac .LVL63
     /tmp/ccJe44db.s:780    .text:000002c8 .LVL64
     /tmp/ccJe44db.s:816    .text:000002f4 .LVL66
     /tmp/ccJe44db.s:824    .text:00000302 .LVL67
     /tmp/ccJe44db.s:873    .text:0000033e .LVL70
     /tmp/ccJe44db.s:892    .text:0000035a .LVL71
     /tmp/ccJe44db.s:919    .text:0000037e .LVL72
     /tmp/ccJe44db.s:613    .text:000001f4 .LVL53
     /tmp/ccJe44db.s:14     .text:00000000 .LFB14
     /tmp/ccJe44db.s:164    .text:0000007a .LFE14
     /tmp/ccJe44db.s:3878   .debug_loclists:00000244 .LLST0
     /tmp/ccJe44db.s:3873   .debug_loclists:00000240 .LVUS0
     /tmp/ccJe44db.s:3911   .debug_loclists:00000263 .LLST1
     /tmp/ccJe44db.s:3904   .debug_loclists:0000025d .LVUS1
     /tmp/ccJe44db.s:3946   .debug_loclists:00000284 .LLST2
     /tmp/ccJe44db.s:3941   .debug_loclists:00000280 .LVUS2
     /tmp/ccJe44db.s:3971   .debug_loclists:0000029b .LLST3
     /tmp/ccJe44db.s:3968   .debug_loclists:00000299 .LVUS3
     /tmp/ccJe44db.s:51     .text:00000014 .LBI10
     /tmp/ccJe44db.s:50     .text:00000014 .LBB10
     /tmp/ccJe44db.s:61     .text:0000001c .LBE10
     /tmp/ccJe44db.s:3992   .debug_loclists:000002ae .LLST4
     /tmp/ccJe44db.s:3989   .debug_loclists:000002ac .LVUS4
     /tmp/ccJe44db.s:81     .text:00000034 .LBI12
     /tmp/ccJe44db.s:80     .text:00000034 .LBB12
     /tmp/ccJe44db.s:97     .text:00000042 .LBE12
     /tmp/ccJe44db.s:4013   .debug_loclists:000002c1 .LLST5
     /tmp/ccJe44db.s:4010   .debug_loclists:000002bf .LVUS5
     /tmp/ccJe44db.s:103    .text:00000044 .LBI14
     /tmp/ccJe44db.s:102    .text:00000044 .LBB14
     /tmp/ccJe44db.s:121    .text:00000056 .LBE14
     /tmp/ccJe44db.s:4034   .debug_loclists:000002d4 .LLST6
     /tmp/ccJe44db.s:4031   .debug_loclists:000002d2 .LVUS6
     /tmp/ccJe44db.s:131    .text:0000005c .LBI16
     /tmp/ccJe44db.s:130    .text:0000005c .LBB16
     /tmp/ccJe44db.s:141    .text:00000060 .LBE16
     /tmp/ccJe44db.s:4055   .debug_loclists:000002e7 .LLST7
     /tmp/ccJe44db.s:4052   .debug_loclists:000002e5 .LVUS7
     /tmp/ccJe44db.s:436    .text:00000166 .LFB11
     /tmp/ccJe44db.s:532    .text:000001bc .LFE11
     /tmp/ccJe44db.s:4082   .debug_loclists:00000300 .LLST23
     /tmp/ccJe44db.s:4073   .debug_loclists:000002f8 .LVUS23
     /tmp/ccJe44db.s:4114   .debug_loclists:00000326 .LLST24
     /tmp/ccJe44db.s:4107   .debug_loclists:00000320 .LVUS24
     /tmp/ccJe44db.s:4153   .debug_loclists:00000351 .LLST25
     /tmp/ccJe44db.s:4144   .debug_loclists:00000349 .LVUS25
     /tmp/ccJe44db.s:4187   .debug_loclists:00000379 .LLST26
     /tmp/ccJe44db.s:4178   .debug_loclists:00000371 .LVUS26
     /tmp/ccJe44db.s:4234   .debug_loclists:000003ae .LLST27
     /tmp/ccJe44db.s:4227   .debug_loclists:000003a8 .LVUS27
     /tmp/ccJe44db.s:478    .text:00000184 .LVL44
     /tmp/ccJe44db.s:523    .text:000001b4 .LVL51
     /tmp/ccJe44db.s:332    .text:0000010c .LFB10
     /tmp/ccJe44db.s:431    .text:00000166 .LFE10
     /tmp/ccJe44db.s:4271   .debug_loclists:000003d7 .LLST17
     /tmp/ccJe44db.s:4262   .debug_loclists:000003cf .LVUS17
     /tmp/ccJe44db.s:4303   .debug_loclists:000003fd .LLST18
     /tmp/ccJe44db.s:4296   .debug_loclists:000003f7 .LVUS18
     /tmp/ccJe44db.s:4338   .debug_loclists:00000424 .LLST19
     /tmp/ccJe44db.s:4333   .debug_loclists:00000420 .LVUS19
     /tmp/ccJe44db.s:4365   .debug_loclists:00000441 .LLST20
     /tmp/ccJe44db.s:4358   .debug_loclists:0000043b .LVUS20
     /tmp/ccJe44db.s:4406   .debug_loclists:0000046e .LLST21
     /tmp/ccJe44db.s:4395   .debug_loclists:00000464 .LVUS21
     /tmp/ccJe44db.s:4464   .debug_loclists:000004b0 .LLST22
     /tmp/ccJe44db.s:4459   .debug_loclists:000004ac .LVUS22
     /tmp/ccJe44db.s:380    .text:0000012e .LVL33
     /tmp/ccJe44db.s:426    .text:00000164 .LVL39
     /tmp/ccJe44db.s:226    .text:000000b0 .LFB9
     /tmp/ccJe44db.s:327    .text:0000010c .LFE9
     /tmp/ccJe44db.s:4493   .debug_loclists:000004cf .LLST11
     /tmp/ccJe44db.s:4484   .debug_loclists:000004c7 .LVUS11
     /tmp/ccJe44db.s:4525   .debug_loclists:000004f5 .LLST12
     /tmp/ccJe44db.s:4518   .debug_loclists:000004ef .LVUS12
     /tmp/ccJe44db.s:4560   .debug_loclists:0000051c .LLST13
     /tmp/ccJe44db.s:4555   .debug_loclists:00000518 .LVUS13
     /tmp/ccJe44db.s:4587   .debug_loclists:00000539 .LLST14
     /tmp/ccJe44db.s:4580   .debug_loclists:00000533 .LVUS14
     /tmp/ccJe44db.s:4628   .debug_loclists:00000566 .LLST15
     /tmp/ccJe44db.s:4617   .debug_loclists:0000055c .LVUS15
     /tmp/ccJe44db.s:4686   .debug_loclists:000005a8 .LLST16
     /tmp/ccJe44db.s:4681   .debug_loclists:000005a4 .LVUS16
     /tmp/ccJe44db.s:274    .text:000000d2 .LVL21
     /tmp/ccJe44db.s:319    .text:00000108 .LVL26
     /tmp/ccJe44db.s:169    .text:0000007a .LFB7
     /tmp/ccJe44db.s:221    .text:000000b0 .LFE7
     /tmp/ccJe44db.s:4711   .debug_loclists:000005c3 .LLST8
     /tmp/ccJe44db.s:4706   .debug_loclists:000005bf .LVUS8
     /tmp/ccJe44db.s:4731   .debug_loclists:000005d8 .LLST9
     /tmp/ccJe44db.s:4726   .debug_loclists:000005d4 .LVUS9
     /tmp/ccJe44db.s:4751   .debug_loclists:000005ed .LLST10
     /tmp/ccJe44db.s:4746   .debug_loclists:000005e9 .LVUS10
     /tmp/ccJe44db.s:202    .text:0000009a .LVL12
     /tmp/ccJe44db.s:206    .text:000000a0 .LVL13
     /tmp/ccJe44db.s:210    .text:000000a6 .LVL14
     /tmp/ccJe44db.s:219    .text:000000b0 .LVL15
     /tmp/ccJe44db.s:1372   .debug_info:00000000 .Ldebug_info0

UNDEFINED SYMBOLS
spi_xchg
log_boot_P
spi_fast
panic
