(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (xor (or (bvult bv_0 #x3c0baf62 ) (bvsle #xf764002a  #xd9ff913f )) (bvult (bvor bv_2 bv_1) (bvnor #xabfca10a  bv_1))))
(assert (or (bvuge (bvsdiv bv_4 bv_0) (bvsdiv bv_1 bv_0)) (=> (bvule #xeccd185c  #x22a1834e ) (bvsgt #x179242da  #x09bc81d6 ))))
(assert (=> (=> (bvuge #xeb88039e  #xe8a59379 ) (bvsgt #x4eaf3270  #xc39a551b )) (bvsgt (bvsrem #xa8c3599c  bv_1) (bvudiv bv_4 bv_3))))
(assert (bvule (bvsdiv (bvsrem #x396f42e5  bv_3) (bvor bv_2 bv_2)) (bvudiv (bvmul #x7cf80251  #x0f2accc5 ) (bvnand bv_1 bv_0))))
(assert (bvuge (bvsub (bvnand #x58f9cee8  bv_0) (bvlshr #x91fa97e5  bv_2)) (bvor (bvand bv_4 #x5b70aadf ) (bvudiv #x4ccbbfcf  #x32ce7111 ))))
(check-sat)
(exit)
