/// Auto-generated register definitions for DMA
/// Family: rp2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::raspberrypi::rp2040::dma {

// ============================================================================
// DMA - DMA with separate read and write masters
// Base Address: 0x50000000
// ============================================================================

/// DMA Register Structure
struct DMA_Registers {

    /// DMA Channel 0 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH0_READ_ADDR;

    /// DMA Channel 0 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH0_WRITE_ADDR;

    /// DMA Channel 0 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH0_TRANS_COUNT;

    /// DMA Channel 0 Control and Status
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t CH0_CTRL_TRIG;

    /// Alias for channel 0 CTRL register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL1_CTRL;

    /// Alias for channel 0 READ_ADDR register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL1_READ_ADDR;

    /// Alias for channel 0 WRITE_ADDR register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL1_WRITE_ADDR;

    /// Alias for channel 0 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 0 CTRL register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL2_CTRL;

    /// Alias for channel 0 TRANS_COUNT register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL2_TRANS_COUNT;

    /// Alias for channel 0 READ_ADDR register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL2_READ_ADDR;

    /// Alias for channel 0 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 0 CTRL register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL3_CTRL;

    /// Alias for channel 0 WRITE_ADDR register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL3_WRITE_ADDR;

    /// Alias for channel 0 TRANS_COUNT register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL3_TRANS_COUNT;

    /// Alias for channel 0 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_AL3_READ_ADDR_TRIG;

    /// DMA Channel 1 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH1_READ_ADDR;

    /// DMA Channel 1 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH1_WRITE_ADDR;

    /// DMA Channel 1 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH1_TRANS_COUNT;

    /// DMA Channel 1 Control and Status
    /// Offset: 0x004C
    /// Reset value: 0x00000800
    volatile uint32_t CH1_CTRL_TRIG;

    /// Alias for channel 1 CTRL register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL1_CTRL;

    /// Alias for channel 1 READ_ADDR register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL1_READ_ADDR;

    /// Alias for channel 1 WRITE_ADDR register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL1_WRITE_ADDR;

    /// Alias for channel 1 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 1 CTRL register
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL2_CTRL;

    /// Alias for channel 1 TRANS_COUNT register
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL2_TRANS_COUNT;

    /// Alias for channel 1 READ_ADDR register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL2_READ_ADDR;

    /// Alias for channel 1 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 1 CTRL register
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL3_CTRL;

    /// Alias for channel 1 WRITE_ADDR register
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL3_WRITE_ADDR;

    /// Alias for channel 1 TRANS_COUNT register
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL3_TRANS_COUNT;

    /// Alias for channel 1 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_AL3_READ_ADDR_TRIG;

    /// DMA Channel 2 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH2_READ_ADDR;

    /// DMA Channel 2 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH2_WRITE_ADDR;

    /// DMA Channel 2 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH2_TRANS_COUNT;

    /// DMA Channel 2 Control and Status
    /// Offset: 0x008C
    /// Reset value: 0x00001000
    volatile uint32_t CH2_CTRL_TRIG;

    /// Alias for channel 2 CTRL register
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL1_CTRL;

    /// Alias for channel 2 READ_ADDR register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL1_READ_ADDR;

    /// Alias for channel 2 WRITE_ADDR register
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL1_WRITE_ADDR;

    /// Alias for channel 2 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x009C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 2 CTRL register
    /// Offset: 0x00A0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL2_CTRL;

    /// Alias for channel 2 TRANS_COUNT register
    /// Offset: 0x00A4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL2_TRANS_COUNT;

    /// Alias for channel 2 READ_ADDR register
    /// Offset: 0x00A8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL2_READ_ADDR;

    /// Alias for channel 2 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x00AC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 2 CTRL register
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL3_CTRL;

    /// Alias for channel 2 WRITE_ADDR register
    /// Offset: 0x00B4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL3_WRITE_ADDR;

    /// Alias for channel 2 TRANS_COUNT register
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL3_TRANS_COUNT;

    /// Alias for channel 2 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x00BC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_AL3_READ_ADDR_TRIG;

    /// DMA Channel 3 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x00C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH3_READ_ADDR;

    /// DMA Channel 3 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x00C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH3_WRITE_ADDR;

    /// DMA Channel 3 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x00C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH3_TRANS_COUNT;

    /// DMA Channel 3 Control and Status
    /// Offset: 0x00CC
    /// Reset value: 0x00001800
    volatile uint32_t CH3_CTRL_TRIG;

    /// Alias for channel 3 CTRL register
    /// Offset: 0x00D0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL1_CTRL;

    /// Alias for channel 3 READ_ADDR register
    /// Offset: 0x00D4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL1_READ_ADDR;

    /// Alias for channel 3 WRITE_ADDR register
    /// Offset: 0x00D8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL1_WRITE_ADDR;

    /// Alias for channel 3 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x00DC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 3 CTRL register
    /// Offset: 0x00E0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL2_CTRL;

    /// Alias for channel 3 TRANS_COUNT register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL2_TRANS_COUNT;

    /// Alias for channel 3 READ_ADDR register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL2_READ_ADDR;

    /// Alias for channel 3 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x00EC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 3 CTRL register
    /// Offset: 0x00F0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL3_CTRL;

    /// Alias for channel 3 WRITE_ADDR register
    /// Offset: 0x00F4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL3_WRITE_ADDR;

    /// Alias for channel 3 TRANS_COUNT register
    /// Offset: 0x00F8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL3_TRANS_COUNT;

    /// Alias for channel 3 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x00FC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_AL3_READ_ADDR_TRIG;

    /// DMA Channel 4 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH4_READ_ADDR;

    /// DMA Channel 4 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH4_WRITE_ADDR;

    /// DMA Channel 4 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH4_TRANS_COUNT;

    /// DMA Channel 4 Control and Status
    /// Offset: 0x010C
    /// Reset value: 0x00002000
    volatile uint32_t CH4_CTRL_TRIG;

    /// Alias for channel 4 CTRL register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL1_CTRL;

    /// Alias for channel 4 READ_ADDR register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL1_READ_ADDR;

    /// Alias for channel 4 WRITE_ADDR register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL1_WRITE_ADDR;

    /// Alias for channel 4 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x011C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 4 CTRL register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL2_CTRL;

    /// Alias for channel 4 TRANS_COUNT register
    /// Offset: 0x0124
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL2_TRANS_COUNT;

    /// Alias for channel 4 READ_ADDR register
    /// Offset: 0x0128
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL2_READ_ADDR;

    /// Alias for channel 4 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x012C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 4 CTRL register
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL3_CTRL;

    /// Alias for channel 4 WRITE_ADDR register
    /// Offset: 0x0134
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL3_WRITE_ADDR;

    /// Alias for channel 4 TRANS_COUNT register
    /// Offset: 0x0138
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL3_TRANS_COUNT;

    /// Alias for channel 4 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x013C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_AL3_READ_ADDR_TRIG;

    /// DMA Channel 5 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH5_READ_ADDR;

    /// DMA Channel 5 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0144
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH5_WRITE_ADDR;

    /// DMA Channel 5 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0148
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH5_TRANS_COUNT;

    /// DMA Channel 5 Control and Status
    /// Offset: 0x014C
    /// Reset value: 0x00002800
    volatile uint32_t CH5_CTRL_TRIG;

    /// Alias for channel 5 CTRL register
    /// Offset: 0x0150
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL1_CTRL;

    /// Alias for channel 5 READ_ADDR register
    /// Offset: 0x0154
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL1_READ_ADDR;

    /// Alias for channel 5 WRITE_ADDR register
    /// Offset: 0x0158
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL1_WRITE_ADDR;

    /// Alias for channel 5 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x015C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 5 CTRL register
    /// Offset: 0x0160
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL2_CTRL;

    /// Alias for channel 5 TRANS_COUNT register
    /// Offset: 0x0164
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL2_TRANS_COUNT;

    /// Alias for channel 5 READ_ADDR register
    /// Offset: 0x0168
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL2_READ_ADDR;

    /// Alias for channel 5 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x016C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 5 CTRL register
    /// Offset: 0x0170
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL3_CTRL;

    /// Alias for channel 5 WRITE_ADDR register
    /// Offset: 0x0174
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL3_WRITE_ADDR;

    /// Alias for channel 5 TRANS_COUNT register
    /// Offset: 0x0178
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL3_TRANS_COUNT;

    /// Alias for channel 5 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x017C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_AL3_READ_ADDR_TRIG;

    /// DMA Channel 6 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH6_READ_ADDR;

    /// DMA Channel 6 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0184
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH6_WRITE_ADDR;

    /// DMA Channel 6 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH6_TRANS_COUNT;

    /// DMA Channel 6 Control and Status
    /// Offset: 0x018C
    /// Reset value: 0x00003000
    volatile uint32_t CH6_CTRL_TRIG;

    /// Alias for channel 6 CTRL register
    /// Offset: 0x0190
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL1_CTRL;

    /// Alias for channel 6 READ_ADDR register
    /// Offset: 0x0194
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL1_READ_ADDR;

    /// Alias for channel 6 WRITE_ADDR register
    /// Offset: 0x0198
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL1_WRITE_ADDR;

    /// Alias for channel 6 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x019C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 6 CTRL register
    /// Offset: 0x01A0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL2_CTRL;

    /// Alias for channel 6 TRANS_COUNT register
    /// Offset: 0x01A4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL2_TRANS_COUNT;

    /// Alias for channel 6 READ_ADDR register
    /// Offset: 0x01A8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL2_READ_ADDR;

    /// Alias for channel 6 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x01AC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 6 CTRL register
    /// Offset: 0x01B0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL3_CTRL;

    /// Alias for channel 6 WRITE_ADDR register
    /// Offset: 0x01B4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL3_WRITE_ADDR;

    /// Alias for channel 6 TRANS_COUNT register
    /// Offset: 0x01B8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL3_TRANS_COUNT;

    /// Alias for channel 6 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x01BC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_AL3_READ_ADDR_TRIG;

    /// DMA Channel 7 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x01C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH7_READ_ADDR;

    /// DMA Channel 7 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x01C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH7_WRITE_ADDR;

    /// DMA Channel 7 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x01C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH7_TRANS_COUNT;

    /// DMA Channel 7 Control and Status
    /// Offset: 0x01CC
    /// Reset value: 0x00003800
    volatile uint32_t CH7_CTRL_TRIG;

    /// Alias for channel 7 CTRL register
    /// Offset: 0x01D0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL1_CTRL;

    /// Alias for channel 7 READ_ADDR register
    /// Offset: 0x01D4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL1_READ_ADDR;

    /// Alias for channel 7 WRITE_ADDR register
    /// Offset: 0x01D8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL1_WRITE_ADDR;

    /// Alias for channel 7 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x01DC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 7 CTRL register
    /// Offset: 0x01E0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL2_CTRL;

    /// Alias for channel 7 TRANS_COUNT register
    /// Offset: 0x01E4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL2_TRANS_COUNT;

    /// Alias for channel 7 READ_ADDR register
    /// Offset: 0x01E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL2_READ_ADDR;

    /// Alias for channel 7 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x01EC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 7 CTRL register
    /// Offset: 0x01F0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL3_CTRL;

    /// Alias for channel 7 WRITE_ADDR register
    /// Offset: 0x01F4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL3_WRITE_ADDR;

    /// Alias for channel 7 TRANS_COUNT register
    /// Offset: 0x01F8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL3_TRANS_COUNT;

    /// Alias for channel 7 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x01FC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_AL3_READ_ADDR_TRIG;

    /// DMA Channel 8 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH8_READ_ADDR;

    /// DMA Channel 8 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH8_WRITE_ADDR;

    /// DMA Channel 8 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0208
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH8_TRANS_COUNT;

    /// DMA Channel 8 Control and Status
    /// Offset: 0x020C
    /// Reset value: 0x00004000
    volatile uint32_t CH8_CTRL_TRIG;

    /// Alias for channel 8 CTRL register
    /// Offset: 0x0210
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL1_CTRL;

    /// Alias for channel 8 READ_ADDR register
    /// Offset: 0x0214
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL1_READ_ADDR;

    /// Alias for channel 8 WRITE_ADDR register
    /// Offset: 0x0218
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL1_WRITE_ADDR;

    /// Alias for channel 8 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x021C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 8 CTRL register
    /// Offset: 0x0220
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL2_CTRL;

    /// Alias for channel 8 TRANS_COUNT register
    /// Offset: 0x0224
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL2_TRANS_COUNT;

    /// Alias for channel 8 READ_ADDR register
    /// Offset: 0x0228
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL2_READ_ADDR;

    /// Alias for channel 8 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x022C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 8 CTRL register
    /// Offset: 0x0230
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL3_CTRL;

    /// Alias for channel 8 WRITE_ADDR register
    /// Offset: 0x0234
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL3_WRITE_ADDR;

    /// Alias for channel 8 TRANS_COUNT register
    /// Offset: 0x0238
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL3_TRANS_COUNT;

    /// Alias for channel 8 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x023C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_AL3_READ_ADDR_TRIG;

    /// DMA Channel 9 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0240
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH9_READ_ADDR;

    /// DMA Channel 9 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0244
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH9_WRITE_ADDR;

    /// DMA Channel 9 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0248
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH9_TRANS_COUNT;

    /// DMA Channel 9 Control and Status
    /// Offset: 0x024C
    /// Reset value: 0x00004800
    volatile uint32_t CH9_CTRL_TRIG;

    /// Alias for channel 9 CTRL register
    /// Offset: 0x0250
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL1_CTRL;

    /// Alias for channel 9 READ_ADDR register
    /// Offset: 0x0254
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL1_READ_ADDR;

    /// Alias for channel 9 WRITE_ADDR register
    /// Offset: 0x0258
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL1_WRITE_ADDR;

    /// Alias for channel 9 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x025C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 9 CTRL register
    /// Offset: 0x0260
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL2_CTRL;

    /// Alias for channel 9 TRANS_COUNT register
    /// Offset: 0x0264
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL2_TRANS_COUNT;

    /// Alias for channel 9 READ_ADDR register
    /// Offset: 0x0268
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL2_READ_ADDR;

    /// Alias for channel 9 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x026C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 9 CTRL register
    /// Offset: 0x0270
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL3_CTRL;

    /// Alias for channel 9 WRITE_ADDR register
    /// Offset: 0x0274
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL3_WRITE_ADDR;

    /// Alias for channel 9 TRANS_COUNT register
    /// Offset: 0x0278
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL3_TRANS_COUNT;

    /// Alias for channel 9 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x027C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_AL3_READ_ADDR_TRIG;

    /// DMA Channel 10 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH10_READ_ADDR;

    /// DMA Channel 10 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH10_WRITE_ADDR;

    /// DMA Channel 10 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x0288
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH10_TRANS_COUNT;

    /// DMA Channel 10 Control and Status
    /// Offset: 0x028C
    /// Reset value: 0x00005000
    volatile uint32_t CH10_CTRL_TRIG;

    /// Alias for channel 10 CTRL register
    /// Offset: 0x0290
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL1_CTRL;

    /// Alias for channel 10 READ_ADDR register
    /// Offset: 0x0294
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL1_READ_ADDR;

    /// Alias for channel 10 WRITE_ADDR register
    /// Offset: 0x0298
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL1_WRITE_ADDR;

    /// Alias for channel 10 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x029C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 10 CTRL register
    /// Offset: 0x02A0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL2_CTRL;

    /// Alias for channel 10 TRANS_COUNT register
    /// Offset: 0x02A4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL2_TRANS_COUNT;

    /// Alias for channel 10 READ_ADDR register
    /// Offset: 0x02A8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL2_READ_ADDR;

    /// Alias for channel 10 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x02AC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 10 CTRL register
    /// Offset: 0x02B0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL3_CTRL;

    /// Alias for channel 10 WRITE_ADDR register
    /// Offset: 0x02B4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL3_WRITE_ADDR;

    /// Alias for channel 10 TRANS_COUNT register
    /// Offset: 0x02B8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL3_TRANS_COUNT;

    /// Alias for channel 10 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x02BC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_AL3_READ_ADDR_TRIG;

    /// DMA Channel 11 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.
    /// Offset: 0x02C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH11_READ_ADDR;

    /// DMA Channel 11 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.
    /// Offset: 0x02C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH11_WRITE_ADDR;

    /// DMA Channel 11 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.
    /// Offset: 0x02C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CH11_TRANS_COUNT;

    /// DMA Channel 11 Control and Status
    /// Offset: 0x02CC
    /// Reset value: 0x00005800
    volatile uint32_t CH11_CTRL_TRIG;

    /// Alias for channel 11 CTRL register
    /// Offset: 0x02D0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL1_CTRL;

    /// Alias for channel 11 READ_ADDR register
    /// Offset: 0x02D4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL1_READ_ADDR;

    /// Alias for channel 11 WRITE_ADDR register
    /// Offset: 0x02D8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL1_WRITE_ADDR;

    /// Alias for channel 11 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x02DC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL1_TRANS_COUNT_TRIG;

    /// Alias for channel 11 CTRL register
    /// Offset: 0x02E0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL2_CTRL;

    /// Alias for channel 11 TRANS_COUNT register
    /// Offset: 0x02E4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL2_TRANS_COUNT;

    /// Alias for channel 11 READ_ADDR register
    /// Offset: 0x02E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL2_READ_ADDR;

    /// Alias for channel 11 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x02EC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL2_WRITE_ADDR_TRIG;

    /// Alias for channel 11 CTRL register
    /// Offset: 0x02F0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL3_CTRL;

    /// Alias for channel 11 WRITE_ADDR register
    /// Offset: 0x02F4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL3_WRITE_ADDR;

    /// Alias for channel 11 TRANS_COUNT register
    /// Offset: 0x02F8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL3_TRANS_COUNT;

    /// Alias for channel 11 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.
    /// Offset: 0x02FC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_AL3_READ_ADDR_TRIG;
    uint8_t RESERVED_0300[256]; ///< Reserved

    /// Interrupt Status (raw)
    /// Offset: 0x0400
    /// Reset value: 0x00000000
    volatile uint32_t INTR;

    /// Interrupt Enables for IRQ 0
    /// Offset: 0x0404
    /// Reset value: 0x00000000
    volatile uint32_t INTE0;

    /// Force Interrupts
    /// Offset: 0x0408
    /// Reset value: 0x00000000
    volatile uint32_t INTF0;

    /// Interrupt Status for IRQ 0
    /// Offset: 0x040C
    /// Reset value: 0x00000000
    volatile uint32_t INTS0;
    uint8_t RESERVED_0410[4]; ///< Reserved

    /// Interrupt Enables for IRQ 1
    /// Offset: 0x0414
    /// Reset value: 0x00000000
    volatile uint32_t INTE1;

    /// Force Interrupts for IRQ 1
    /// Offset: 0x0418
    /// Reset value: 0x00000000
    volatile uint32_t INTF1;

    /// Interrupt Status (masked) for IRQ 1
    /// Offset: 0x041C
    /// Reset value: 0x00000000
    volatile uint32_t INTS1;

    /// Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.
    /// Offset: 0x0420
    /// Reset value: 0x00000000
    volatile uint32_t TIMER0;

    /// Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.
    /// Offset: 0x0424
    /// Reset value: 0x00000000
    volatile uint32_t TIMER1;
    uint8_t RESERVED_0428[8]; ///< Reserved

    /// Trigger one or more channels simultaneously
    /// Offset: 0x0430
    /// Reset value: 0x00000000
    volatile uint32_t MULTI_CHAN_TRIGGER;

    /// Sniffer Control
    /// Offset: 0x0434
    /// Reset value: 0x00000000
    volatile uint32_t SNIFF_CTRL;

    /// Data accumulator for sniff hardware\n Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.
    /// Offset: 0x0438
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SNIFF_DATA;
    uint8_t RESERVED_043C[4]; ///< Reserved

    /// Debug RAF, WAF, TDF levels
    /// Offset: 0x0440
    /// Reset value: 0x00000000
    volatile uint32_t FIFO_LEVELS;

    /// Abort an in-progress transfer sequence on one or more channels
    /// Offset: 0x0444
    /// Reset value: 0x00000000
    volatile uint32_t CHAN_ABORT;

    /// The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.
    /// Offset: 0x0448
    /// Reset value: 0x00000000
    volatile uint32_t N_CHANNELS;
    uint8_t RESERVED_044C[948]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0800
    /// Reset value: 0x00000000
    volatile uint32_t CH0_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0804
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH0_DBG_TCR;
    uint8_t RESERVED_0808[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0840
    /// Reset value: 0x00000000
    volatile uint32_t CH1_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0844
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH1_DBG_TCR;
    uint8_t RESERVED_0848[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0880
    /// Reset value: 0x00000000
    volatile uint32_t CH2_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0884
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH2_DBG_TCR;
    uint8_t RESERVED_0888[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x08C0
    /// Reset value: 0x00000000
    volatile uint32_t CH3_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x08C4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH3_DBG_TCR;
    uint8_t RESERVED_08C8[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0900
    /// Reset value: 0x00000000
    volatile uint32_t CH4_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0904
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH4_DBG_TCR;
    uint8_t RESERVED_0908[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0940
    /// Reset value: 0x00000000
    volatile uint32_t CH5_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0944
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH5_DBG_TCR;
    uint8_t RESERVED_0948[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0980
    /// Reset value: 0x00000000
    volatile uint32_t CH6_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0984
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH6_DBG_TCR;
    uint8_t RESERVED_0988[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x09C0
    /// Reset value: 0x00000000
    volatile uint32_t CH7_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x09C4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH7_DBG_TCR;
    uint8_t RESERVED_09C8[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0A00
    /// Reset value: 0x00000000
    volatile uint32_t CH8_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0A04
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH8_DBG_TCR;
    uint8_t RESERVED_0A08[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0A40
    /// Reset value: 0x00000000
    volatile uint32_t CH9_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0A44
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH9_DBG_TCR;
    uint8_t RESERVED_0A48[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0A80
    /// Reset value: 0x00000000
    volatile uint32_t CH10_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0A84
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH10_DBG_TCR;
    uint8_t RESERVED_0A88[56]; ///< Reserved

    /// Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.
    /// Offset: 0x0AC0
    /// Reset value: 0x00000000
    volatile uint32_t CH11_DBG_CTDREQ;

    /// Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer
    /// Offset: 0x0AC4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CH11_DBG_TCR;
};

static_assert(sizeof(DMA_Registers) >= 2760, "DMA_Registers size mismatch");

/// DMA peripheral instance
inline DMA_Registers* DMA() {
    return reinterpret_cast<DMA_Registers*>(0x50000000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::dma
