==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'mnist_params.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_inference.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 237.03 seconds. CPU system time: 13.14 seconds. Elapsed time: 253.31 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 237.78 seconds. CPU system time: 13.29 seconds. Elapsed time: 254.26 seconds; current allocated memory: 1.965 MB.
