/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkPerfCountersFlute.h"


/* Constructor */
MOD_mkPerfCountersFlute::MOD_mkPerfCountersFlute(tSimStateHdl simHdl,
						 char const *name,
						 Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_perf_counters_events_wire(simHdl, "perf_counters_events_wire", this, 7360u, (tUInt8)0u),
    INST_perf_counters_rg_ctr_inhibit(simHdl,
				      "perf_counters_rg_ctr_inhibit",
				      this,
				      29u,
				      0u,
				      (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_0(simHdl,
					"perf_counters_vec_rg_counter_0",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_1(simHdl,
					"perf_counters_vec_rg_counter_1",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_10(simHdl,
					 "perf_counters_vec_rg_counter_10",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_11(simHdl,
					 "perf_counters_vec_rg_counter_11",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_12(simHdl,
					 "perf_counters_vec_rg_counter_12",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_13(simHdl,
					 "perf_counters_vec_rg_counter_13",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_14(simHdl,
					 "perf_counters_vec_rg_counter_14",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_15(simHdl,
					 "perf_counters_vec_rg_counter_15",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_16(simHdl,
					 "perf_counters_vec_rg_counter_16",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_17(simHdl,
					 "perf_counters_vec_rg_counter_17",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_18(simHdl,
					 "perf_counters_vec_rg_counter_18",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_19(simHdl,
					 "perf_counters_vec_rg_counter_19",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_2(simHdl,
					"perf_counters_vec_rg_counter_2",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_20(simHdl,
					 "perf_counters_vec_rg_counter_20",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_21(simHdl,
					 "perf_counters_vec_rg_counter_21",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_22(simHdl,
					 "perf_counters_vec_rg_counter_22",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_23(simHdl,
					 "perf_counters_vec_rg_counter_23",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_24(simHdl,
					 "perf_counters_vec_rg_counter_24",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_25(simHdl,
					 "perf_counters_vec_rg_counter_25",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_26(simHdl,
					 "perf_counters_vec_rg_counter_26",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_27(simHdl,
					 "perf_counters_vec_rg_counter_27",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_28(simHdl,
					 "perf_counters_vec_rg_counter_28",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_perf_counters_vec_rg_counter_3(simHdl,
					"perf_counters_vec_rg_counter_3",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_4(simHdl,
					"perf_counters_vec_rg_counter_4",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_5(simHdl,
					"perf_counters_vec_rg_counter_5",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_6(simHdl,
					"perf_counters_vec_rg_counter_6",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_7(simHdl,
					"perf_counters_vec_rg_counter_7",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_8(simHdl,
					"perf_counters_vec_rg_counter_8",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_counter_9(simHdl,
					"perf_counters_vec_rg_counter_9",
					this,
					64u,
					0llu,
					(tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_0(simHdl,
					  "perf_counters_vec_rg_event_sel_0",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_1(simHdl,
					  "perf_counters_vec_rg_event_sel_1",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_10(simHdl,
					   "perf_counters_vec_rg_event_sel_10",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_11(simHdl,
					   "perf_counters_vec_rg_event_sel_11",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_12(simHdl,
					   "perf_counters_vec_rg_event_sel_12",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_13(simHdl,
					   "perf_counters_vec_rg_event_sel_13",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_14(simHdl,
					   "perf_counters_vec_rg_event_sel_14",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_15(simHdl,
					   "perf_counters_vec_rg_event_sel_15",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_16(simHdl,
					   "perf_counters_vec_rg_event_sel_16",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_17(simHdl,
					   "perf_counters_vec_rg_event_sel_17",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_18(simHdl,
					   "perf_counters_vec_rg_event_sel_18",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_19(simHdl,
					   "perf_counters_vec_rg_event_sel_19",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_2(simHdl,
					  "perf_counters_vec_rg_event_sel_2",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_20(simHdl,
					   "perf_counters_vec_rg_event_sel_20",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_21(simHdl,
					   "perf_counters_vec_rg_event_sel_21",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_22(simHdl,
					   "perf_counters_vec_rg_event_sel_22",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_23(simHdl,
					   "perf_counters_vec_rg_event_sel_23",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_24(simHdl,
					   "perf_counters_vec_rg_event_sel_24",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_25(simHdl,
					   "perf_counters_vec_rg_event_sel_25",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_26(simHdl,
					   "perf_counters_vec_rg_event_sel_26",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_27(simHdl,
					   "perf_counters_vec_rg_event_sel_27",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_28(simHdl,
					   "perf_counters_vec_rg_event_sel_28",
					   this,
					   7u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_3(simHdl,
					  "perf_counters_vec_rg_event_sel_3",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_4(simHdl,
					  "perf_counters_vec_rg_event_sel_4",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_5(simHdl,
					  "perf_counters_vec_rg_event_sel_5",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_6(simHdl,
					  "perf_counters_vec_rg_event_sel_6",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_7(simHdl,
					  "perf_counters_vec_rg_event_sel_7",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_8(simHdl,
					  "perf_counters_vec_rg_event_sel_8",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_vec_rg_event_sel_9(simHdl,
					  "perf_counters_vec_rg_event_sel_9",
					  this,
					  7u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_perf_counters_wr_overflow(simHdl, "perf_counters_wr_overflow", this, 29u, (tUInt8)0u),
    INST_perf_counters_write_counter_wire(simHdl,
					  "perf_counters_write_counter_wire",
					  this,
					  69u,
					  (tUInt8)0u),
    INST_perf_counters_write_ctr_sel_wire(simHdl,
					  "perf_counters_write_ctr_sel_wire",
					  this,
					  12u,
					  (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_perf_counters_events_wire_wget____d98(7360u),
    DEF_perf_counters_write_counter_wire_wget____d586(69u),
    DEF_count_sum__h5614(65u),
    DEF_count_sum__h5663(65u),
    DEF_count_sum__h5712(65u),
    DEF_count_sum__h5761(65u),
    DEF_count_sum__h5810(65u),
    DEF_count_sum__h5859(65u),
    DEF_count_sum__h5908(65u),
    DEF_count_sum__h5957(65u),
    DEF_count_sum__h6006(65u),
    DEF_count_sum__h6055(65u),
    DEF_count_sum__h6104(65u),
    DEF_count_sum__h6153(65u),
    DEF_count_sum__h6202(65u),
    DEF_count_sum__h6251(65u),
    DEF_count_sum__h6300(65u),
    DEF_count_sum__h6349(65u),
    DEF_count_sum__h6398(65u),
    DEF_count_sum__h6447(65u),
    DEF_count_sum__h6496(65u),
    DEF_count_sum__h6545(65u),
    DEF_count_sum__h6594(65u),
    DEF_count_sum__h6643(65u),
    DEF_count_sum__h6692(65u),
    DEF_count_sum__h6741(65u),
    DEF_count_sum__h6790(65u),
    DEF_count_sum__h6839(65u),
    DEF_count_sum__h6888(65u),
    DEF_count_sum__h6937(65u),
    DEF_count_sum__h6986(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229(65u),
    DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95(65u),
    DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217(65u),
    DEF_write_counter_idx_CONCAT_write_counter_val___d765(69u)
{
  PORT_send_performance_events_evts.setSize(7360u);
  PORT_send_performance_events_evts.clear();
  PORT_RDY_send_performance_events = false;
  symbol_count = 66u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkPerfCountersFlute::init_symbols_0()
{
  init_symbol(&symbols[0u], "perf_counters_events_wire", SYM_MODULE, &INST_perf_counters_events_wire);
  init_symbol(&symbols[1u],
	      "perf_counters_rg_ctr_inhibit",
	      SYM_MODULE,
	      &INST_perf_counters_rg_ctr_inhibit);
  init_symbol(&symbols[2u],
	      "perf_counters_vec_rg_counter_0",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_0);
  init_symbol(&symbols[3u],
	      "perf_counters_vec_rg_counter_1",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_1);
  init_symbol(&symbols[4u],
	      "perf_counters_vec_rg_counter_10",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_10);
  init_symbol(&symbols[5u],
	      "perf_counters_vec_rg_counter_11",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_11);
  init_symbol(&symbols[6u],
	      "perf_counters_vec_rg_counter_12",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_12);
  init_symbol(&symbols[7u],
	      "perf_counters_vec_rg_counter_13",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_13);
  init_symbol(&symbols[8u],
	      "perf_counters_vec_rg_counter_14",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_14);
  init_symbol(&symbols[9u],
	      "perf_counters_vec_rg_counter_15",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_15);
  init_symbol(&symbols[10u],
	      "perf_counters_vec_rg_counter_16",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_16);
  init_symbol(&symbols[11u],
	      "perf_counters_vec_rg_counter_17",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_17);
  init_symbol(&symbols[12u],
	      "perf_counters_vec_rg_counter_18",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_18);
  init_symbol(&symbols[13u],
	      "perf_counters_vec_rg_counter_19",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_19);
  init_symbol(&symbols[14u],
	      "perf_counters_vec_rg_counter_2",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_2);
  init_symbol(&symbols[15u],
	      "perf_counters_vec_rg_counter_20",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_20);
  init_symbol(&symbols[16u],
	      "perf_counters_vec_rg_counter_21",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_21);
  init_symbol(&symbols[17u],
	      "perf_counters_vec_rg_counter_22",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_22);
  init_symbol(&symbols[18u],
	      "perf_counters_vec_rg_counter_23",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_23);
  init_symbol(&symbols[19u],
	      "perf_counters_vec_rg_counter_24",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_24);
  init_symbol(&symbols[20u],
	      "perf_counters_vec_rg_counter_25",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_25);
  init_symbol(&symbols[21u],
	      "perf_counters_vec_rg_counter_26",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_26);
  init_symbol(&symbols[22u],
	      "perf_counters_vec_rg_counter_27",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_27);
  init_symbol(&symbols[23u],
	      "perf_counters_vec_rg_counter_28",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_28);
  init_symbol(&symbols[24u],
	      "perf_counters_vec_rg_counter_3",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_3);
  init_symbol(&symbols[25u],
	      "perf_counters_vec_rg_counter_4",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_4);
  init_symbol(&symbols[26u],
	      "perf_counters_vec_rg_counter_5",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_5);
  init_symbol(&symbols[27u],
	      "perf_counters_vec_rg_counter_6",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_6);
  init_symbol(&symbols[28u],
	      "perf_counters_vec_rg_counter_7",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_7);
  init_symbol(&symbols[29u],
	      "perf_counters_vec_rg_counter_8",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_8);
  init_symbol(&symbols[30u],
	      "perf_counters_vec_rg_counter_9",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_counter_9);
  init_symbol(&symbols[31u],
	      "perf_counters_vec_rg_event_sel_0",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_0);
  init_symbol(&symbols[32u],
	      "perf_counters_vec_rg_event_sel_1",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_1);
  init_symbol(&symbols[33u],
	      "perf_counters_vec_rg_event_sel_10",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_10);
  init_symbol(&symbols[34u],
	      "perf_counters_vec_rg_event_sel_11",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_11);
  init_symbol(&symbols[35u],
	      "perf_counters_vec_rg_event_sel_12",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_12);
  init_symbol(&symbols[36u],
	      "perf_counters_vec_rg_event_sel_13",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_13);
  init_symbol(&symbols[37u],
	      "perf_counters_vec_rg_event_sel_14",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_14);
  init_symbol(&symbols[38u],
	      "perf_counters_vec_rg_event_sel_15",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_15);
  init_symbol(&symbols[39u],
	      "perf_counters_vec_rg_event_sel_16",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_16);
  init_symbol(&symbols[40u],
	      "perf_counters_vec_rg_event_sel_17",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_17);
  init_symbol(&symbols[41u],
	      "perf_counters_vec_rg_event_sel_18",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_18);
  init_symbol(&symbols[42u],
	      "perf_counters_vec_rg_event_sel_19",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_19);
  init_symbol(&symbols[43u],
	      "perf_counters_vec_rg_event_sel_2",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_2);
  init_symbol(&symbols[44u],
	      "perf_counters_vec_rg_event_sel_20",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_20);
  init_symbol(&symbols[45u],
	      "perf_counters_vec_rg_event_sel_21",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_21);
  init_symbol(&symbols[46u],
	      "perf_counters_vec_rg_event_sel_22",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_22);
  init_symbol(&symbols[47u],
	      "perf_counters_vec_rg_event_sel_23",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_23);
  init_symbol(&symbols[48u],
	      "perf_counters_vec_rg_event_sel_24",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_24);
  init_symbol(&symbols[49u],
	      "perf_counters_vec_rg_event_sel_25",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_25);
  init_symbol(&symbols[50u],
	      "perf_counters_vec_rg_event_sel_26",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_26);
  init_symbol(&symbols[51u],
	      "perf_counters_vec_rg_event_sel_27",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_27);
  init_symbol(&symbols[52u],
	      "perf_counters_vec_rg_event_sel_28",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_28);
  init_symbol(&symbols[53u],
	      "perf_counters_vec_rg_event_sel_3",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_3);
  init_symbol(&symbols[54u],
	      "perf_counters_vec_rg_event_sel_4",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_4);
  init_symbol(&symbols[55u],
	      "perf_counters_vec_rg_event_sel_5",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_5);
  init_symbol(&symbols[56u],
	      "perf_counters_vec_rg_event_sel_6",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_6);
  init_symbol(&symbols[57u],
	      "perf_counters_vec_rg_event_sel_7",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_7);
  init_symbol(&symbols[58u],
	      "perf_counters_vec_rg_event_sel_8",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_8);
  init_symbol(&symbols[59u],
	      "perf_counters_vec_rg_event_sel_9",
	      SYM_MODULE,
	      &INST_perf_counters_vec_rg_event_sel_9);
  init_symbol(&symbols[60u],
	      "perf_counters_wr_overflow",
	      SYM_MODULE,
	      &INST_perf_counters_wr_overflow);
  init_symbol(&symbols[61u],
	      "perf_counters_write_counter_wire",
	      SYM_MODULE,
	      &INST_perf_counters_write_counter_wire);
  init_symbol(&symbols[62u],
	      "perf_counters_write_ctr_sel_wire",
	      SYM_MODULE,
	      &INST_perf_counters_write_ctr_sel_wire);
  init_symbol(&symbols[63u],
	      "RDY_send_performance_events",
	      SYM_PORT,
	      &PORT_RDY_send_performance_events,
	      1u);
  init_symbol(&symbols[64u], "RL_perf_counters_do_writes", SYM_RULE);
  init_symbol(&symbols[65u],
	      "send_performance_events_evts",
	      SYM_PORT,
	      &PORT_send_performance_events_evts,
	      7360u);
}


/* Rule actions */

void MOD_mkPerfCountersFlute::RL_perf_counters_do_writes()
{
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d8;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d5;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d10;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d12;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d14;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d16;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d18;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d20;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d22;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d24;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d26;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d28;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d30;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d32;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d34;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d36;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d38;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d40;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d42;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d44;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d46;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d48;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d50;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d52;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d54;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d56;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d58;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d60;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d62;
  tUInt32 DEF__theResult_____1_snd__h6988;
  tUInt32 DEF__theResult_____1_snd__h6939;
  tUInt32 DEF__theResult_____1_snd__h6890;
  tUInt32 DEF__theResult_____1_snd__h6841;
  tUInt32 DEF__theResult_____1_snd__h6792;
  tUInt32 DEF__theResult_____1_snd__h6743;
  tUInt32 DEF__theResult_____1_snd__h6694;
  tUInt32 DEF__theResult_____1_snd__h6645;
  tUInt32 DEF__theResult_____1_snd__h6596;
  tUInt32 DEF__theResult_____1_snd__h6547;
  tUInt32 DEF__theResult_____1_snd__h6498;
  tUInt32 DEF__theResult_____1_snd__h6449;
  tUInt32 DEF__theResult_____1_snd__h6400;
  tUInt32 DEF__theResult_____1_snd__h6351;
  tUInt32 DEF__theResult_____1_snd__h6302;
  tUInt32 DEF__theResult_____1_snd__h6253;
  tUInt32 DEF__theResult_____1_snd__h6204;
  tUInt32 DEF__theResult_____1_snd__h6155;
  tUInt32 DEF__theResult_____1_snd__h6106;
  tUInt32 DEF__theResult_____1_snd__h6057;
  tUInt32 DEF__theResult_____1_snd__h6008;
  tUInt32 DEF__theResult_____1_snd__h5959;
  tUInt32 DEF__theResult_____1_snd__h5910;
  tUInt32 DEF__theResult_____1_snd__h5861;
  tUInt32 DEF__theResult_____1_snd__h5812;
  tUInt32 DEF__theResult_____1_snd__h5763;
  tUInt32 DEF__theResult_____1_snd__h5714;
  tUInt32 DEF__theResult_____1_snd__h5665;
  tUInt32 DEF__theResult_____1_snd__h5616;
  tUInt32 DEF_new_value__h5353;
  tUInt64 DEF_x__h7822;
  tUInt64 DEF_x__h12985;
  tUInt64 DEF_x__h13187;
  tUInt64 DEF_x__h13389;
  tUInt64 DEF_x__h13591;
  tUInt64 DEF_x__h13793;
  tUInt64 DEF_x__h13995;
  tUInt64 DEF_x__h14197;
  tUInt64 DEF_x__h14399;
  tUInt64 DEF_x__h14601;
  tUInt64 DEF_x__h14803;
  tUInt64 DEF_x__h15005;
  tUInt64 DEF_x__h15207;
  tUInt64 DEF_x__h15409;
  tUInt64 DEF_x__h15611;
  tUInt64 DEF_x__h15813;
  tUInt64 DEF_x__h16015;
  tUInt64 DEF_x__h16217;
  tUInt64 DEF_x__h16419;
  tUInt64 DEF_x__h16621;
  tUInt64 DEF_x__h16823;
  tUInt64 DEF_x__h17025;
  tUInt64 DEF_x__h17227;
  tUInt64 DEF_x__h17429;
  tUInt64 DEF_x__h17631;
  tUInt64 DEF_x__h17833;
  tUInt64 DEF_x__h18035;
  tUInt64 DEF_x__h18237;
  tUInt64 DEF_x__h18439;
  tUInt64 DEF_din__h20673;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d592;
  tUInt64 DEF_din__h19591;
  tUInt64 DEF_din__h20747;
  tUInt64 DEF_din__h20821;
  tUInt64 DEF_din__h20895;
  tUInt64 DEF_din__h20969;
  tUInt64 DEF_din__h21043;
  tUInt64 DEF_din__h21117;
  tUInt64 DEF_din__h21191;
  tUInt64 DEF_din__h21265;
  tUInt64 DEF_din__h21339;
  tUInt64 DEF_din__h21413;
  tUInt64 DEF_din__h21487;
  tUInt64 DEF_din__h21561;
  tUInt64 DEF_din__h21635;
  tUInt64 DEF_din__h21709;
  tUInt64 DEF_din__h21783;
  tUInt64 DEF_din__h21857;
  tUInt64 DEF_din__h21931;
  tUInt64 DEF_din__h22005;
  tUInt64 DEF_din__h22079;
  tUInt64 DEF_din__h22153;
  tUInt64 DEF_din__h22227;
  tUInt64 DEF_din__h22301;
  tUInt64 DEF_din__h22375;
  tUInt64 DEF_din__h22449;
  tUInt64 DEF_din__h22523;
  tUInt64 DEF_din__h22597;
  tUInt64 DEF_din__h22659;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d598;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d604;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d610;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d616;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d622;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d628;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d634;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d640;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d646;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d652;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d658;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d664;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d670;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d676;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d682;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d688;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d694;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d700;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d706;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d712;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d718;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d724;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d730;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d736;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d742;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d748;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d754;
  tUInt64 DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d760;
  tUInt64 DEF_event_count___1__h7834;
  tUInt64 DEF_event_count___1__h12997;
  tUInt64 DEF_event_count___1__h13199;
  tUInt64 DEF_event_count___1__h13401;
  tUInt64 DEF_event_count___1__h13603;
  tUInt64 DEF_event_count___1__h13805;
  tUInt64 DEF_event_count___1__h14007;
  tUInt64 DEF_event_count___1__h14209;
  tUInt64 DEF_event_count___1__h14411;
  tUInt64 DEF_event_count___1__h14613;
  tUInt64 DEF_event_count___1__h14815;
  tUInt64 DEF_event_count___1__h15017;
  tUInt64 DEF_event_count___1__h15219;
  tUInt64 DEF_event_count___1__h15421;
  tUInt64 DEF_event_count___1__h15623;
  tUInt64 DEF_event_count___1__h15825;
  tUInt64 DEF_event_count___1__h16027;
  tUInt64 DEF_event_count___1__h16229;
  tUInt64 DEF_event_count___1__h16431;
  tUInt64 DEF_event_count___1__h16633;
  tUInt64 DEF_event_count___1__h16835;
  tUInt64 DEF_event_count___1__h17037;
  tUInt64 DEF_event_count___1__h17239;
  tUInt64 DEF_event_count___1__h17441;
  tUInt64 DEF_event_count___1__h17643;
  tUInt64 DEF_event_count___1__h17845;
  tUInt64 DEF_event_count___1__h18047;
  tUInt64 DEF_event_count___1__h18249;
  tUInt64 DEF_event_count___1__h18451;
  tUInt8 DEF_count_sum_BIT_64___h12938;
  tUInt8 DEF_count_sum_BIT_64___h13136;
  tUInt8 DEF_count_sum_BIT_64___h13338;
  tUInt8 DEF_count_sum_BIT_64___h13540;
  tUInt8 DEF_count_sum_BIT_64___h13742;
  tUInt8 DEF_count_sum_BIT_64___h13944;
  tUInt8 DEF_count_sum_BIT_64___h14146;
  tUInt8 DEF_count_sum_BIT_64___h14348;
  tUInt8 DEF_count_sum_BIT_64___h14550;
  tUInt8 DEF_count_sum_BIT_64___h14752;
  tUInt8 DEF_count_sum_BIT_64___h14954;
  tUInt8 DEF_count_sum_BIT_64___h15156;
  tUInt8 DEF_count_sum_BIT_64___h15358;
  tUInt8 DEF_count_sum_BIT_64___h15560;
  tUInt8 DEF_count_sum_BIT_64___h15762;
  tUInt8 DEF_count_sum_BIT_64___h15964;
  tUInt8 DEF_count_sum_BIT_64___h16166;
  tUInt8 DEF_count_sum_BIT_64___h16368;
  tUInt8 DEF_count_sum_BIT_64___h16570;
  tUInt8 DEF_count_sum_BIT_64___h16772;
  tUInt8 DEF_count_sum_BIT_64___h16974;
  tUInt8 DEF_count_sum_BIT_64___h17176;
  tUInt8 DEF_count_sum_BIT_64___h17378;
  tUInt8 DEF_count_sum_BIT_64___h17580;
  tUInt8 DEF_count_sum_BIT_64___h17782;
  tUInt8 DEF_count_sum_BIT_64___h17984;
  tUInt8 DEF_count_sum_BIT_64___h18186;
  tUInt8 DEF_count_sum_BIT_64___h18388;
  tUInt8 DEF_count_sum_BIT_64___h18590;
  tUInt8 DEF_x__h4753;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_13_ETC___d390;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_12_ETC___d377;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_14_ETC___d403;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_11_ETC___d364;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_15_ETC___d416;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_10_ETC___d351;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_16_ETC___d429;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_9__ETC___d338;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_17_ETC___d442;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_8__ETC___d325;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_18_ETC___d455;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_7__ETC___d312;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_19_ETC___d468;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_6__ETC___d299;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_20_ETC___d481;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_5__ETC___d286;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_21_ETC___d494;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_4__ETC___d273;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_22_ETC___d507;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_3__ETC___d260;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_23_ETC___d520;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_2__ETC___d247;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_24_ETC___d533;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_1__ETC___d234;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_25_ETC___d546;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_0__ETC___d221;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_26_ETC___d559;
  tUInt32 DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_27_ETC___d572;
  tUInt64 DEF_n__h19631;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
  tUInt64 DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
  tUInt8 DEF_perf_counters_write_counter_wire_whas____d585;
  tUInt8 DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  tUInt32 DEF_perf_counters_write_ctr_sel_wire_wget____d1;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_0___d93;
  tUInt8 DEF_x__h3844;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_1___d92;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_2___d91;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_3___d90;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_4___d89;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_5___d88;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_6___d87;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_7___d86;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_8___d85;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_9___d84;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_10___d83;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_11___d82;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_12___d81;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_13___d80;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_14___d79;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_15___d78;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_16___d77;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_17___d76;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_18___d75;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_19___d74;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_20___d73;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_21___d72;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_22___d71;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_23___d70;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_24___d69;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_25___d68;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_26___d67;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_27___d66;
  tUInt8 DEF_x__h19630;
  tUInt8 DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_28___d65;
  tUInt8 DEF_perf_counters_events_wire_whas____d63;
  DEF_perf_counters_events_wire_whas____d63 = INST_perf_counters_events_wire.METH_whas();
  DEF_x__h18456 = INST_perf_counters_vec_rg_event_sel_28.METH_read();
  DEF_x__h18254 = INST_perf_counters_vec_rg_event_sel_27.METH_read();
  DEF_x__h18052 = INST_perf_counters_vec_rg_event_sel_26.METH_read();
  DEF_x__h17850 = INST_perf_counters_vec_rg_event_sel_25.METH_read();
  DEF_x__h17648 = INST_perf_counters_vec_rg_event_sel_24.METH_read();
  DEF_x__h17446 = INST_perf_counters_vec_rg_event_sel_23.METH_read();
  DEF_x__h17244 = INST_perf_counters_vec_rg_event_sel_22.METH_read();
  DEF_x__h17042 = INST_perf_counters_vec_rg_event_sel_21.METH_read();
  DEF_x__h16840 = INST_perf_counters_vec_rg_event_sel_20.METH_read();
  DEF_x__h16638 = INST_perf_counters_vec_rg_event_sel_19.METH_read();
  DEF_x__h16436 = INST_perf_counters_vec_rg_event_sel_18.METH_read();
  DEF_x__h16234 = INST_perf_counters_vec_rg_event_sel_17.METH_read();
  DEF_x__h16032 = INST_perf_counters_vec_rg_event_sel_16.METH_read();
  DEF_x__h15830 = INST_perf_counters_vec_rg_event_sel_15.METH_read();
  DEF_x__h15628 = INST_perf_counters_vec_rg_event_sel_14.METH_read();
  DEF_x__h15426 = INST_perf_counters_vec_rg_event_sel_13.METH_read();
  DEF_x__h15224 = INST_perf_counters_vec_rg_event_sel_12.METH_read();
  DEF_x__h14820 = INST_perf_counters_vec_rg_event_sel_10.METH_read();
  DEF_x__h15022 = INST_perf_counters_vec_rg_event_sel_11.METH_read();
  DEF_x__h14618 = INST_perf_counters_vec_rg_event_sel_9.METH_read();
  DEF_x__h14416 = INST_perf_counters_vec_rg_event_sel_8.METH_read();
  DEF_x__h14214 = INST_perf_counters_vec_rg_event_sel_7.METH_read();
  DEF_x__h14012 = INST_perf_counters_vec_rg_event_sel_6.METH_read();
  DEF_x__h13810 = INST_perf_counters_vec_rg_event_sel_5.METH_read();
  DEF_x__h13608 = INST_perf_counters_vec_rg_event_sel_4.METH_read();
  DEF_x__h13406 = INST_perf_counters_vec_rg_event_sel_3.METH_read();
  DEF_x__h13204 = INST_perf_counters_vec_rg_event_sel_2.METH_read();
  DEF_x__h13002 = INST_perf_counters_vec_rg_event_sel_1.METH_read();
  DEF_x__h7839 = INST_perf_counters_vec_rg_event_sel_0.METH_read();
  DEF_perf_counters_events_wire_wget____d98 = INST_perf_counters_events_wire.METH_wget();
  DEF_perf_counters_vec_rg_counter_28_read____d573 = INST_perf_counters_vec_rg_counter_28.METH_read();
  DEF_perf_counters_write_counter_wire_wget____d586 = INST_perf_counters_write_counter_wire.METH_wget();
  DEF_x__h19630 = DEF_perf_counters_write_counter_wire_wget____d586.get_bits_in_word8(2u, 0u, 5u);
  DEF_perf_counters_vec_rg_counter_27_read____d561 = INST_perf_counters_vec_rg_counter_27.METH_read();
  DEF_perf_counters_vec_rg_counter_26_read____d548 = INST_perf_counters_vec_rg_counter_26.METH_read();
  DEF_perf_counters_vec_rg_counter_24_read____d522 = INST_perf_counters_vec_rg_counter_24.METH_read();
  DEF_perf_counters_vec_rg_counter_25_read____d535 = INST_perf_counters_vec_rg_counter_25.METH_read();
  DEF_perf_counters_vec_rg_counter_23_read____d509 = INST_perf_counters_vec_rg_counter_23.METH_read();
  DEF_perf_counters_vec_rg_counter_22_read____d496 = INST_perf_counters_vec_rg_counter_22.METH_read();
  DEF_perf_counters_vec_rg_counter_21_read____d483 = INST_perf_counters_vec_rg_counter_21.METH_read();
  DEF_perf_counters_vec_rg_counter_19_read____d457 = INST_perf_counters_vec_rg_counter_19.METH_read();
  DEF_perf_counters_vec_rg_counter_20_read____d470 = INST_perf_counters_vec_rg_counter_20.METH_read();
  DEF_perf_counters_vec_rg_counter_18_read____d444 = INST_perf_counters_vec_rg_counter_18.METH_read();
  DEF_perf_counters_vec_rg_counter_17_read____d431 = INST_perf_counters_vec_rg_counter_17.METH_read();
  DEF_perf_counters_vec_rg_counter_16_read____d418 = INST_perf_counters_vec_rg_counter_16.METH_read();
  DEF_perf_counters_vec_rg_counter_15_read____d405 = INST_perf_counters_vec_rg_counter_15.METH_read();
  DEF_perf_counters_vec_rg_counter_14_read____d392 = INST_perf_counters_vec_rg_counter_14.METH_read();
  DEF_perf_counters_vec_rg_counter_13_read____d379 = INST_perf_counters_vec_rg_counter_13.METH_read();
  DEF_perf_counters_vec_rg_counter_12_read____d366 = INST_perf_counters_vec_rg_counter_12.METH_read();
  DEF_perf_counters_vec_rg_counter_11_read____d353 = INST_perf_counters_vec_rg_counter_11.METH_read();
  DEF_perf_counters_vec_rg_counter_10_read____d340 = INST_perf_counters_vec_rg_counter_10.METH_read();
  DEF_perf_counters_vec_rg_counter_9_read____d327 = INST_perf_counters_vec_rg_counter_9.METH_read();
  DEF_perf_counters_vec_rg_counter_8_read____d314 = INST_perf_counters_vec_rg_counter_8.METH_read();
  DEF_perf_counters_vec_rg_counter_7_read____d301 = INST_perf_counters_vec_rg_counter_7.METH_read();
  DEF_perf_counters_vec_rg_counter_5_read____d275 = INST_perf_counters_vec_rg_counter_5.METH_read();
  DEF_perf_counters_vec_rg_counter_6_read____d288 = INST_perf_counters_vec_rg_counter_6.METH_read();
  DEF_perf_counters_vec_rg_counter_4_read____d262 = INST_perf_counters_vec_rg_counter_4.METH_read();
  DEF_perf_counters_vec_rg_counter_3_read____d249 = INST_perf_counters_vec_rg_counter_3.METH_read();
  DEF_perf_counters_vec_rg_counter_2_read____d236 = INST_perf_counters_vec_rg_counter_2.METH_read();
  DEF_perf_counters_vec_rg_counter_1_read____d223 = INST_perf_counters_vec_rg_counter_1.METH_read();
  DEF_perf_counters_vec_rg_counter_0_read____d94 = INST_perf_counters_vec_rg_counter_0.METH_read();
  DEF_perf_counters_rg_ctr_inhibit_read____d64 = INST_perf_counters_rg_ctr_inhibit.METH_read();
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_28___d65 = (tUInt8)(DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 28u);
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_27___d66 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 27u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_26___d67 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 26u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_25___d68 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 25u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_24___d69 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 24u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_23___d70 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 23u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_22___d71 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 22u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_21___d72 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 21u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_20___d73 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 20u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_18___d75 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 18u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_19___d74 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 19u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_17___d76 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 17u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_16___d77 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 16u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_15___d78 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 15u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_14___d79 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 14u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_13___d80 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 13u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_12___d81 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 12u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_11___d82 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 11u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_10___d83 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 10u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_9___d84 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 9u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_8___d85 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 8u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_7___d86 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 7u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_6___d87 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 6u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_5___d88 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 5u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_4___d89 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 4u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_3___d90 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 3u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_2___d91 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 2u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_1___d92 = (tUInt8)((tUInt8)1u & (DEF_perf_counters_rg_ctr_inhibit_read____d64 >> 1u));
  DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_0___d93 = (tUInt8)((tUInt8)1u & DEF_perf_counters_rg_ctr_inhibit_read____d64);
  DEF_perf_counters_write_ctr_sel_wire_wget____d1 = INST_perf_counters_write_ctr_sel_wire.METH_wget();
  DEF_x__h3844 = (tUInt8)(DEF_perf_counters_write_ctr_sel_wire_wget____d1 >> 7u);
  DEF_perf_counters_write_ctr_sel_wire_whas____d4 = INST_perf_counters_write_ctr_sel_wire.METH_whas();
  DEF_perf_counters_write_counter_wire_whas____d585 = INST_perf_counters_write_counter_wire.METH_whas();
  DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										7359u,
										32u,
										7296u);
  DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										7295u,
										32u,
										7232u);
  DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										7231u,
										32u,
										7168u);
  DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										7167u,
										32u,
										7104u);
  DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										7103u,
										32u,
										7040u);
  DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										7039u,
										32u,
										6976u);
  DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6975u,
										32u,
										6912u);
  DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6847u,
										32u,
										6784u);
  DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6911u,
										32u,
										6848u);
  DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6783u,
										32u,
										6720u);
  DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6719u,
										32u,
										6656u);
  DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6655u,
										32u,
										6592u);
  DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6591u,
										32u,
										6528u);
  DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6527u,
										32u,
										6464u);
  DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6463u,
										32u,
										6400u);
  DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6399u,
										32u,
										6336u);
  DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6271u,
										32u,
										6208u);
  DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6335u,
										32u,
										6272u);
  DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6207u,
										32u,
										6144u);
  DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6143u,
										32u,
										6080u);
  DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6079u,
										32u,
										6016u);
  DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										6015u,
										32u,
										5952u);
  DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5951u,
										32u,
										5888u);
  DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5887u,
										32u,
										5824u);
  DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5823u,
										32u,
										5760u);
  DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5759u,
										32u,
										5696u);
  DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5631u,
										32u,
										5568u);
  DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5695u,
										32u,
										5632u);
  DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5567u,
										32u,
										5504u);
  DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5503u,
										32u,
										5440u);
  DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5439u,
										32u,
										5376u);
  DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5375u,
										32u,
										5312u);
  DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5311u,
										32u,
										5248u);
  DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5247u,
										32u,
										5184u);
  DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5183u,
										32u,
										5120u);
  DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5119u,
										32u,
										5056u);
  DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										5055u,
										32u,
										4992u);
  DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4991u,
										32u,
										4928u);
  DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4927u,
										32u,
										4864u);
  DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4863u,
										32u,
										4800u);
  DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4799u,
										32u,
										4736u);
  DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4735u,
										32u,
										4672u);
  DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4671u,
										32u,
										4608u);
  DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4607u,
										32u,
										4544u);
  DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4479u,
										32u,
										4416u);
  DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4543u,
										32u,
										4480u);
  DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4415u,
										32u,
										4352u);
  DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4351u,
										32u,
										4288u);
  DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4287u,
										32u,
										4224u);
  DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4223u,
										32u,
										4160u);
  DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4159u,
										32u,
										4096u);
  DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4095u,
										32u,
										4032u);
  DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										4031u,
										32u,
										3968u);
  DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3903u,
										32u,
										3840u);
  DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3967u,
										32u,
										3904u);
  DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3839u,
										32u,
										3776u);
  DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3775u,
										32u,
										3712u);
  DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3711u,
										32u,
										3648u);
  DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3647u,
										32u,
										3584u);
  DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3583u,
										32u,
										3520u);
  DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3519u,
										32u,
										3456u);
  DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3455u,
										32u,
										3392u);
  DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3391u,
										32u,
										3328u);
  DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3263u,
										32u,
										3200u);
  DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3327u,
										32u,
										3264u);
  DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3199u,
										32u,
										3136u);
  DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3135u,
										32u,
										3072u);
  DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3071u,
										32u,
										3008u);
  DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										3007u,
										32u,
										2944u);
  DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2943u,
										32u,
										2880u);
  DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2879u,
										32u,
										2816u);
  DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2815u,
										32u,
										2752u);
  DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2751u,
										32u,
										2688u);
  DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2687u,
										32u,
										2624u);
  DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2623u,
										32u,
										2560u);
  DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2559u,
										32u,
										2496u);
  DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2495u,
										32u,
										2432u);
  DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2431u,
										32u,
										2368u);
  DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2367u,
										32u,
										2304u);
  DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2303u,
										32u,
										2240u);
  DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2239u,
										32u,
										2176u);
  DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2111u,
										32u,
										2048u);
  DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2175u,
										32u,
										2112u);
  DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										2047u,
										32u,
										1984u);
  DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1983u,
										32u,
										1920u);
  DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1919u,
										32u,
										1856u);
  DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1855u,
										32u,
										1792u);
  DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1791u,
										32u,
										1728u);
  DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1727u,
										32u,
										1664u);
  DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1663u,
										32u,
										1600u);
  DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1535u,
										32u,
										1472u);
  DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1599u,
										32u,
										1536u);
  DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1471u,
										32u,
										1408u);
  DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1407u,
										32u,
										1344u);
  DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1343u,
										32u,
										1280u);
  DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1279u,
										32u,
										1216u);
  DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1215u,
										32u,
										1152u);
  DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1151u,
										32u,
										1088u);
  DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1087u,
										32u,
										1024u);
  DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114 = primExtract64(64u,
										7360u,
										DEF_perf_counters_events_wire_wget____d98,
										32u,
										1023u,
										32u,
										960u);
  DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       895u,
									       32u,
									       832u);
  DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       959u,
									       32u,
									       896u);
  DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       831u,
									       32u,
									       768u);
  DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       767u,
									       32u,
									       704u);
  DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       703u,
									       32u,
									       640u);
  DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       639u,
									       32u,
									       576u);
  DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       575u,
									       32u,
									       512u);
  DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       511u,
									       32u,
									       448u);
  DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       447u,
									       32u,
									       384u);
  DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       383u,
									       32u,
									       320u);
  DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       319u,
									       32u,
									       256u);
  DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       255u,
									       32u,
									       192u);
  DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101 = primExtract64(64u,
									       7360u,
									       DEF_perf_counters_events_wire_wget____d98,
									       32u,
									       191u,
									       32u,
									       128u);
  DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100 = primExtract64(64u,
									      7360u,
									      DEF_perf_counters_events_wire_wget____d98,
									      32u,
									      127u,
									      32u,
									      64u);
  DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99 = primExtract64(64u,
									   7360u,
									   DEF_perf_counters_events_wire_wget____d98,
									   32u,
									   63u,
									   32u,
									   0u);
  DEF_n__h19631 = primExtract64(64u,
				69u,
				DEF_perf_counters_write_counter_wire_wget____d586,
				32u,
				63u,
				32u,
				0u);
  DEF_x__h4753 = (tUInt8)((tUInt8)127u & DEF_perf_counters_write_ctr_sel_wire_wget____d1);
  switch (DEF_x__h18456) {
  case (tUInt8)0u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h18451 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h18451 = 12297829382473034410llu;
  }
  switch (DEF_x__h18254) {
  case (tUInt8)0u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h18249 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h18249 = 12297829382473034410llu;
  }
  switch (DEF_x__h18052) {
  case (tUInt8)0u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h18047 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h18047 = 12297829382473034410llu;
  }
  switch (DEF_x__h17850) {
  case (tUInt8)0u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h17845 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h17845 = 12297829382473034410llu;
  }
  switch (DEF_x__h17648) {
  case (tUInt8)0u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h17643 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h17643 = 12297829382473034410llu;
  }
  switch (DEF_x__h17446) {
  case (tUInt8)0u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h17441 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h17441 = 12297829382473034410llu;
  }
  switch (DEF_x__h17244) {
  case (tUInt8)0u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h17239 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h17239 = 12297829382473034410llu;
  }
  switch (DEF_x__h17042) {
  case (tUInt8)0u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h17037 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h17037 = 12297829382473034410llu;
  }
  switch (DEF_x__h16840) {
  case (tUInt8)0u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h16835 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h16835 = 12297829382473034410llu;
  }
  switch (DEF_x__h16638) {
  case (tUInt8)0u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h16633 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h16633 = 12297829382473034410llu;
  }
  switch (DEF_x__h16032) {
  case (tUInt8)0u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h16027 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h16027 = 12297829382473034410llu;
  }
  switch (DEF_x__h16436) {
  case (tUInt8)0u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h16431 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h16431 = 12297829382473034410llu;
  }
  switch (DEF_x__h16234) {
  case (tUInt8)0u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h16229 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h16229 = 12297829382473034410llu;
  }
  switch (DEF_x__h15830) {
  case (tUInt8)0u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h15825 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h15825 = 12297829382473034410llu;
  }
  switch (DEF_x__h15628) {
  case (tUInt8)0u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h15623 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h15623 = 12297829382473034410llu;
  }
  switch (DEF_x__h15426) {
  case (tUInt8)0u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h15421 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h15421 = 12297829382473034410llu;
  }
  switch (DEF_x__h15224) {
  case (tUInt8)0u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h15219 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h15219 = 12297829382473034410llu;
  }
  switch (DEF_x__h15022) {
  case (tUInt8)0u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h15017 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h15017 = 12297829382473034410llu;
  }
  switch (DEF_x__h14820) {
  case (tUInt8)0u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h14815 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h14815 = 12297829382473034410llu;
  }
  switch (DEF_x__h14618) {
  case (tUInt8)0u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h14613 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h14613 = 12297829382473034410llu;
  }
  switch (DEF_x__h14416) {
  case (tUInt8)0u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h14411 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h14411 = 12297829382473034410llu;
  }
  switch (DEF_x__h14214) {
  case (tUInt8)0u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h14209 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h14209 = 12297829382473034410llu;
  }
  switch (DEF_x__h14012) {
  case (tUInt8)0u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h14007 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h14007 = 12297829382473034410llu;
  }
  switch (DEF_x__h13810) {
  case (tUInt8)0u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h13805 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h13805 = 12297829382473034410llu;
  }
  switch (DEF_x__h13608) {
  case (tUInt8)0u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h13603 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h13603 = 12297829382473034410llu;
  }
  switch (DEF_x__h13406) {
  case (tUInt8)0u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h13401 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h13401 = 12297829382473034410llu;
  }
  switch (DEF_x__h13204) {
  case (tUInt8)0u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h13199 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h13199 = 12297829382473034410llu;
  }
  switch (DEF_x__h13002) {
  case (tUInt8)0u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h12997 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h12997 = 12297829382473034410llu;
  }
  switch (DEF_x__h7839) {
  case (tUInt8)0u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_63_TO_0___d99;
    break;
  case (tUInt8)1u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_127_TO_64___d100;
    break;
  case (tUInt8)2u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_191_TO_128___d101;
    break;
  case (tUInt8)3u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_255_TO_192___d102;
    break;
  case (tUInt8)4u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_319_TO_256___d103;
    break;
  case (tUInt8)5u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_383_TO_320___d104;
    break;
  case (tUInt8)6u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_447_TO_384___d105;
    break;
  case (tUInt8)7u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_511_TO_448___d106;
    break;
  case (tUInt8)8u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_575_TO_512___d107;
    break;
  case (tUInt8)9u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_639_TO_576___d108;
    break;
  case (tUInt8)10u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_703_TO_640___d109;
    break;
  case (tUInt8)11u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_767_TO_704___d110;
    break;
  case (tUInt8)12u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_831_TO_768___d111;
    break;
  case (tUInt8)13u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_895_TO_832___d112;
    break;
  case (tUInt8)14u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_959_TO_896___d113;
    break;
  case (tUInt8)15u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1023_TO_ETC___d114;
    break;
  case (tUInt8)16u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1087_TO_ETC___d115;
    break;
  case (tUInt8)17u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1151_TO_ETC___d116;
    break;
  case (tUInt8)18u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1215_TO_ETC___d117;
    break;
  case (tUInt8)19u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1279_TO_ETC___d118;
    break;
  case (tUInt8)20u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1343_TO_ETC___d119;
    break;
  case (tUInt8)21u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1407_TO_ETC___d120;
    break;
  case (tUInt8)22u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1471_TO_ETC___d121;
    break;
  case (tUInt8)23u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1535_TO_ETC___d122;
    break;
  case (tUInt8)24u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1599_TO_ETC___d123;
    break;
  case (tUInt8)25u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1663_TO_ETC___d124;
    break;
  case (tUInt8)26u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1727_TO_ETC___d125;
    break;
  case (tUInt8)27u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1791_TO_ETC___d126;
    break;
  case (tUInt8)28u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1855_TO_ETC___d127;
    break;
  case (tUInt8)29u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1919_TO_ETC___d128;
    break;
  case (tUInt8)30u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_1983_TO_ETC___d129;
    break;
  case (tUInt8)31u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2047_TO_ETC___d130;
    break;
  case (tUInt8)32u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2111_TO_ETC___d131;
    break;
  case (tUInt8)33u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2175_TO_ETC___d132;
    break;
  case (tUInt8)34u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2239_TO_ETC___d133;
    break;
  case (tUInt8)35u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2303_TO_ETC___d134;
    break;
  case (tUInt8)36u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2367_TO_ETC___d135;
    break;
  case (tUInt8)37u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2431_TO_ETC___d136;
    break;
  case (tUInt8)38u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2495_TO_ETC___d137;
    break;
  case (tUInt8)39u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2559_TO_ETC___d138;
    break;
  case (tUInt8)40u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2623_TO_ETC___d139;
    break;
  case (tUInt8)41u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2687_TO_ETC___d140;
    break;
  case (tUInt8)42u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2751_TO_ETC___d141;
    break;
  case (tUInt8)43u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2815_TO_ETC___d142;
    break;
  case (tUInt8)44u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2879_TO_ETC___d143;
    break;
  case (tUInt8)45u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_2943_TO_ETC___d144;
    break;
  case (tUInt8)46u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3007_TO_ETC___d145;
    break;
  case (tUInt8)47u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3071_TO_ETC___d146;
    break;
  case (tUInt8)48u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3135_TO_ETC___d147;
    break;
  case (tUInt8)49u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3199_TO_ETC___d148;
    break;
  case (tUInt8)50u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3263_TO_ETC___d149;
    break;
  case (tUInt8)51u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3327_TO_ETC___d150;
    break;
  case (tUInt8)52u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3391_TO_ETC___d151;
    break;
  case (tUInt8)53u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3455_TO_ETC___d152;
    break;
  case (tUInt8)54u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3519_TO_ETC___d153;
    break;
  case (tUInt8)55u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3583_TO_ETC___d154;
    break;
  case (tUInt8)56u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3647_TO_ETC___d155;
    break;
  case (tUInt8)57u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3711_TO_ETC___d156;
    break;
  case (tUInt8)58u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3775_TO_ETC___d157;
    break;
  case (tUInt8)59u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3839_TO_ETC___d158;
    break;
  case (tUInt8)60u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3903_TO_ETC___d159;
    break;
  case (tUInt8)61u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_3967_TO_ETC___d160;
    break;
  case (tUInt8)62u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4031_TO_ETC___d161;
    break;
  case (tUInt8)63u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4095_TO_ETC___d162;
    break;
  case (tUInt8)64u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4159_TO_ETC___d163;
    break;
  case (tUInt8)65u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4223_TO_ETC___d164;
    break;
  case (tUInt8)66u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4287_TO_ETC___d165;
    break;
  case (tUInt8)67u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4351_TO_ETC___d166;
    break;
  case (tUInt8)68u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4415_TO_ETC___d167;
    break;
  case (tUInt8)69u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4479_TO_ETC___d168;
    break;
  case (tUInt8)70u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4543_TO_ETC___d169;
    break;
  case (tUInt8)71u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4607_TO_ETC___d170;
    break;
  case (tUInt8)72u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4671_TO_ETC___d171;
    break;
  case (tUInt8)73u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4735_TO_ETC___d172;
    break;
  case (tUInt8)74u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4799_TO_ETC___d173;
    break;
  case (tUInt8)75u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4863_TO_ETC___d174;
    break;
  case (tUInt8)76u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4927_TO_ETC___d175;
    break;
  case (tUInt8)77u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_4991_TO_ETC___d176;
    break;
  case (tUInt8)78u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5055_TO_ETC___d177;
    break;
  case (tUInt8)79u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5119_TO_ETC___d178;
    break;
  case (tUInt8)80u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5183_TO_ETC___d179;
    break;
  case (tUInt8)81u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5247_TO_ETC___d180;
    break;
  case (tUInt8)82u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5311_TO_ETC___d181;
    break;
  case (tUInt8)83u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5375_TO_ETC___d182;
    break;
  case (tUInt8)84u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5439_TO_ETC___d183;
    break;
  case (tUInt8)85u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5503_TO_ETC___d184;
    break;
  case (tUInt8)86u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5567_TO_ETC___d185;
    break;
  case (tUInt8)87u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5631_TO_ETC___d186;
    break;
  case (tUInt8)88u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5695_TO_ETC___d187;
    break;
  case (tUInt8)89u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5759_TO_ETC___d188;
    break;
  case (tUInt8)90u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5823_TO_ETC___d189;
    break;
  case (tUInt8)91u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5887_TO_ETC___d190;
    break;
  case (tUInt8)92u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_5951_TO_ETC___d191;
    break;
  case (tUInt8)93u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6015_TO_ETC___d192;
    break;
  case (tUInt8)94u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6079_TO_ETC___d193;
    break;
  case (tUInt8)95u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6143_TO_ETC___d194;
    break;
  case (tUInt8)96u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6207_TO_ETC___d195;
    break;
  case (tUInt8)97u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6271_TO_ETC___d196;
    break;
  case (tUInt8)98u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6335_TO_ETC___d197;
    break;
  case (tUInt8)99u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6399_TO_ETC___d198;
    break;
  case (tUInt8)100u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6463_TO_ETC___d199;
    break;
  case (tUInt8)101u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6527_TO_ETC___d200;
    break;
  case (tUInt8)102u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6591_TO_ETC___d201;
    break;
  case (tUInt8)103u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6655_TO_ETC___d202;
    break;
  case (tUInt8)104u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6719_TO_ETC___d203;
    break;
  case (tUInt8)105u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6783_TO_ETC___d204;
    break;
  case (tUInt8)106u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6847_TO_ETC___d205;
    break;
  case (tUInt8)107u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6911_TO_ETC___d206;
    break;
  case (tUInt8)108u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_6975_TO_ETC___d207;
    break;
  case (tUInt8)109u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_7039_TO_ETC___d208;
    break;
  case (tUInt8)110u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_7103_TO_ETC___d209;
    break;
  case (tUInt8)111u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_7167_TO_ETC___d210;
    break;
  case (tUInt8)112u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_7231_TO_ETC___d211;
    break;
  case (tUInt8)113u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_7295_TO_ETC___d212;
    break;
  case (tUInt8)114u:
    DEF_event_count___1__h7834 = DEF_perf_counters_events_wire_wget__8_BITS_7359_TO_ETC___d213;
    break;
  default:
    DEF_event_count___1__h7834 = 12297829382473034410llu;
  }
  DEF_x__h18439 = DEF_x__h18456 <= (tUInt8)114u ? DEF_event_count___1__h18451 : 0llu;
  DEF_x__h18237 = DEF_x__h18254 <= (tUInt8)114u ? DEF_event_count___1__h18249 : 0llu;
  DEF_x__h18035 = DEF_x__h18052 <= (tUInt8)114u ? DEF_event_count___1__h18047 : 0llu;
  DEF_x__h17833 = DEF_x__h17850 <= (tUInt8)114u ? DEF_event_count___1__h17845 : 0llu;
  DEF_x__h17631 = DEF_x__h17648 <= (tUInt8)114u ? DEF_event_count___1__h17643 : 0llu;
  DEF_x__h17429 = DEF_x__h17446 <= (tUInt8)114u ? DEF_event_count___1__h17441 : 0llu;
  DEF_x__h17227 = DEF_x__h17244 <= (tUInt8)114u ? DEF_event_count___1__h17239 : 0llu;
  DEF_x__h17025 = DEF_x__h17042 <= (tUInt8)114u ? DEF_event_count___1__h17037 : 0llu;
  DEF_x__h16823 = DEF_x__h16840 <= (tUInt8)114u ? DEF_event_count___1__h16835 : 0llu;
  DEF_x__h16621 = DEF_x__h16638 <= (tUInt8)114u ? DEF_event_count___1__h16633 : 0llu;
  DEF_x__h16419 = DEF_x__h16436 <= (tUInt8)114u ? DEF_event_count___1__h16431 : 0llu;
  DEF_x__h16217 = DEF_x__h16234 <= (tUInt8)114u ? DEF_event_count___1__h16229 : 0llu;
  DEF_x__h16015 = DEF_x__h16032 <= (tUInt8)114u ? DEF_event_count___1__h16027 : 0llu;
  DEF_x__h15611 = DEF_x__h15628 <= (tUInt8)114u ? DEF_event_count___1__h15623 : 0llu;
  DEF_x__h15813 = DEF_x__h15830 <= (tUInt8)114u ? DEF_event_count___1__h15825 : 0llu;
  DEF_x__h15409 = DEF_x__h15426 <= (tUInt8)114u ? DEF_event_count___1__h15421 : 0llu;
  DEF_x__h15207 = DEF_x__h15224 <= (tUInt8)114u ? DEF_event_count___1__h15219 : 0llu;
  DEF_x__h15005 = DEF_x__h15022 <= (tUInt8)114u ? DEF_event_count___1__h15017 : 0llu;
  DEF_x__h14803 = DEF_x__h14820 <= (tUInt8)114u ? DEF_event_count___1__h14815 : 0llu;
  DEF_x__h14601 = DEF_x__h14618 <= (tUInt8)114u ? DEF_event_count___1__h14613 : 0llu;
  DEF_x__h14399 = DEF_x__h14416 <= (tUInt8)114u ? DEF_event_count___1__h14411 : 0llu;
  DEF_x__h14197 = DEF_x__h14214 <= (tUInt8)114u ? DEF_event_count___1__h14209 : 0llu;
  DEF_x__h13995 = DEF_x__h14012 <= (tUInt8)114u ? DEF_event_count___1__h14007 : 0llu;
  DEF_x__h13793 = DEF_x__h13810 <= (tUInt8)114u ? DEF_event_count___1__h13805 : 0llu;
  DEF_x__h13591 = DEF_x__h13608 <= (tUInt8)114u ? DEF_event_count___1__h13603 : 0llu;
  DEF_x__h13389 = DEF_x__h13406 <= (tUInt8)114u ? DEF_event_count___1__h13401 : 0llu;
  DEF_x__h13187 = DEF_x__h13204 <= (tUInt8)114u ? DEF_event_count___1__h13199 : 0llu;
  DEF_x__h12985 = DEF_x__h13002 <= (tUInt8)114u ? DEF_event_count___1__h12997 : 0llu;
  DEF_x__h7822 = DEF_x__h7839 <= (tUInt8)114u ? DEF_event_count___1__h7834 : 0llu;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d62 = DEF_x__h3844 == (tUInt8)28u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d60 = DEF_x__h3844 == (tUInt8)27u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d58 = DEF_x__h3844 == (tUInt8)26u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d56 = DEF_x__h3844 == (tUInt8)25u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d54 = DEF_x__h3844 == (tUInt8)24u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d52 = DEF_x__h3844 == (tUInt8)23u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d48 = DEF_x__h3844 == (tUInt8)21u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d50 = DEF_x__h3844 == (tUInt8)22u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d46 = DEF_x__h3844 == (tUInt8)20u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d44 = DEF_x__h3844 == (tUInt8)19u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d40 = DEF_x__h3844 == (tUInt8)17u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d42 = DEF_x__h3844 == (tUInt8)18u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d38 = DEF_x__h3844 == (tUInt8)16u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d36 = DEF_x__h3844 == (tUInt8)15u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d34 = DEF_x__h3844 == (tUInt8)14u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d30 = DEF_x__h3844 == (tUInt8)12u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d32 = DEF_x__h3844 == (tUInt8)13u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d28 = DEF_x__h3844 == (tUInt8)11u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d26 = DEF_x__h3844 == (tUInt8)10u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d24 = DEF_x__h3844 == (tUInt8)9u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d20 = DEF_x__h3844 == (tUInt8)7u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d22 = DEF_x__h3844 == (tUInt8)8u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d18 = DEF_x__h3844 == (tUInt8)6u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d16 = DEF_x__h3844 == (tUInt8)5u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d12 = DEF_x__h3844 == (tUInt8)3u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d14 = DEF_x__h3844 == (tUInt8)4u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d10 = DEF_x__h3844 == (tUInt8)2u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d5 = DEF_x__h3844 == (tUInt8)0u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_28_read____d573 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_28_read____d573),
												 0u);
  DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d8 = DEF_x__h3844 == (tUInt8)1u && DEF_perf_counters_write_ctr_sel_wire_whas____d4;
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h18237 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h18237),
												  0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h18439 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h18439),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579,
	  DEF_count_sum__h5614);
  DEF_count_sum_BIT_64___h18590 = DEF_count_sum__h5614.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d760 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_28___d65 ? DEF_perf_counters_vec_rg_counter_28_read____d573 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5614,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_28_read____d573;
  DEF_din__h22659 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)28u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d760) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d760;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_27_read____d561 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_27_read____d561),
												 0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567,
	  DEF_count_sum__h5663);
  DEF_count_sum_BIT_64___h18388 = DEF_count_sum__h5663.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d754 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_27___d66 ? DEF_perf_counters_vec_rg_counter_27_read____d561 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5663,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_27_read____d561;
  DEF_din__h22597 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)27u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d754) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d754;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_26_read____d548 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_26_read____d548),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h18035 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h18035),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554,
	  DEF_count_sum__h5712);
  DEF_count_sum_BIT_64___h18186 = DEF_count_sum__h5712.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d748 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_26___d67 ? DEF_perf_counters_vec_rg_counter_26_read____d548 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5712,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_26_read____d548;
  DEF_din__h22523 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)26u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d748) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d748;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_25_read____d535 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_25_read____d535),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h17833 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h17833),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541,
	  DEF_count_sum__h5761);
  DEF_count_sum_BIT_64___h17984 = DEF_count_sum__h5761.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d742 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_25___d68 ? DEF_perf_counters_vec_rg_counter_25_read____d535 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5761,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_25_read____d535;
  DEF_din__h22449 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)25u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d742) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d742;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_24_read____d522 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_24_read____d522),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h17631 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h17631),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528,
	  DEF_count_sum__h5810);
  DEF_count_sum_BIT_64___h17782 = DEF_count_sum__h5810.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d736 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_24___d69 ? DEF_perf_counters_vec_rg_counter_24_read____d522 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5810,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_24_read____d522;
  DEF_din__h22375 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)24u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d736) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d736;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_23_read____d509 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_23_read____d509),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h17429 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h17429),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515,
	  DEF_count_sum__h5859);
  DEF_count_sum_BIT_64___h17580 = DEF_count_sum__h5859.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d730 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_23___d70 ? DEF_perf_counters_vec_rg_counter_23_read____d509 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5859,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_23_read____d509;
  DEF_din__h22301 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)23u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d730) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d730;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_22_read____d496 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_22_read____d496),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h17227 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h17227),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502,
	  DEF_count_sum__h5908);
  DEF_count_sum_BIT_64___h17378 = DEF_count_sum__h5908.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d724 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_22___d71 ? DEF_perf_counters_vec_rg_counter_22_read____d496 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5908,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_22_read____d496;
  DEF_din__h22227 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)22u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d724) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d724;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_21_read____d483 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_21_read____d483),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h17025 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h17025),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489,
	  DEF_count_sum__h5957);
  DEF_count_sum_BIT_64___h17176 = DEF_count_sum__h5957.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d718 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_21___d72 ? DEF_perf_counters_vec_rg_counter_21_read____d483 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h5957,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_21_read____d483;
  DEF_din__h22153 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)21u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d718) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d718;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_20_read____d470 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_20_read____d470),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h16823 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h16823),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476,
	  DEF_count_sum__h6006);
  DEF_count_sum_BIT_64___h16974 = DEF_count_sum__h6006.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d712 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_20___d73 ? DEF_perf_counters_vec_rg_counter_20_read____d470 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6006,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_20_read____d470;
  DEF_din__h22079 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)20u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d712) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d712;
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h16621 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h16621),
												  0u);
  DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_19_read____d457 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_19_read____d457),
												 0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463,
	  DEF_count_sum__h6055);
  DEF_count_sum_BIT_64___h16772 = DEF_count_sum__h6055.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d706 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_19___d74 ? DEF_perf_counters_vec_rg_counter_19_read____d457 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6055,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_19_read____d457;
  DEF_din__h22005 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)19u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d706) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d706;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_18_read____d444 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_18_read____d444),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h16419 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h16419),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450,
	  DEF_count_sum__h6104);
  DEF_count_sum_BIT_64___h16570 = DEF_count_sum__h6104.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d700 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_18___d75 ? DEF_perf_counters_vec_rg_counter_18_read____d444 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6104,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_18_read____d444;
  DEF_din__h21931 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)18u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d700) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d700;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_17_read____d431 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_17_read____d431),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h16217 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h16217),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437,
	  DEF_count_sum__h6153);
  DEF_count_sum_BIT_64___h16368 = DEF_count_sum__h6153.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d694 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_17___d76 ? DEF_perf_counters_vec_rg_counter_17_read____d431 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6153,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_17_read____d431;
  DEF_din__h21857 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)17u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d694) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d694;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_16_read____d418 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_16_read____d418),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h16015 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h16015),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424,
	  DEF_count_sum__h6202);
  DEF_count_sum_BIT_64___h16166 = DEF_count_sum__h6202.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d688 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_16___d77 ? DEF_perf_counters_vec_rg_counter_16_read____d418 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6202,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_16_read____d418;
  DEF_din__h21783 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)16u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d688) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d688;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_15_read____d405 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_15_read____d405),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h15813 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h15813),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411,
	  DEF_count_sum__h6251);
  DEF_count_sum_BIT_64___h15964 = DEF_count_sum__h6251.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d682 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_15___d78 ? DEF_perf_counters_vec_rg_counter_15_read____d405 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6251,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_15_read____d405;
  DEF_din__h21709 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)15u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d682) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d682;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_14_read____d392 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_14_read____d392),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h15611 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h15611),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398,
	  DEF_count_sum__h6300);
  DEF_count_sum_BIT_64___h15762 = DEF_count_sum__h6300.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d676 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_14___d79 ? DEF_perf_counters_vec_rg_counter_14_read____d392 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6300,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_14_read____d392;
  DEF_din__h21635 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)14u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d676) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d676;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_13_read____d379 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_13_read____d379),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h15409 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h15409),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385,
	  DEF_count_sum__h6349);
  DEF_count_sum_BIT_64___h15560 = DEF_count_sum__h6349.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d670 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_13___d80 ? DEF_perf_counters_vec_rg_counter_13_read____d379 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6349,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_13_read____d379;
  DEF_din__h21561 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)13u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d670) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d670;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_12_read____d366 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_12_read____d366),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h15207 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h15207),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372,
	  DEF_count_sum__h6398);
  DEF_count_sum_BIT_64___h15358 = DEF_count_sum__h6398.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d664 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_12___d81 ? DEF_perf_counters_vec_rg_counter_12_read____d366 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6398,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_12_read____d366;
  DEF_din__h21487 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)12u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d664) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d664;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_11_read____d353 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_11_read____d353),
												 0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h15005 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h15005),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359,
	  DEF_count_sum__h6447);
  DEF_count_sum_BIT_64___h15156 = DEF_count_sum__h6447.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d658 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_11___d82 ? DEF_perf_counters_vec_rg_counter_11_read____d353 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6447,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_11_read____d353;
  DEF_din__h21413 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)11u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d658) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d658;
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h14803 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h14803),
												  0u);
  DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_10_read____d340 >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_10_read____d340),
												 0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346,
	  DEF_count_sum__h6496);
  DEF_count_sum_BIT_64___h14954 = DEF_count_sum__h6496.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d652 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_10___d83 ? DEF_perf_counters_vec_rg_counter_10_read____d340 : primExtract64(64u,
																													65u,
																													DEF_count_sum__h6496,
																													32u,
																													63u,
																													32u,
																													0u)) : DEF_perf_counters_vec_rg_counter_10_read____d340;
  DEF_din__h21339 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)10u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d652) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d652;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_9_read____d327 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_9_read____d327),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h14601 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h14601),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333,
	  DEF_count_sum__h6545);
  DEF_count_sum_BIT_64___h14752 = DEF_count_sum__h6545.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d646 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_9___d84 ? DEF_perf_counters_vec_rg_counter_9_read____d327 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6545,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_9_read____d327;
  DEF_din__h21265 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)9u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d646) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d646;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_8_read____d314 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_8_read____d314),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h14399 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h14399),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320,
	  DEF_count_sum__h6594);
  DEF_count_sum_BIT_64___h14550 = DEF_count_sum__h6594.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d640 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_8___d85 ? DEF_perf_counters_vec_rg_counter_8_read____d314 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6594,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_8_read____d314;
  DEF_din__h21191 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)8u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d640) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d640;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_7_read____d301 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_7_read____d301),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h14197 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h14197),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307,
	  DEF_count_sum__h6643);
  DEF_count_sum_BIT_64___h14348 = DEF_count_sum__h6643.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d634 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_7___d86 ? DEF_perf_counters_vec_rg_counter_7_read____d301 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6643,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_7_read____d301;
  DEF_din__h21117 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)7u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d634) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d634;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_6_read____d288 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_6_read____d288),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h13995 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h13995),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294,
	  DEF_count_sum__h6692);
  DEF_count_sum_BIT_64___h14146 = DEF_count_sum__h6692.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d628 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_6___d87 ? DEF_perf_counters_vec_rg_counter_6_read____d288 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6692,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_6_read____d288;
  DEF_din__h21043 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)6u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d628) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d628;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_5_read____d275 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_5_read____d275),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h13793 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h13793),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281,
	  DEF_count_sum__h6741);
  DEF_count_sum_BIT_64___h13944 = DEF_count_sum__h6741.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d622 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_5___d88 ? DEF_perf_counters_vec_rg_counter_5_read____d275 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6741,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_5_read____d275;
  DEF_din__h20969 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)5u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d622) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d622;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_4_read____d262 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_4_read____d262),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h13591 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h13591),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268,
	  DEF_count_sum__h6790);
  DEF_count_sum_BIT_64___h13742 = DEF_count_sum__h6790.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d616 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_4___d89 ? DEF_perf_counters_vec_rg_counter_4_read____d262 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6790,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_4_read____d262;
  DEF_din__h20895 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)4u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d616) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d616;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_3_read____d249 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_3_read____d249),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h13389 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h13389),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255,
	  DEF_count_sum__h6839);
  DEF_count_sum_BIT_64___h13540 = DEF_count_sum__h6839.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d610 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_3___d90 ? DEF_perf_counters_vec_rg_counter_3_read____d249 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6839,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_3_read____d249;
  DEF_din__h20821 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)3u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d610) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d610;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_2_read____d236 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_2_read____d236),
												0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h13187 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h13187),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242,
	  DEF_count_sum__h6888);
  DEF_count_sum_BIT_64___h13338 = DEF_count_sum__h6888.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d604 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_2___d91 ? DEF_perf_counters_vec_rg_counter_2_read____d236 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6888,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_2_read____d236;
  DEF_din__h20747 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)2u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d604) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d604;
  DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_1_read____d223 >> 32u))),
									    32u,
									    33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_1_read____d223),
												0u);
  DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_perf_counters_vec_rg_counter_0_read____d94 >> 32u))),
									  32u,
									  33u).set_whole_word((tUInt32)(DEF_perf_counters_vec_rg_counter_0_read____d94),
											      0u);
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h12985 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h12985),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229,
	  DEF_count_sum__h6937);
  DEF_count_sum_BIT_64___h13136 = DEF_count_sum__h6937.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d598 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_1___d92 ? DEF_perf_counters_vec_rg_counter_1_read____d223 : primExtract64(64u,
																												      65u,
																												      DEF_count_sum__h6937,
																												      32u,
																												      63u,
																												      32u,
																												      0u)) : DEF_perf_counters_vec_rg_counter_1_read____d223;
  DEF_din__h20673 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)1u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d598) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d598;
  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h7822 >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_x__h7822),
												  0u);
  wop_add(DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95,
	  DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217,
	  DEF_count_sum__h6986);
  DEF_count_sum_BIT_64___h12938 = DEF_count_sum__h6986.get_bits_in_word8(2u, 0u, 1u);
  DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d592 = DEF_perf_counters_events_wire_whas____d63 ? (DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_0___d93 ? DEF_perf_counters_vec_rg_counter_0_read____d94 : primExtract64(64u,
																												     65u,
																												     DEF_count_sum__h6986,
																												     32u,
																												     63u,
																												     32u,
																												     0u)) : DEF_perf_counters_vec_rg_counter_0_read____d94;
  DEF_din__h19591 = DEF_perf_counters_write_counter_wire_whas____d585 ? (DEF_x__h19630 == (tUInt8)0u ? DEF_n__h19631 : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d592) : DEF_IF_perf_counters_events_wire_whas__3_THEN_IF_p_ETC___d592;
  DEF__theResult_____1_snd__h6988 = DEF_count_sum_BIT_64___h12938 ? 1u : 0u;
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_0__ETC___d221 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_0___d93 ? 0u : DEF__theResult_____1_snd__h6988;
  DEF__theResult_____1_snd__h6939 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_0__ETC___d221 >> 2u)) << 2u) | (((tUInt32)(DEF_count_sum_BIT_64___h13136)) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_0__ETC___d221)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_1__ETC___d234 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_1___d92 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_0__ETC___d221 : DEF__theResult_____1_snd__h6939;
  DEF__theResult_____1_snd__h6890 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_1__ETC___d234 >> 3u)) << 3u) | (((tUInt32)(DEF_count_sum_BIT_64___h13338)) << 2u)) | (tUInt32)((tUInt8)((tUInt8)3u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_1__ETC___d234)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_2__ETC___d247 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_2___d91 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_1__ETC___d234 : DEF__theResult_____1_snd__h6890;
  DEF__theResult_____1_snd__h6841 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_2__ETC___d247 >> 4u)) << 4u) | (((tUInt32)(DEF_count_sum_BIT_64___h13540)) << 3u)) | (tUInt32)((tUInt8)((tUInt8)7u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_2__ETC___d247)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_3__ETC___d260 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_3___d90 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_2__ETC___d247 : DEF__theResult_____1_snd__h6841;
  DEF__theResult_____1_snd__h6792 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_3__ETC___d260 >> 5u)) << 5u) | (((tUInt32)(DEF_count_sum_BIT_64___h13742)) << 4u)) | (tUInt32)((tUInt8)((tUInt8)15u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_3__ETC___d260)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_4__ETC___d273 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_4___d89 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_3__ETC___d260 : DEF__theResult_____1_snd__h6792;
  DEF__theResult_____1_snd__h6743 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_4__ETC___d273 >> 6u)) << 6u) | (((tUInt32)(DEF_count_sum_BIT_64___h13944)) << 5u)) | (tUInt32)((tUInt8)((tUInt8)31u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_4__ETC___d273)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_5__ETC___d286 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_5___d88 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_4__ETC___d273 : DEF__theResult_____1_snd__h6743;
  DEF__theResult_____1_snd__h6694 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_5__ETC___d286 >> 7u)) << 7u) | (((tUInt32)(DEF_count_sum_BIT_64___h14146)) << 6u)) | (tUInt32)((tUInt8)((tUInt8)63u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_5__ETC___d286)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_6__ETC___d299 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_6___d87 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_5__ETC___d286 : DEF__theResult_____1_snd__h6694;
  DEF__theResult_____1_snd__h6645 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_6__ETC___d299 >> 8u)) << 8u) | (((tUInt32)(DEF_count_sum_BIT_64___h14348)) << 7u)) | (tUInt32)((tUInt8)((tUInt8)127u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_6__ETC___d299)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_7__ETC___d312 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_7___d86 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_6__ETC___d299 : DEF__theResult_____1_snd__h6645;
  DEF__theResult_____1_snd__h6596 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_7__ETC___d312 >> 9u)) << 9u) | (((tUInt32)(DEF_count_sum_BIT_64___h14550)) << 8u)) | (tUInt32)((tUInt8)((tUInt8)255u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_7__ETC___d312)));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_8__ETC___d325 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_8___d85 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_7__ETC___d312 : DEF__theResult_____1_snd__h6596;
  DEF__theResult_____1_snd__h6547 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_8__ETC___d325 >> 10u)) << 10u) | (((tUInt32)(DEF_count_sum_BIT_64___h14752)) << 9u)) | (tUInt32)(511u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_8__ETC___d325));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_9__ETC___d338 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_9___d84 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_8__ETC___d325 : DEF__theResult_____1_snd__h6547;
  DEF__theResult_____1_snd__h6498 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_9__ETC___d338 >> 11u)) << 11u) | (((tUInt32)(DEF_count_sum_BIT_64___h14954)) << 10u)) | (tUInt32)(1023u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_9__ETC___d338));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_10_ETC___d351 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_10___d83 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_9__ETC___d338 : DEF__theResult_____1_snd__h6498;
  DEF__theResult_____1_snd__h6449 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_10_ETC___d351 >> 12u)) << 12u) | (((tUInt32)(DEF_count_sum_BIT_64___h15156)) << 11u)) | (tUInt32)(2047u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_10_ETC___d351));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_11_ETC___d364 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_11___d82 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_10_ETC___d351 : DEF__theResult_____1_snd__h6449;
  DEF__theResult_____1_snd__h6400 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_11_ETC___d364 >> 13u)) << 13u) | (((tUInt32)(DEF_count_sum_BIT_64___h15358)) << 12u)) | (tUInt32)(4095u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_11_ETC___d364));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_12_ETC___d377 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_12___d81 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_11_ETC___d364 : DEF__theResult_____1_snd__h6400;
  DEF__theResult_____1_snd__h6351 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_12_ETC___d377 >> 14u)) << 14u) | (((tUInt32)(DEF_count_sum_BIT_64___h15560)) << 13u)) | (tUInt32)(8191u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_12_ETC___d377));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_13_ETC___d390 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_13___d80 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_12_ETC___d377 : DEF__theResult_____1_snd__h6351;
  DEF__theResult_____1_snd__h6302 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_13_ETC___d390 >> 15u)) << 15u) | (((tUInt32)(DEF_count_sum_BIT_64___h15762)) << 14u)) | (tUInt32)(16383u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_13_ETC___d390));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_14_ETC___d403 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_14___d79 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_13_ETC___d390 : DEF__theResult_____1_snd__h6302;
  DEF__theResult_____1_snd__h6253 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_14_ETC___d403 >> 16u)) << 16u) | (((tUInt32)(DEF_count_sum_BIT_64___h15964)) << 15u)) | (tUInt32)(32767u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_14_ETC___d403));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_15_ETC___d416 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_15___d78 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_14_ETC___d403 : DEF__theResult_____1_snd__h6253;
  DEF__theResult_____1_snd__h6204 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_15_ETC___d416 >> 17u)) << 17u) | (((tUInt32)(DEF_count_sum_BIT_64___h16166)) << 16u)) | (tUInt32)(65535u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_15_ETC___d416));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_16_ETC___d429 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_16___d77 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_15_ETC___d416 : DEF__theResult_____1_snd__h6204;
  DEF__theResult_____1_snd__h6155 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_16_ETC___d429 >> 18u)) << 18u) | (((tUInt32)(DEF_count_sum_BIT_64___h16368)) << 17u)) | (tUInt32)(131071u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_16_ETC___d429));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_17_ETC___d442 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_17___d76 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_16_ETC___d429 : DEF__theResult_____1_snd__h6155;
  DEF__theResult_____1_snd__h6106 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_17_ETC___d442 >> 19u)) << 19u) | (((tUInt32)(DEF_count_sum_BIT_64___h16570)) << 18u)) | (tUInt32)(262143u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_17_ETC___d442));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_18_ETC___d455 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_18___d75 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_17_ETC___d442 : DEF__theResult_____1_snd__h6106;
  DEF__theResult_____1_snd__h6057 = 536870911u & (((((tUInt32)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_18_ETC___d455 >> 20u)) << 20u) | (((tUInt32)(DEF_count_sum_BIT_64___h16772)) << 19u)) | (tUInt32)(524287u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_18_ETC___d455));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_19_ETC___d468 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_19___d74 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_18_ETC___d455 : DEF__theResult_____1_snd__h6057;
  DEF__theResult_____1_snd__h6008 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_19_ETC___d468 >> 21u))) << 21u) | (((tUInt32)(DEF_count_sum_BIT_64___h16974)) << 20u)) | (tUInt32)(1048575u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_19_ETC___d468));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_20_ETC___d481 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_20___d73 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_19_ETC___d468 : DEF__theResult_____1_snd__h6008;
  DEF__theResult_____1_snd__h5959 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_20_ETC___d481 >> 22u))) << 22u) | (((tUInt32)(DEF_count_sum_BIT_64___h17176)) << 21u)) | (tUInt32)(2097151u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_20_ETC___d481));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_21_ETC___d494 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_21___d72 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_20_ETC___d481 : DEF__theResult_____1_snd__h5959;
  DEF__theResult_____1_snd__h5910 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_21_ETC___d494 >> 23u))) << 23u) | (((tUInt32)(DEF_count_sum_BIT_64___h17378)) << 22u)) | (tUInt32)(4194303u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_21_ETC___d494));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_22_ETC___d507 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_22___d71 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_21_ETC___d494 : DEF__theResult_____1_snd__h5910;
  DEF__theResult_____1_snd__h5861 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_22_ETC___d507 >> 24u))) << 24u) | (((tUInt32)(DEF_count_sum_BIT_64___h17580)) << 23u)) | (tUInt32)(8388607u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_22_ETC___d507));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_23_ETC___d520 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_23___d70 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_22_ETC___d507 : DEF__theResult_____1_snd__h5861;
  DEF__theResult_____1_snd__h5812 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_23_ETC___d520 >> 25u))) << 25u) | (((tUInt32)(DEF_count_sum_BIT_64___h17782)) << 24u)) | (tUInt32)(16777215u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_23_ETC___d520));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_24_ETC___d533 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_24___d69 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_23_ETC___d520 : DEF__theResult_____1_snd__h5812;
  DEF__theResult_____1_snd__h5763 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_24_ETC___d533 >> 26u))) << 26u) | (((tUInt32)(DEF_count_sum_BIT_64___h17984)) << 25u)) | (tUInt32)(33554431u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_24_ETC___d533));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_25_ETC___d546 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_25___d68 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_24_ETC___d533 : DEF__theResult_____1_snd__h5763;
  DEF__theResult_____1_snd__h5714 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_25_ETC___d546 >> 27u))) << 27u) | (((tUInt32)(DEF_count_sum_BIT_64___h18186)) << 26u)) | (tUInt32)(67108863u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_25_ETC___d546));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_26_ETC___d559 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_26___d67 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_25_ETC___d546 : DEF__theResult_____1_snd__h5714;
  DEF__theResult_____1_snd__h5665 = 536870911u & (((((tUInt32)((tUInt8)(DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_26_ETC___d559 >> 28u))) << 28u) | (((tUInt32)(DEF_count_sum_BIT_64___h18388)) << 27u)) | (tUInt32)(134217727u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_26_ETC___d559));
  DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_27_ETC___d572 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_27___d66 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_26_ETC___d559 : DEF__theResult_____1_snd__h5665;
  DEF__theResult_____1_snd__h5616 = 536870911u & ((((tUInt32)(DEF_count_sum_BIT_64___h18590)) << 28u) | (tUInt32)(268435455u & DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_27_ETC___d572));
  DEF_new_value__h5353 = DEF_perf_counters_rg_ctr_inhibit_read__4_BIT_28___d65 ? DEF_IF_perf_counters_rg_ctr_inhibit_read__4_BIT_27_ETC___d572 : DEF__theResult_____1_snd__h5616;
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d5)
    INST_perf_counters_vec_rg_event_sel_0.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d8)
    INST_perf_counters_vec_rg_event_sel_1.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d10)
    INST_perf_counters_vec_rg_event_sel_2.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d12)
    INST_perf_counters_vec_rg_event_sel_3.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d14)
    INST_perf_counters_vec_rg_event_sel_4.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d16)
    INST_perf_counters_vec_rg_event_sel_5.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d18)
    INST_perf_counters_vec_rg_event_sel_6.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d20)
    INST_perf_counters_vec_rg_event_sel_7.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d22)
    INST_perf_counters_vec_rg_event_sel_8.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d24)
    INST_perf_counters_vec_rg_event_sel_9.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d26)
    INST_perf_counters_vec_rg_event_sel_10.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d28)
    INST_perf_counters_vec_rg_event_sel_11.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d30)
    INST_perf_counters_vec_rg_event_sel_12.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d32)
    INST_perf_counters_vec_rg_event_sel_13.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d34)
    INST_perf_counters_vec_rg_event_sel_14.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d38)
    INST_perf_counters_vec_rg_event_sel_16.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d36)
    INST_perf_counters_vec_rg_event_sel_15.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d40)
    INST_perf_counters_vec_rg_event_sel_17.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d42)
    INST_perf_counters_vec_rg_event_sel_18.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d44)
    INST_perf_counters_vec_rg_event_sel_19.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d46)
    INST_perf_counters_vec_rg_event_sel_20.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d48)
    INST_perf_counters_vec_rg_event_sel_21.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d50)
    INST_perf_counters_vec_rg_event_sel_22.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d52)
    INST_perf_counters_vec_rg_event_sel_23.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d56)
    INST_perf_counters_vec_rg_event_sel_25.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d54)
    INST_perf_counters_vec_rg_event_sel_24.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d58)
    INST_perf_counters_vec_rg_event_sel_26.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d60)
    INST_perf_counters_vec_rg_event_sel_27.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_write_ctr_sel_wire_wget_BITS_11__ETC___d62)
    INST_perf_counters_vec_rg_event_sel_28.METH_write(DEF_x__h4753);
  if (DEF_perf_counters_events_wire_whas____d63)
    INST_perf_counters_wr_overflow.METH_wset(DEF_new_value__h5353);
  INST_perf_counters_vec_rg_counter_0.METH_write(DEF_din__h19591);
  INST_perf_counters_vec_rg_counter_1.METH_write(DEF_din__h20673);
  INST_perf_counters_vec_rg_counter_2.METH_write(DEF_din__h20747);
  INST_perf_counters_vec_rg_counter_4.METH_write(DEF_din__h20895);
  INST_perf_counters_vec_rg_counter_3.METH_write(DEF_din__h20821);
  INST_perf_counters_vec_rg_counter_5.METH_write(DEF_din__h20969);
  INST_perf_counters_vec_rg_counter_6.METH_write(DEF_din__h21043);
  INST_perf_counters_vec_rg_counter_7.METH_write(DEF_din__h21117);
  INST_perf_counters_vec_rg_counter_8.METH_write(DEF_din__h21191);
  INST_perf_counters_vec_rg_counter_9.METH_write(DEF_din__h21265);
  INST_perf_counters_vec_rg_counter_10.METH_write(DEF_din__h21339);
  INST_perf_counters_vec_rg_counter_11.METH_write(DEF_din__h21413);
  INST_perf_counters_vec_rg_counter_12.METH_write(DEF_din__h21487);
  INST_perf_counters_vec_rg_counter_13.METH_write(DEF_din__h21561);
  INST_perf_counters_vec_rg_counter_14.METH_write(DEF_din__h21635);
  INST_perf_counters_vec_rg_counter_15.METH_write(DEF_din__h21709);
  INST_perf_counters_vec_rg_counter_16.METH_write(DEF_din__h21783);
  INST_perf_counters_vec_rg_counter_17.METH_write(DEF_din__h21857);
  INST_perf_counters_vec_rg_counter_18.METH_write(DEF_din__h21931);
  INST_perf_counters_vec_rg_counter_19.METH_write(DEF_din__h22005);
  INST_perf_counters_vec_rg_counter_20.METH_write(DEF_din__h22079);
  INST_perf_counters_vec_rg_counter_22.METH_write(DEF_din__h22227);
  INST_perf_counters_vec_rg_counter_21.METH_write(DEF_din__h22153);
  INST_perf_counters_vec_rg_counter_23.METH_write(DEF_din__h22301);
  INST_perf_counters_vec_rg_counter_24.METH_write(DEF_din__h22375);
  INST_perf_counters_vec_rg_counter_25.METH_write(DEF_din__h22449);
  INST_perf_counters_vec_rg_counter_26.METH_write(DEF_din__h22523);
  INST_perf_counters_vec_rg_counter_27.METH_write(DEF_din__h22597);
  INST_perf_counters_vec_rg_counter_28.METH_write(DEF_din__h22659);
}


/* Methods */

void MOD_mkPerfCountersFlute::METH_send_performance_events(tUWide ARG_send_performance_events_evts)
{
  PORT_send_performance_events_evts = ARG_send_performance_events_evts;
  if (PORT_RDY_send_performance_events)
    INST_perf_counters_events_wire.METH_wset(ARG_send_performance_events_evts);
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_send_performance_events()
{
  tUInt8 DEF_CAN_FIRE_send_performance_events;
  DEF_CAN_FIRE_send_performance_events = (tUInt8)1u;
  PORT_RDY_send_performance_events = DEF_CAN_FIRE_send_performance_events;
  return PORT_RDY_send_performance_events;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_0__read()
{
  tUInt64 PORT_read_counters_0__read;
  DEF_perf_counters_vec_rg_counter_0_read____d94 = INST_perf_counters_vec_rg_counter_0.METH_read();
  PORT_read_counters_0__read = DEF_perf_counters_vec_rg_counter_0_read____d94;
  return PORT_read_counters_0__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_0__read()
{
  tUInt8 PORT_RDY_read_counters_0__read;
  tUInt8 DEF_CAN_FIRE_read_counters_0__read;
  DEF_CAN_FIRE_read_counters_0__read = (tUInt8)1u;
  PORT_RDY_read_counters_0__read = DEF_CAN_FIRE_read_counters_0__read;
  return PORT_RDY_read_counters_0__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_1__read()
{
  tUInt64 PORT_read_counters_1__read;
  DEF_perf_counters_vec_rg_counter_1_read____d223 = INST_perf_counters_vec_rg_counter_1.METH_read();
  PORT_read_counters_1__read = DEF_perf_counters_vec_rg_counter_1_read____d223;
  return PORT_read_counters_1__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_1__read()
{
  tUInt8 PORT_RDY_read_counters_1__read;
  tUInt8 DEF_CAN_FIRE_read_counters_1__read;
  DEF_CAN_FIRE_read_counters_1__read = (tUInt8)1u;
  PORT_RDY_read_counters_1__read = DEF_CAN_FIRE_read_counters_1__read;
  return PORT_RDY_read_counters_1__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_2__read()
{
  tUInt64 PORT_read_counters_2__read;
  DEF_perf_counters_vec_rg_counter_2_read____d236 = INST_perf_counters_vec_rg_counter_2.METH_read();
  PORT_read_counters_2__read = DEF_perf_counters_vec_rg_counter_2_read____d236;
  return PORT_read_counters_2__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_2__read()
{
  tUInt8 PORT_RDY_read_counters_2__read;
  tUInt8 DEF_CAN_FIRE_read_counters_2__read;
  DEF_CAN_FIRE_read_counters_2__read = (tUInt8)1u;
  PORT_RDY_read_counters_2__read = DEF_CAN_FIRE_read_counters_2__read;
  return PORT_RDY_read_counters_2__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_3__read()
{
  tUInt64 PORT_read_counters_3__read;
  DEF_perf_counters_vec_rg_counter_3_read____d249 = INST_perf_counters_vec_rg_counter_3.METH_read();
  PORT_read_counters_3__read = DEF_perf_counters_vec_rg_counter_3_read____d249;
  return PORT_read_counters_3__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_3__read()
{
  tUInt8 PORT_RDY_read_counters_3__read;
  tUInt8 DEF_CAN_FIRE_read_counters_3__read;
  DEF_CAN_FIRE_read_counters_3__read = (tUInt8)1u;
  PORT_RDY_read_counters_3__read = DEF_CAN_FIRE_read_counters_3__read;
  return PORT_RDY_read_counters_3__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_4__read()
{
  tUInt64 PORT_read_counters_4__read;
  DEF_perf_counters_vec_rg_counter_4_read____d262 = INST_perf_counters_vec_rg_counter_4.METH_read();
  PORT_read_counters_4__read = DEF_perf_counters_vec_rg_counter_4_read____d262;
  return PORT_read_counters_4__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_4__read()
{
  tUInt8 PORT_RDY_read_counters_4__read;
  tUInt8 DEF_CAN_FIRE_read_counters_4__read;
  DEF_CAN_FIRE_read_counters_4__read = (tUInt8)1u;
  PORT_RDY_read_counters_4__read = DEF_CAN_FIRE_read_counters_4__read;
  return PORT_RDY_read_counters_4__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_5__read()
{
  tUInt64 PORT_read_counters_5__read;
  DEF_perf_counters_vec_rg_counter_5_read____d275 = INST_perf_counters_vec_rg_counter_5.METH_read();
  PORT_read_counters_5__read = DEF_perf_counters_vec_rg_counter_5_read____d275;
  return PORT_read_counters_5__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_5__read()
{
  tUInt8 PORT_RDY_read_counters_5__read;
  tUInt8 DEF_CAN_FIRE_read_counters_5__read;
  DEF_CAN_FIRE_read_counters_5__read = (tUInt8)1u;
  PORT_RDY_read_counters_5__read = DEF_CAN_FIRE_read_counters_5__read;
  return PORT_RDY_read_counters_5__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_6__read()
{
  tUInt64 PORT_read_counters_6__read;
  DEF_perf_counters_vec_rg_counter_6_read____d288 = INST_perf_counters_vec_rg_counter_6.METH_read();
  PORT_read_counters_6__read = DEF_perf_counters_vec_rg_counter_6_read____d288;
  return PORT_read_counters_6__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_6__read()
{
  tUInt8 PORT_RDY_read_counters_6__read;
  tUInt8 DEF_CAN_FIRE_read_counters_6__read;
  DEF_CAN_FIRE_read_counters_6__read = (tUInt8)1u;
  PORT_RDY_read_counters_6__read = DEF_CAN_FIRE_read_counters_6__read;
  return PORT_RDY_read_counters_6__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_7__read()
{
  tUInt64 PORT_read_counters_7__read;
  DEF_perf_counters_vec_rg_counter_7_read____d301 = INST_perf_counters_vec_rg_counter_7.METH_read();
  PORT_read_counters_7__read = DEF_perf_counters_vec_rg_counter_7_read____d301;
  return PORT_read_counters_7__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_7__read()
{
  tUInt8 PORT_RDY_read_counters_7__read;
  tUInt8 DEF_CAN_FIRE_read_counters_7__read;
  DEF_CAN_FIRE_read_counters_7__read = (tUInt8)1u;
  PORT_RDY_read_counters_7__read = DEF_CAN_FIRE_read_counters_7__read;
  return PORT_RDY_read_counters_7__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_8__read()
{
  tUInt64 PORT_read_counters_8__read;
  DEF_perf_counters_vec_rg_counter_8_read____d314 = INST_perf_counters_vec_rg_counter_8.METH_read();
  PORT_read_counters_8__read = DEF_perf_counters_vec_rg_counter_8_read____d314;
  return PORT_read_counters_8__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_8__read()
{
  tUInt8 PORT_RDY_read_counters_8__read;
  tUInt8 DEF_CAN_FIRE_read_counters_8__read;
  DEF_CAN_FIRE_read_counters_8__read = (tUInt8)1u;
  PORT_RDY_read_counters_8__read = DEF_CAN_FIRE_read_counters_8__read;
  return PORT_RDY_read_counters_8__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_9__read()
{
  tUInt64 PORT_read_counters_9__read;
  DEF_perf_counters_vec_rg_counter_9_read____d327 = INST_perf_counters_vec_rg_counter_9.METH_read();
  PORT_read_counters_9__read = DEF_perf_counters_vec_rg_counter_9_read____d327;
  return PORT_read_counters_9__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_9__read()
{
  tUInt8 PORT_RDY_read_counters_9__read;
  tUInt8 DEF_CAN_FIRE_read_counters_9__read;
  DEF_CAN_FIRE_read_counters_9__read = (tUInt8)1u;
  PORT_RDY_read_counters_9__read = DEF_CAN_FIRE_read_counters_9__read;
  return PORT_RDY_read_counters_9__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_10__read()
{
  tUInt64 PORT_read_counters_10__read;
  DEF_perf_counters_vec_rg_counter_10_read____d340 = INST_perf_counters_vec_rg_counter_10.METH_read();
  PORT_read_counters_10__read = DEF_perf_counters_vec_rg_counter_10_read____d340;
  return PORT_read_counters_10__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_10__read()
{
  tUInt8 PORT_RDY_read_counters_10__read;
  tUInt8 DEF_CAN_FIRE_read_counters_10__read;
  DEF_CAN_FIRE_read_counters_10__read = (tUInt8)1u;
  PORT_RDY_read_counters_10__read = DEF_CAN_FIRE_read_counters_10__read;
  return PORT_RDY_read_counters_10__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_11__read()
{
  tUInt64 PORT_read_counters_11__read;
  DEF_perf_counters_vec_rg_counter_11_read____d353 = INST_perf_counters_vec_rg_counter_11.METH_read();
  PORT_read_counters_11__read = DEF_perf_counters_vec_rg_counter_11_read____d353;
  return PORT_read_counters_11__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_11__read()
{
  tUInt8 PORT_RDY_read_counters_11__read;
  tUInt8 DEF_CAN_FIRE_read_counters_11__read;
  DEF_CAN_FIRE_read_counters_11__read = (tUInt8)1u;
  PORT_RDY_read_counters_11__read = DEF_CAN_FIRE_read_counters_11__read;
  return PORT_RDY_read_counters_11__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_12__read()
{
  tUInt64 PORT_read_counters_12__read;
  DEF_perf_counters_vec_rg_counter_12_read____d366 = INST_perf_counters_vec_rg_counter_12.METH_read();
  PORT_read_counters_12__read = DEF_perf_counters_vec_rg_counter_12_read____d366;
  return PORT_read_counters_12__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_12__read()
{
  tUInt8 PORT_RDY_read_counters_12__read;
  tUInt8 DEF_CAN_FIRE_read_counters_12__read;
  DEF_CAN_FIRE_read_counters_12__read = (tUInt8)1u;
  PORT_RDY_read_counters_12__read = DEF_CAN_FIRE_read_counters_12__read;
  return PORT_RDY_read_counters_12__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_13__read()
{
  tUInt64 PORT_read_counters_13__read;
  DEF_perf_counters_vec_rg_counter_13_read____d379 = INST_perf_counters_vec_rg_counter_13.METH_read();
  PORT_read_counters_13__read = DEF_perf_counters_vec_rg_counter_13_read____d379;
  return PORT_read_counters_13__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_13__read()
{
  tUInt8 PORT_RDY_read_counters_13__read;
  tUInt8 DEF_CAN_FIRE_read_counters_13__read;
  DEF_CAN_FIRE_read_counters_13__read = (tUInt8)1u;
  PORT_RDY_read_counters_13__read = DEF_CAN_FIRE_read_counters_13__read;
  return PORT_RDY_read_counters_13__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_14__read()
{
  tUInt64 PORT_read_counters_14__read;
  DEF_perf_counters_vec_rg_counter_14_read____d392 = INST_perf_counters_vec_rg_counter_14.METH_read();
  PORT_read_counters_14__read = DEF_perf_counters_vec_rg_counter_14_read____d392;
  return PORT_read_counters_14__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_14__read()
{
  tUInt8 PORT_RDY_read_counters_14__read;
  tUInt8 DEF_CAN_FIRE_read_counters_14__read;
  DEF_CAN_FIRE_read_counters_14__read = (tUInt8)1u;
  PORT_RDY_read_counters_14__read = DEF_CAN_FIRE_read_counters_14__read;
  return PORT_RDY_read_counters_14__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_15__read()
{
  tUInt64 PORT_read_counters_15__read;
  DEF_perf_counters_vec_rg_counter_15_read____d405 = INST_perf_counters_vec_rg_counter_15.METH_read();
  PORT_read_counters_15__read = DEF_perf_counters_vec_rg_counter_15_read____d405;
  return PORT_read_counters_15__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_15__read()
{
  tUInt8 PORT_RDY_read_counters_15__read;
  tUInt8 DEF_CAN_FIRE_read_counters_15__read;
  DEF_CAN_FIRE_read_counters_15__read = (tUInt8)1u;
  PORT_RDY_read_counters_15__read = DEF_CAN_FIRE_read_counters_15__read;
  return PORT_RDY_read_counters_15__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_16__read()
{
  tUInt64 PORT_read_counters_16__read;
  DEF_perf_counters_vec_rg_counter_16_read____d418 = INST_perf_counters_vec_rg_counter_16.METH_read();
  PORT_read_counters_16__read = DEF_perf_counters_vec_rg_counter_16_read____d418;
  return PORT_read_counters_16__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_16__read()
{
  tUInt8 PORT_RDY_read_counters_16__read;
  tUInt8 DEF_CAN_FIRE_read_counters_16__read;
  DEF_CAN_FIRE_read_counters_16__read = (tUInt8)1u;
  PORT_RDY_read_counters_16__read = DEF_CAN_FIRE_read_counters_16__read;
  return PORT_RDY_read_counters_16__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_17__read()
{
  tUInt64 PORT_read_counters_17__read;
  DEF_perf_counters_vec_rg_counter_17_read____d431 = INST_perf_counters_vec_rg_counter_17.METH_read();
  PORT_read_counters_17__read = DEF_perf_counters_vec_rg_counter_17_read____d431;
  return PORT_read_counters_17__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_17__read()
{
  tUInt8 PORT_RDY_read_counters_17__read;
  tUInt8 DEF_CAN_FIRE_read_counters_17__read;
  DEF_CAN_FIRE_read_counters_17__read = (tUInt8)1u;
  PORT_RDY_read_counters_17__read = DEF_CAN_FIRE_read_counters_17__read;
  return PORT_RDY_read_counters_17__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_18__read()
{
  tUInt64 PORT_read_counters_18__read;
  DEF_perf_counters_vec_rg_counter_18_read____d444 = INST_perf_counters_vec_rg_counter_18.METH_read();
  PORT_read_counters_18__read = DEF_perf_counters_vec_rg_counter_18_read____d444;
  return PORT_read_counters_18__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_18__read()
{
  tUInt8 PORT_RDY_read_counters_18__read;
  tUInt8 DEF_CAN_FIRE_read_counters_18__read;
  DEF_CAN_FIRE_read_counters_18__read = (tUInt8)1u;
  PORT_RDY_read_counters_18__read = DEF_CAN_FIRE_read_counters_18__read;
  return PORT_RDY_read_counters_18__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_19__read()
{
  tUInt64 PORT_read_counters_19__read;
  DEF_perf_counters_vec_rg_counter_19_read____d457 = INST_perf_counters_vec_rg_counter_19.METH_read();
  PORT_read_counters_19__read = DEF_perf_counters_vec_rg_counter_19_read____d457;
  return PORT_read_counters_19__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_19__read()
{
  tUInt8 PORT_RDY_read_counters_19__read;
  tUInt8 DEF_CAN_FIRE_read_counters_19__read;
  DEF_CAN_FIRE_read_counters_19__read = (tUInt8)1u;
  PORT_RDY_read_counters_19__read = DEF_CAN_FIRE_read_counters_19__read;
  return PORT_RDY_read_counters_19__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_20__read()
{
  tUInt64 PORT_read_counters_20__read;
  DEF_perf_counters_vec_rg_counter_20_read____d470 = INST_perf_counters_vec_rg_counter_20.METH_read();
  PORT_read_counters_20__read = DEF_perf_counters_vec_rg_counter_20_read____d470;
  return PORT_read_counters_20__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_20__read()
{
  tUInt8 PORT_RDY_read_counters_20__read;
  tUInt8 DEF_CAN_FIRE_read_counters_20__read;
  DEF_CAN_FIRE_read_counters_20__read = (tUInt8)1u;
  PORT_RDY_read_counters_20__read = DEF_CAN_FIRE_read_counters_20__read;
  return PORT_RDY_read_counters_20__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_21__read()
{
  tUInt64 PORT_read_counters_21__read;
  DEF_perf_counters_vec_rg_counter_21_read____d483 = INST_perf_counters_vec_rg_counter_21.METH_read();
  PORT_read_counters_21__read = DEF_perf_counters_vec_rg_counter_21_read____d483;
  return PORT_read_counters_21__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_21__read()
{
  tUInt8 PORT_RDY_read_counters_21__read;
  tUInt8 DEF_CAN_FIRE_read_counters_21__read;
  DEF_CAN_FIRE_read_counters_21__read = (tUInt8)1u;
  PORT_RDY_read_counters_21__read = DEF_CAN_FIRE_read_counters_21__read;
  return PORT_RDY_read_counters_21__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_22__read()
{
  tUInt64 PORT_read_counters_22__read;
  DEF_perf_counters_vec_rg_counter_22_read____d496 = INST_perf_counters_vec_rg_counter_22.METH_read();
  PORT_read_counters_22__read = DEF_perf_counters_vec_rg_counter_22_read____d496;
  return PORT_read_counters_22__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_22__read()
{
  tUInt8 PORT_RDY_read_counters_22__read;
  tUInt8 DEF_CAN_FIRE_read_counters_22__read;
  DEF_CAN_FIRE_read_counters_22__read = (tUInt8)1u;
  PORT_RDY_read_counters_22__read = DEF_CAN_FIRE_read_counters_22__read;
  return PORT_RDY_read_counters_22__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_23__read()
{
  tUInt64 PORT_read_counters_23__read;
  DEF_perf_counters_vec_rg_counter_23_read____d509 = INST_perf_counters_vec_rg_counter_23.METH_read();
  PORT_read_counters_23__read = DEF_perf_counters_vec_rg_counter_23_read____d509;
  return PORT_read_counters_23__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_23__read()
{
  tUInt8 PORT_RDY_read_counters_23__read;
  tUInt8 DEF_CAN_FIRE_read_counters_23__read;
  DEF_CAN_FIRE_read_counters_23__read = (tUInt8)1u;
  PORT_RDY_read_counters_23__read = DEF_CAN_FIRE_read_counters_23__read;
  return PORT_RDY_read_counters_23__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_24__read()
{
  tUInt64 PORT_read_counters_24__read;
  DEF_perf_counters_vec_rg_counter_24_read____d522 = INST_perf_counters_vec_rg_counter_24.METH_read();
  PORT_read_counters_24__read = DEF_perf_counters_vec_rg_counter_24_read____d522;
  return PORT_read_counters_24__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_24__read()
{
  tUInt8 PORT_RDY_read_counters_24__read;
  tUInt8 DEF_CAN_FIRE_read_counters_24__read;
  DEF_CAN_FIRE_read_counters_24__read = (tUInt8)1u;
  PORT_RDY_read_counters_24__read = DEF_CAN_FIRE_read_counters_24__read;
  return PORT_RDY_read_counters_24__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_25__read()
{
  tUInt64 PORT_read_counters_25__read;
  DEF_perf_counters_vec_rg_counter_25_read____d535 = INST_perf_counters_vec_rg_counter_25.METH_read();
  PORT_read_counters_25__read = DEF_perf_counters_vec_rg_counter_25_read____d535;
  return PORT_read_counters_25__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_25__read()
{
  tUInt8 PORT_RDY_read_counters_25__read;
  tUInt8 DEF_CAN_FIRE_read_counters_25__read;
  DEF_CAN_FIRE_read_counters_25__read = (tUInt8)1u;
  PORT_RDY_read_counters_25__read = DEF_CAN_FIRE_read_counters_25__read;
  return PORT_RDY_read_counters_25__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_26__read()
{
  tUInt64 PORT_read_counters_26__read;
  DEF_perf_counters_vec_rg_counter_26_read____d548 = INST_perf_counters_vec_rg_counter_26.METH_read();
  PORT_read_counters_26__read = DEF_perf_counters_vec_rg_counter_26_read____d548;
  return PORT_read_counters_26__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_26__read()
{
  tUInt8 PORT_RDY_read_counters_26__read;
  tUInt8 DEF_CAN_FIRE_read_counters_26__read;
  DEF_CAN_FIRE_read_counters_26__read = (tUInt8)1u;
  PORT_RDY_read_counters_26__read = DEF_CAN_FIRE_read_counters_26__read;
  return PORT_RDY_read_counters_26__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_27__read()
{
  tUInt64 PORT_read_counters_27__read;
  DEF_perf_counters_vec_rg_counter_27_read____d561 = INST_perf_counters_vec_rg_counter_27.METH_read();
  PORT_read_counters_27__read = DEF_perf_counters_vec_rg_counter_27_read____d561;
  return PORT_read_counters_27__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_27__read()
{
  tUInt8 PORT_RDY_read_counters_27__read;
  tUInt8 DEF_CAN_FIRE_read_counters_27__read;
  DEF_CAN_FIRE_read_counters_27__read = (tUInt8)1u;
  PORT_RDY_read_counters_27__read = DEF_CAN_FIRE_read_counters_27__read;
  return PORT_RDY_read_counters_27__read;
}

tUInt64 MOD_mkPerfCountersFlute::METH_read_counters_28__read()
{
  tUInt64 PORT_read_counters_28__read;
  DEF_perf_counters_vec_rg_counter_28_read____d573 = INST_perf_counters_vec_rg_counter_28.METH_read();
  PORT_read_counters_28__read = DEF_perf_counters_vec_rg_counter_28_read____d573;
  return PORT_read_counters_28__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_counters_28__read()
{
  tUInt8 PORT_RDY_read_counters_28__read;
  tUInt8 DEF_CAN_FIRE_read_counters_28__read;
  DEF_CAN_FIRE_read_counters_28__read = (tUInt8)1u;
  PORT_RDY_read_counters_28__read = DEF_CAN_FIRE_read_counters_28__read;
  return PORT_RDY_read_counters_28__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_0__read()
{
  tUInt8 PORT_read_ctr_sels_0__read;
  DEF_x__h7839 = INST_perf_counters_vec_rg_event_sel_0.METH_read();
  PORT_read_ctr_sels_0__read = DEF_x__h7839;
  return PORT_read_ctr_sels_0__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_0__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_0__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_0__read;
  DEF_CAN_FIRE_read_ctr_sels_0__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_0__read = DEF_CAN_FIRE_read_ctr_sels_0__read;
  return PORT_RDY_read_ctr_sels_0__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_1__read()
{
  tUInt8 PORT_read_ctr_sels_1__read;
  DEF_x__h13002 = INST_perf_counters_vec_rg_event_sel_1.METH_read();
  PORT_read_ctr_sels_1__read = DEF_x__h13002;
  return PORT_read_ctr_sels_1__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_1__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_1__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_1__read;
  DEF_CAN_FIRE_read_ctr_sels_1__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_1__read = DEF_CAN_FIRE_read_ctr_sels_1__read;
  return PORT_RDY_read_ctr_sels_1__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_2__read()
{
  tUInt8 PORT_read_ctr_sels_2__read;
  DEF_x__h13204 = INST_perf_counters_vec_rg_event_sel_2.METH_read();
  PORT_read_ctr_sels_2__read = DEF_x__h13204;
  return PORT_read_ctr_sels_2__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_2__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_2__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_2__read;
  DEF_CAN_FIRE_read_ctr_sels_2__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_2__read = DEF_CAN_FIRE_read_ctr_sels_2__read;
  return PORT_RDY_read_ctr_sels_2__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_3__read()
{
  tUInt8 PORT_read_ctr_sels_3__read;
  DEF_x__h13406 = INST_perf_counters_vec_rg_event_sel_3.METH_read();
  PORT_read_ctr_sels_3__read = DEF_x__h13406;
  return PORT_read_ctr_sels_3__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_3__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_3__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_3__read;
  DEF_CAN_FIRE_read_ctr_sels_3__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_3__read = DEF_CAN_FIRE_read_ctr_sels_3__read;
  return PORT_RDY_read_ctr_sels_3__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_4__read()
{
  tUInt8 PORT_read_ctr_sels_4__read;
  DEF_x__h13608 = INST_perf_counters_vec_rg_event_sel_4.METH_read();
  PORT_read_ctr_sels_4__read = DEF_x__h13608;
  return PORT_read_ctr_sels_4__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_4__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_4__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_4__read;
  DEF_CAN_FIRE_read_ctr_sels_4__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_4__read = DEF_CAN_FIRE_read_ctr_sels_4__read;
  return PORT_RDY_read_ctr_sels_4__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_5__read()
{
  tUInt8 PORT_read_ctr_sels_5__read;
  DEF_x__h13810 = INST_perf_counters_vec_rg_event_sel_5.METH_read();
  PORT_read_ctr_sels_5__read = DEF_x__h13810;
  return PORT_read_ctr_sels_5__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_5__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_5__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_5__read;
  DEF_CAN_FIRE_read_ctr_sels_5__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_5__read = DEF_CAN_FIRE_read_ctr_sels_5__read;
  return PORT_RDY_read_ctr_sels_5__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_6__read()
{
  tUInt8 PORT_read_ctr_sels_6__read;
  DEF_x__h14012 = INST_perf_counters_vec_rg_event_sel_6.METH_read();
  PORT_read_ctr_sels_6__read = DEF_x__h14012;
  return PORT_read_ctr_sels_6__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_6__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_6__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_6__read;
  DEF_CAN_FIRE_read_ctr_sels_6__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_6__read = DEF_CAN_FIRE_read_ctr_sels_6__read;
  return PORT_RDY_read_ctr_sels_6__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_7__read()
{
  tUInt8 PORT_read_ctr_sels_7__read;
  DEF_x__h14214 = INST_perf_counters_vec_rg_event_sel_7.METH_read();
  PORT_read_ctr_sels_7__read = DEF_x__h14214;
  return PORT_read_ctr_sels_7__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_7__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_7__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_7__read;
  DEF_CAN_FIRE_read_ctr_sels_7__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_7__read = DEF_CAN_FIRE_read_ctr_sels_7__read;
  return PORT_RDY_read_ctr_sels_7__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_8__read()
{
  tUInt8 PORT_read_ctr_sels_8__read;
  DEF_x__h14416 = INST_perf_counters_vec_rg_event_sel_8.METH_read();
  PORT_read_ctr_sels_8__read = DEF_x__h14416;
  return PORT_read_ctr_sels_8__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_8__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_8__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_8__read;
  DEF_CAN_FIRE_read_ctr_sels_8__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_8__read = DEF_CAN_FIRE_read_ctr_sels_8__read;
  return PORT_RDY_read_ctr_sels_8__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_9__read()
{
  tUInt8 PORT_read_ctr_sels_9__read;
  DEF_x__h14618 = INST_perf_counters_vec_rg_event_sel_9.METH_read();
  PORT_read_ctr_sels_9__read = DEF_x__h14618;
  return PORT_read_ctr_sels_9__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_9__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_9__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_9__read;
  DEF_CAN_FIRE_read_ctr_sels_9__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_9__read = DEF_CAN_FIRE_read_ctr_sels_9__read;
  return PORT_RDY_read_ctr_sels_9__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_10__read()
{
  tUInt8 PORT_read_ctr_sels_10__read;
  DEF_x__h14820 = INST_perf_counters_vec_rg_event_sel_10.METH_read();
  PORT_read_ctr_sels_10__read = DEF_x__h14820;
  return PORT_read_ctr_sels_10__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_10__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_10__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_10__read;
  DEF_CAN_FIRE_read_ctr_sels_10__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_10__read = DEF_CAN_FIRE_read_ctr_sels_10__read;
  return PORT_RDY_read_ctr_sels_10__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_11__read()
{
  tUInt8 PORT_read_ctr_sels_11__read;
  DEF_x__h15022 = INST_perf_counters_vec_rg_event_sel_11.METH_read();
  PORT_read_ctr_sels_11__read = DEF_x__h15022;
  return PORT_read_ctr_sels_11__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_11__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_11__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_11__read;
  DEF_CAN_FIRE_read_ctr_sels_11__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_11__read = DEF_CAN_FIRE_read_ctr_sels_11__read;
  return PORT_RDY_read_ctr_sels_11__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_12__read()
{
  tUInt8 PORT_read_ctr_sels_12__read;
  DEF_x__h15224 = INST_perf_counters_vec_rg_event_sel_12.METH_read();
  PORT_read_ctr_sels_12__read = DEF_x__h15224;
  return PORT_read_ctr_sels_12__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_12__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_12__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_12__read;
  DEF_CAN_FIRE_read_ctr_sels_12__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_12__read = DEF_CAN_FIRE_read_ctr_sels_12__read;
  return PORT_RDY_read_ctr_sels_12__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_13__read()
{
  tUInt8 PORT_read_ctr_sels_13__read;
  DEF_x__h15426 = INST_perf_counters_vec_rg_event_sel_13.METH_read();
  PORT_read_ctr_sels_13__read = DEF_x__h15426;
  return PORT_read_ctr_sels_13__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_13__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_13__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_13__read;
  DEF_CAN_FIRE_read_ctr_sels_13__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_13__read = DEF_CAN_FIRE_read_ctr_sels_13__read;
  return PORT_RDY_read_ctr_sels_13__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_14__read()
{
  tUInt8 PORT_read_ctr_sels_14__read;
  DEF_x__h15628 = INST_perf_counters_vec_rg_event_sel_14.METH_read();
  PORT_read_ctr_sels_14__read = DEF_x__h15628;
  return PORT_read_ctr_sels_14__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_14__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_14__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_14__read;
  DEF_CAN_FIRE_read_ctr_sels_14__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_14__read = DEF_CAN_FIRE_read_ctr_sels_14__read;
  return PORT_RDY_read_ctr_sels_14__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_15__read()
{
  tUInt8 PORT_read_ctr_sels_15__read;
  DEF_x__h15830 = INST_perf_counters_vec_rg_event_sel_15.METH_read();
  PORT_read_ctr_sels_15__read = DEF_x__h15830;
  return PORT_read_ctr_sels_15__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_15__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_15__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_15__read;
  DEF_CAN_FIRE_read_ctr_sels_15__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_15__read = DEF_CAN_FIRE_read_ctr_sels_15__read;
  return PORT_RDY_read_ctr_sels_15__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_16__read()
{
  tUInt8 PORT_read_ctr_sels_16__read;
  DEF_x__h16032 = INST_perf_counters_vec_rg_event_sel_16.METH_read();
  PORT_read_ctr_sels_16__read = DEF_x__h16032;
  return PORT_read_ctr_sels_16__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_16__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_16__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_16__read;
  DEF_CAN_FIRE_read_ctr_sels_16__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_16__read = DEF_CAN_FIRE_read_ctr_sels_16__read;
  return PORT_RDY_read_ctr_sels_16__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_17__read()
{
  tUInt8 PORT_read_ctr_sels_17__read;
  DEF_x__h16234 = INST_perf_counters_vec_rg_event_sel_17.METH_read();
  PORT_read_ctr_sels_17__read = DEF_x__h16234;
  return PORT_read_ctr_sels_17__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_17__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_17__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_17__read;
  DEF_CAN_FIRE_read_ctr_sels_17__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_17__read = DEF_CAN_FIRE_read_ctr_sels_17__read;
  return PORT_RDY_read_ctr_sels_17__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_18__read()
{
  tUInt8 PORT_read_ctr_sels_18__read;
  DEF_x__h16436 = INST_perf_counters_vec_rg_event_sel_18.METH_read();
  PORT_read_ctr_sels_18__read = DEF_x__h16436;
  return PORT_read_ctr_sels_18__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_18__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_18__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_18__read;
  DEF_CAN_FIRE_read_ctr_sels_18__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_18__read = DEF_CAN_FIRE_read_ctr_sels_18__read;
  return PORT_RDY_read_ctr_sels_18__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_19__read()
{
  tUInt8 PORT_read_ctr_sels_19__read;
  DEF_x__h16638 = INST_perf_counters_vec_rg_event_sel_19.METH_read();
  PORT_read_ctr_sels_19__read = DEF_x__h16638;
  return PORT_read_ctr_sels_19__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_19__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_19__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_19__read;
  DEF_CAN_FIRE_read_ctr_sels_19__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_19__read = DEF_CAN_FIRE_read_ctr_sels_19__read;
  return PORT_RDY_read_ctr_sels_19__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_20__read()
{
  tUInt8 PORT_read_ctr_sels_20__read;
  DEF_x__h16840 = INST_perf_counters_vec_rg_event_sel_20.METH_read();
  PORT_read_ctr_sels_20__read = DEF_x__h16840;
  return PORT_read_ctr_sels_20__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_20__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_20__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_20__read;
  DEF_CAN_FIRE_read_ctr_sels_20__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_20__read = DEF_CAN_FIRE_read_ctr_sels_20__read;
  return PORT_RDY_read_ctr_sels_20__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_21__read()
{
  tUInt8 PORT_read_ctr_sels_21__read;
  DEF_x__h17042 = INST_perf_counters_vec_rg_event_sel_21.METH_read();
  PORT_read_ctr_sels_21__read = DEF_x__h17042;
  return PORT_read_ctr_sels_21__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_21__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_21__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_21__read;
  DEF_CAN_FIRE_read_ctr_sels_21__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_21__read = DEF_CAN_FIRE_read_ctr_sels_21__read;
  return PORT_RDY_read_ctr_sels_21__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_22__read()
{
  tUInt8 PORT_read_ctr_sels_22__read;
  DEF_x__h17244 = INST_perf_counters_vec_rg_event_sel_22.METH_read();
  PORT_read_ctr_sels_22__read = DEF_x__h17244;
  return PORT_read_ctr_sels_22__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_22__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_22__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_22__read;
  DEF_CAN_FIRE_read_ctr_sels_22__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_22__read = DEF_CAN_FIRE_read_ctr_sels_22__read;
  return PORT_RDY_read_ctr_sels_22__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_23__read()
{
  tUInt8 PORT_read_ctr_sels_23__read;
  DEF_x__h17446 = INST_perf_counters_vec_rg_event_sel_23.METH_read();
  PORT_read_ctr_sels_23__read = DEF_x__h17446;
  return PORT_read_ctr_sels_23__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_23__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_23__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_23__read;
  DEF_CAN_FIRE_read_ctr_sels_23__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_23__read = DEF_CAN_FIRE_read_ctr_sels_23__read;
  return PORT_RDY_read_ctr_sels_23__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_24__read()
{
  tUInt8 PORT_read_ctr_sels_24__read;
  DEF_x__h17648 = INST_perf_counters_vec_rg_event_sel_24.METH_read();
  PORT_read_ctr_sels_24__read = DEF_x__h17648;
  return PORT_read_ctr_sels_24__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_24__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_24__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_24__read;
  DEF_CAN_FIRE_read_ctr_sels_24__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_24__read = DEF_CAN_FIRE_read_ctr_sels_24__read;
  return PORT_RDY_read_ctr_sels_24__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_25__read()
{
  tUInt8 PORT_read_ctr_sels_25__read;
  DEF_x__h17850 = INST_perf_counters_vec_rg_event_sel_25.METH_read();
  PORT_read_ctr_sels_25__read = DEF_x__h17850;
  return PORT_read_ctr_sels_25__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_25__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_25__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_25__read;
  DEF_CAN_FIRE_read_ctr_sels_25__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_25__read = DEF_CAN_FIRE_read_ctr_sels_25__read;
  return PORT_RDY_read_ctr_sels_25__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_26__read()
{
  tUInt8 PORT_read_ctr_sels_26__read;
  DEF_x__h18052 = INST_perf_counters_vec_rg_event_sel_26.METH_read();
  PORT_read_ctr_sels_26__read = DEF_x__h18052;
  return PORT_read_ctr_sels_26__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_26__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_26__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_26__read;
  DEF_CAN_FIRE_read_ctr_sels_26__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_26__read = DEF_CAN_FIRE_read_ctr_sels_26__read;
  return PORT_RDY_read_ctr_sels_26__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_27__read()
{
  tUInt8 PORT_read_ctr_sels_27__read;
  DEF_x__h18254 = INST_perf_counters_vec_rg_event_sel_27.METH_read();
  PORT_read_ctr_sels_27__read = DEF_x__h18254;
  return PORT_read_ctr_sels_27__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_27__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_27__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_27__read;
  DEF_CAN_FIRE_read_ctr_sels_27__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_27__read = DEF_CAN_FIRE_read_ctr_sels_27__read;
  return PORT_RDY_read_ctr_sels_27__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_read_ctr_sels_28__read()
{
  tUInt8 PORT_read_ctr_sels_28__read;
  DEF_x__h18456 = INST_perf_counters_vec_rg_event_sel_28.METH_read();
  PORT_read_ctr_sels_28__read = DEF_x__h18456;
  return PORT_read_ctr_sels_28__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_sels_28__read()
{
  tUInt8 PORT_RDY_read_ctr_sels_28__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_sels_28__read;
  DEF_CAN_FIRE_read_ctr_sels_28__read = (tUInt8)1u;
  PORT_RDY_read_ctr_sels_28__read = DEF_CAN_FIRE_read_ctr_sels_28__read;
  return PORT_RDY_read_ctr_sels_28__read;
}

tUInt32 MOD_mkPerfCountersFlute::METH_read_ctr_inhibit__read()
{
  tUInt32 PORT_read_ctr_inhibit__read;
  DEF_perf_counters_rg_ctr_inhibit_read____d64 = INST_perf_counters_rg_ctr_inhibit.METH_read();
  PORT_read_ctr_inhibit__read = DEF_perf_counters_rg_ctr_inhibit_read____d64;
  return PORT_read_ctr_inhibit__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_inhibit__read()
{
  tUInt8 PORT_RDY_read_ctr_inhibit__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_inhibit__read;
  DEF_CAN_FIRE_read_ctr_inhibit__read = (tUInt8)1u;
  PORT_RDY_read_ctr_inhibit__read = DEF_CAN_FIRE_read_ctr_inhibit__read;
  return PORT_RDY_read_ctr_inhibit__read;
}

tUInt32 MOD_mkPerfCountersFlute::METH_read_ctr_overflow__read()
{
  tUInt8 DEF_perf_counters_wr_overflow_whas____d763;
  tUInt32 DEF_x_wget__h3595;
  tUInt32 PORT_read_ctr_overflow__read;
  DEF_x_wget__h3595 = INST_perf_counters_wr_overflow.METH_wget();
  DEF_perf_counters_wr_overflow_whas____d763 = INST_perf_counters_wr_overflow.METH_whas();
  PORT_read_ctr_overflow__read = DEF_perf_counters_wr_overflow_whas____d763 ? DEF_x_wget__h3595 : 0u;
  return PORT_read_ctr_overflow__read;
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_read_ctr_overflow__read()
{
  tUInt8 PORT_RDY_read_ctr_overflow__read;
  tUInt8 DEF_CAN_FIRE_read_ctr_overflow__read;
  DEF_CAN_FIRE_read_ctr_overflow__read = (tUInt8)1u;
  PORT_RDY_read_ctr_overflow__read = DEF_CAN_FIRE_read_ctr_overflow__read;
  return PORT_RDY_read_ctr_overflow__read;
}

void MOD_mkPerfCountersFlute::METH_write_counter(tUInt8 ARG_write_counter_idx,
						 tUInt64 ARG_write_counter_val)
{
  DEF_write_counter_idx_CONCAT_write_counter_val___d765.build_concat(137438953471llu & ((((tUInt64)(ARG_write_counter_idx)) << 32u) | (tUInt64)((tUInt32)(ARG_write_counter_val >> 32u))),
								     32u,
								     37u).set_whole_word((tUInt32)(ARG_write_counter_val),
											 0u);
  INST_perf_counters_write_counter_wire.METH_wset(DEF_write_counter_idx_CONCAT_write_counter_val___d765);
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_write_counter()
{
  tUInt8 PORT_RDY_write_counter;
  tUInt8 DEF_CAN_FIRE_write_counter;
  DEF_CAN_FIRE_write_counter = (tUInt8)1u;
  PORT_RDY_write_counter = DEF_CAN_FIRE_write_counter;
  return PORT_RDY_write_counter;
}

void MOD_mkPerfCountersFlute::METH_write_ctr_sel(tUInt8 ARG_write_ctr_sel_idx,
						 tUInt8 ARG_write_ctr_sel_val)
{
  tUInt32 DEF_write_ctr_sel_idx_CONCAT_write_ctr_sel_val___d766;
  DEF_write_ctr_sel_idx_CONCAT_write_ctr_sel_val___d766 = 4095u & ((((tUInt32)(ARG_write_ctr_sel_idx)) << 7u) | (tUInt32)(ARG_write_ctr_sel_val));
  INST_perf_counters_write_ctr_sel_wire.METH_wset(DEF_write_ctr_sel_idx_CONCAT_write_ctr_sel_val___d766);
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_write_ctr_sel()
{
  tUInt8 PORT_RDY_write_ctr_sel;
  tUInt8 DEF_CAN_FIRE_write_ctr_sel;
  DEF_CAN_FIRE_write_ctr_sel = (tUInt8)1u;
  PORT_RDY_write_ctr_sel = DEF_CAN_FIRE_write_ctr_sel;
  return PORT_RDY_write_ctr_sel;
}

void MOD_mkPerfCountersFlute::METH_write_ctr_inhibit(tUInt32 ARG_write_ctr_inhibit_val)
{
  INST_perf_counters_rg_ctr_inhibit.METH_write(ARG_write_ctr_inhibit_val);
}

tUInt8 MOD_mkPerfCountersFlute::METH_RDY_write_ctr_inhibit()
{
  tUInt8 PORT_RDY_write_ctr_inhibit;
  tUInt8 DEF_CAN_FIRE_write_ctr_inhibit;
  DEF_CAN_FIRE_write_ctr_inhibit = (tUInt8)1u;
  PORT_RDY_write_ctr_inhibit = DEF_CAN_FIRE_write_ctr_inhibit;
  return PORT_RDY_write_ctr_inhibit;
}


/* Reset routines */

void MOD_mkPerfCountersFlute::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_perf_counters_vec_rg_event_sel_9.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_8.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_7.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_6.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_5.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_4.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_3.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_28.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_27.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_26.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_25.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_24.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_23.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_22.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_21.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_20.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_2.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_19.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_18.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_17.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_16.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_15.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_14.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_13.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_12.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_11.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_10.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_1.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_event_sel_0.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_9.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_8.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_7.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_6.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_5.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_4.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_3.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_28.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_27.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_26.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_25.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_24.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_23.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_22.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_21.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_20.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_2.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_19.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_18.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_17.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_16.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_15.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_14.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_13.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_12.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_11.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_10.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_1.reset_RST(ARG_rst_in);
  INST_perf_counters_vec_rg_counter_0.reset_RST(ARG_rst_in);
  INST_perf_counters_rg_ctr_inhibit.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkPerfCountersFlute::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkPerfCountersFlute::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_perf_counters_events_wire.dump_state(indent + 2u);
  INST_perf_counters_rg_ctr_inhibit.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_0.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_1.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_10.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_11.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_12.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_13.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_14.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_15.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_16.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_17.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_18.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_19.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_2.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_20.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_21.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_22.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_23.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_24.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_25.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_26.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_27.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_28.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_3.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_4.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_5.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_6.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_7.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_8.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_counter_9.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_0.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_1.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_10.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_11.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_12.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_13.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_14.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_15.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_16.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_17.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_18.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_19.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_2.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_20.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_21.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_22.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_23.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_24.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_25.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_26.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_27.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_28.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_3.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_4.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_5.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_6.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_7.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_8.dump_state(indent + 2u);
  INST_perf_counters_vec_rg_event_sel_9.dump_state(indent + 2u);
  INST_perf_counters_wr_overflow.dump_state(indent + 2u);
  INST_perf_counters_write_counter_wire.dump_state(indent + 2u);
  INST_perf_counters_write_ctr_sel_wire.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkPerfCountersFlute::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 215u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5614", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5663", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5712", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5761", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5810", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5859", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5908", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h5957", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6006", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6055", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6104", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6153", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6202", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6251", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6300", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6349", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6398", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6447", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6496", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6545", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6594", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6643", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6692", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6741", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6790", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6839", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6888", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6937", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "count_sum__h6986", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_events_wire_wget____d98", 7360u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_rg_ctr_inhibit_read____d64", 29u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_0_read____d94", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_10_read____d340", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_11_read____d353", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_12_read____d366", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_13_read____d379", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_14_read____d392", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_15_read____d405", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_16_read____d418", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_17_read____d431", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_18_read____d444", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_19_read____d457", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_1_read____d223", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_20_read____d470", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_21_read____d483", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_22_read____d496", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_23_read____d509", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_24_read____d522", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_25_read____d535", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_26_read____d548", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_27_read____d561", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_28_read____d573", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_2_read____d236", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_3_read____d249", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_4_read____d262", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_5_read____d275", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_6_read____d288", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_7_read____d301", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_8_read____d314", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_vec_rg_counter_9_read____d327", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "perf_counters_write_counter_wire_wget____d586", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "write_counter_idx_CONCAT_write_counter_val___d765", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13002", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13204", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13406", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13608", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13810", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14012", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14214", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14416", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14618", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14820", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15022", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15224", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15426", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15628", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15830", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16032", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16234", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16436", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16638", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16840", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17042", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17244", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17446", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17648", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17850", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18052", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18254", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18456", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7839", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_send_performance_events", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "send_performance_events_evts", 7360u);
  num = INST_perf_counters_events_wire.dump_VCD_defs(num);
  num = INST_perf_counters_rg_ctr_inhibit.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_0.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_1.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_10.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_11.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_12.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_13.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_14.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_15.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_16.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_17.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_18.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_19.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_2.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_20.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_21.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_22.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_23.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_24.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_25.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_26.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_27.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_28.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_3.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_4.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_5.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_6.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_7.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_8.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_counter_9.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_0.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_1.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_10.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_11.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_12.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_13.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_14.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_15.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_16.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_17.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_18.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_19.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_2.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_20.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_21.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_22.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_23.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_24.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_25.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_26.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_27.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_28.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_3.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_4.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_5.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_6.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_7.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_8.dump_VCD_defs(num);
  num = INST_perf_counters_vec_rg_event_sel_9.dump_VCD_defs(num);
  num = INST_perf_counters_wr_overflow.dump_VCD_defs(num);
  num = INST_perf_counters_write_counter_wire.dump_VCD_defs(num);
  num = INST_perf_counters_write_ctr_sel_wire.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkPerfCountersFlute::dump_VCD(tVCDDumpType dt,
				       unsigned int levels,
				       MOD_mkPerfCountersFlute &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkPerfCountersFlute::vcd_defs(tVCDDumpType dt, MOD_mkPerfCountersFlute &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 7360u);
    vcd_write_x(sim_hdl, num++, 29u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 7360u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333) != DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333, 65u);
	backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95) != DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95 = DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341) != DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341 = DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354) != DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354 = DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367) != DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367 = DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380) != DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380 = DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393) != DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393 = DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406) != DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406 = DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419) != DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419 = DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432) != DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432 = DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445) != DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445 = DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458) != DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458 = DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224) != DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224 = DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471) != DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471 = DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484) != DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484 = DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497) != DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497 = DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510) != DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510 = DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523) != DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523 = DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536) != DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536 = DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549) != DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549 = DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562) != DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562 = DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574) != DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574 = DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237) != DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237 = DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250) != DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250 = DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263) != DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263 = DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276) != DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276 = DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289) != DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289 = DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302) != DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302 = DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315) != DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315 = DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328) != DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328, 65u);
	backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328 = DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328;
      }
      ++num;
      if ((backing.DEF_count_sum__h5614) != DEF_count_sum__h5614)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5614, 65u);
	backing.DEF_count_sum__h5614 = DEF_count_sum__h5614;
      }
      ++num;
      if ((backing.DEF_count_sum__h5663) != DEF_count_sum__h5663)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5663, 65u);
	backing.DEF_count_sum__h5663 = DEF_count_sum__h5663;
      }
      ++num;
      if ((backing.DEF_count_sum__h5712) != DEF_count_sum__h5712)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5712, 65u);
	backing.DEF_count_sum__h5712 = DEF_count_sum__h5712;
      }
      ++num;
      if ((backing.DEF_count_sum__h5761) != DEF_count_sum__h5761)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5761, 65u);
	backing.DEF_count_sum__h5761 = DEF_count_sum__h5761;
      }
      ++num;
      if ((backing.DEF_count_sum__h5810) != DEF_count_sum__h5810)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5810, 65u);
	backing.DEF_count_sum__h5810 = DEF_count_sum__h5810;
      }
      ++num;
      if ((backing.DEF_count_sum__h5859) != DEF_count_sum__h5859)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5859, 65u);
	backing.DEF_count_sum__h5859 = DEF_count_sum__h5859;
      }
      ++num;
      if ((backing.DEF_count_sum__h5908) != DEF_count_sum__h5908)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5908, 65u);
	backing.DEF_count_sum__h5908 = DEF_count_sum__h5908;
      }
      ++num;
      if ((backing.DEF_count_sum__h5957) != DEF_count_sum__h5957)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h5957, 65u);
	backing.DEF_count_sum__h5957 = DEF_count_sum__h5957;
      }
      ++num;
      if ((backing.DEF_count_sum__h6006) != DEF_count_sum__h6006)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6006, 65u);
	backing.DEF_count_sum__h6006 = DEF_count_sum__h6006;
      }
      ++num;
      if ((backing.DEF_count_sum__h6055) != DEF_count_sum__h6055)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6055, 65u);
	backing.DEF_count_sum__h6055 = DEF_count_sum__h6055;
      }
      ++num;
      if ((backing.DEF_count_sum__h6104) != DEF_count_sum__h6104)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6104, 65u);
	backing.DEF_count_sum__h6104 = DEF_count_sum__h6104;
      }
      ++num;
      if ((backing.DEF_count_sum__h6153) != DEF_count_sum__h6153)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6153, 65u);
	backing.DEF_count_sum__h6153 = DEF_count_sum__h6153;
      }
      ++num;
      if ((backing.DEF_count_sum__h6202) != DEF_count_sum__h6202)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6202, 65u);
	backing.DEF_count_sum__h6202 = DEF_count_sum__h6202;
      }
      ++num;
      if ((backing.DEF_count_sum__h6251) != DEF_count_sum__h6251)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6251, 65u);
	backing.DEF_count_sum__h6251 = DEF_count_sum__h6251;
      }
      ++num;
      if ((backing.DEF_count_sum__h6300) != DEF_count_sum__h6300)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6300, 65u);
	backing.DEF_count_sum__h6300 = DEF_count_sum__h6300;
      }
      ++num;
      if ((backing.DEF_count_sum__h6349) != DEF_count_sum__h6349)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6349, 65u);
	backing.DEF_count_sum__h6349 = DEF_count_sum__h6349;
      }
      ++num;
      if ((backing.DEF_count_sum__h6398) != DEF_count_sum__h6398)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6398, 65u);
	backing.DEF_count_sum__h6398 = DEF_count_sum__h6398;
      }
      ++num;
      if ((backing.DEF_count_sum__h6447) != DEF_count_sum__h6447)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6447, 65u);
	backing.DEF_count_sum__h6447 = DEF_count_sum__h6447;
      }
      ++num;
      if ((backing.DEF_count_sum__h6496) != DEF_count_sum__h6496)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6496, 65u);
	backing.DEF_count_sum__h6496 = DEF_count_sum__h6496;
      }
      ++num;
      if ((backing.DEF_count_sum__h6545) != DEF_count_sum__h6545)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6545, 65u);
	backing.DEF_count_sum__h6545 = DEF_count_sum__h6545;
      }
      ++num;
      if ((backing.DEF_count_sum__h6594) != DEF_count_sum__h6594)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6594, 65u);
	backing.DEF_count_sum__h6594 = DEF_count_sum__h6594;
      }
      ++num;
      if ((backing.DEF_count_sum__h6643) != DEF_count_sum__h6643)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6643, 65u);
	backing.DEF_count_sum__h6643 = DEF_count_sum__h6643;
      }
      ++num;
      if ((backing.DEF_count_sum__h6692) != DEF_count_sum__h6692)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6692, 65u);
	backing.DEF_count_sum__h6692 = DEF_count_sum__h6692;
      }
      ++num;
      if ((backing.DEF_count_sum__h6741) != DEF_count_sum__h6741)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6741, 65u);
	backing.DEF_count_sum__h6741 = DEF_count_sum__h6741;
      }
      ++num;
      if ((backing.DEF_count_sum__h6790) != DEF_count_sum__h6790)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6790, 65u);
	backing.DEF_count_sum__h6790 = DEF_count_sum__h6790;
      }
      ++num;
      if ((backing.DEF_count_sum__h6839) != DEF_count_sum__h6839)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6839, 65u);
	backing.DEF_count_sum__h6839 = DEF_count_sum__h6839;
      }
      ++num;
      if ((backing.DEF_count_sum__h6888) != DEF_count_sum__h6888)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6888, 65u);
	backing.DEF_count_sum__h6888 = DEF_count_sum__h6888;
      }
      ++num;
      if ((backing.DEF_count_sum__h6937) != DEF_count_sum__h6937)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6937, 65u);
	backing.DEF_count_sum__h6937 = DEF_count_sum__h6937;
      }
      ++num;
      if ((backing.DEF_count_sum__h6986) != DEF_count_sum__h6986)
      {
	vcd_write_val(sim_hdl, num, DEF_count_sum__h6986, 65u);
	backing.DEF_count_sum__h6986 = DEF_count_sum__h6986;
      }
      ++num;
      if ((backing.DEF_perf_counters_events_wire_wget____d98) != DEF_perf_counters_events_wire_wget____d98)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_events_wire_wget____d98, 7360u);
	backing.DEF_perf_counters_events_wire_wget____d98 = DEF_perf_counters_events_wire_wget____d98;
      }
      ++num;
      if ((backing.DEF_perf_counters_rg_ctr_inhibit_read____d64) != DEF_perf_counters_rg_ctr_inhibit_read____d64)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_rg_ctr_inhibit_read____d64, 29u);
	backing.DEF_perf_counters_rg_ctr_inhibit_read____d64 = DEF_perf_counters_rg_ctr_inhibit_read____d64;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_0_read____d94) != DEF_perf_counters_vec_rg_counter_0_read____d94)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_0_read____d94, 64u);
	backing.DEF_perf_counters_vec_rg_counter_0_read____d94 = DEF_perf_counters_vec_rg_counter_0_read____d94;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_10_read____d340) != DEF_perf_counters_vec_rg_counter_10_read____d340)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_10_read____d340, 64u);
	backing.DEF_perf_counters_vec_rg_counter_10_read____d340 = DEF_perf_counters_vec_rg_counter_10_read____d340;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_11_read____d353) != DEF_perf_counters_vec_rg_counter_11_read____d353)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_11_read____d353, 64u);
	backing.DEF_perf_counters_vec_rg_counter_11_read____d353 = DEF_perf_counters_vec_rg_counter_11_read____d353;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_12_read____d366) != DEF_perf_counters_vec_rg_counter_12_read____d366)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_12_read____d366, 64u);
	backing.DEF_perf_counters_vec_rg_counter_12_read____d366 = DEF_perf_counters_vec_rg_counter_12_read____d366;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_13_read____d379) != DEF_perf_counters_vec_rg_counter_13_read____d379)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_13_read____d379, 64u);
	backing.DEF_perf_counters_vec_rg_counter_13_read____d379 = DEF_perf_counters_vec_rg_counter_13_read____d379;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_14_read____d392) != DEF_perf_counters_vec_rg_counter_14_read____d392)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_14_read____d392, 64u);
	backing.DEF_perf_counters_vec_rg_counter_14_read____d392 = DEF_perf_counters_vec_rg_counter_14_read____d392;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_15_read____d405) != DEF_perf_counters_vec_rg_counter_15_read____d405)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_15_read____d405, 64u);
	backing.DEF_perf_counters_vec_rg_counter_15_read____d405 = DEF_perf_counters_vec_rg_counter_15_read____d405;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_16_read____d418) != DEF_perf_counters_vec_rg_counter_16_read____d418)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_16_read____d418, 64u);
	backing.DEF_perf_counters_vec_rg_counter_16_read____d418 = DEF_perf_counters_vec_rg_counter_16_read____d418;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_17_read____d431) != DEF_perf_counters_vec_rg_counter_17_read____d431)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_17_read____d431, 64u);
	backing.DEF_perf_counters_vec_rg_counter_17_read____d431 = DEF_perf_counters_vec_rg_counter_17_read____d431;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_18_read____d444) != DEF_perf_counters_vec_rg_counter_18_read____d444)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_18_read____d444, 64u);
	backing.DEF_perf_counters_vec_rg_counter_18_read____d444 = DEF_perf_counters_vec_rg_counter_18_read____d444;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_19_read____d457) != DEF_perf_counters_vec_rg_counter_19_read____d457)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_19_read____d457, 64u);
	backing.DEF_perf_counters_vec_rg_counter_19_read____d457 = DEF_perf_counters_vec_rg_counter_19_read____d457;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_1_read____d223) != DEF_perf_counters_vec_rg_counter_1_read____d223)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_1_read____d223, 64u);
	backing.DEF_perf_counters_vec_rg_counter_1_read____d223 = DEF_perf_counters_vec_rg_counter_1_read____d223;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_20_read____d470) != DEF_perf_counters_vec_rg_counter_20_read____d470)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_20_read____d470, 64u);
	backing.DEF_perf_counters_vec_rg_counter_20_read____d470 = DEF_perf_counters_vec_rg_counter_20_read____d470;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_21_read____d483) != DEF_perf_counters_vec_rg_counter_21_read____d483)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_21_read____d483, 64u);
	backing.DEF_perf_counters_vec_rg_counter_21_read____d483 = DEF_perf_counters_vec_rg_counter_21_read____d483;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_22_read____d496) != DEF_perf_counters_vec_rg_counter_22_read____d496)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_22_read____d496, 64u);
	backing.DEF_perf_counters_vec_rg_counter_22_read____d496 = DEF_perf_counters_vec_rg_counter_22_read____d496;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_23_read____d509) != DEF_perf_counters_vec_rg_counter_23_read____d509)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_23_read____d509, 64u);
	backing.DEF_perf_counters_vec_rg_counter_23_read____d509 = DEF_perf_counters_vec_rg_counter_23_read____d509;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_24_read____d522) != DEF_perf_counters_vec_rg_counter_24_read____d522)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_24_read____d522, 64u);
	backing.DEF_perf_counters_vec_rg_counter_24_read____d522 = DEF_perf_counters_vec_rg_counter_24_read____d522;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_25_read____d535) != DEF_perf_counters_vec_rg_counter_25_read____d535)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_25_read____d535, 64u);
	backing.DEF_perf_counters_vec_rg_counter_25_read____d535 = DEF_perf_counters_vec_rg_counter_25_read____d535;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_26_read____d548) != DEF_perf_counters_vec_rg_counter_26_read____d548)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_26_read____d548, 64u);
	backing.DEF_perf_counters_vec_rg_counter_26_read____d548 = DEF_perf_counters_vec_rg_counter_26_read____d548;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_27_read____d561) != DEF_perf_counters_vec_rg_counter_27_read____d561)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_27_read____d561, 64u);
	backing.DEF_perf_counters_vec_rg_counter_27_read____d561 = DEF_perf_counters_vec_rg_counter_27_read____d561;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_28_read____d573) != DEF_perf_counters_vec_rg_counter_28_read____d573)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_28_read____d573, 64u);
	backing.DEF_perf_counters_vec_rg_counter_28_read____d573 = DEF_perf_counters_vec_rg_counter_28_read____d573;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_2_read____d236) != DEF_perf_counters_vec_rg_counter_2_read____d236)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_2_read____d236, 64u);
	backing.DEF_perf_counters_vec_rg_counter_2_read____d236 = DEF_perf_counters_vec_rg_counter_2_read____d236;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_3_read____d249) != DEF_perf_counters_vec_rg_counter_3_read____d249)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_3_read____d249, 64u);
	backing.DEF_perf_counters_vec_rg_counter_3_read____d249 = DEF_perf_counters_vec_rg_counter_3_read____d249;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_4_read____d262) != DEF_perf_counters_vec_rg_counter_4_read____d262)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_4_read____d262, 64u);
	backing.DEF_perf_counters_vec_rg_counter_4_read____d262 = DEF_perf_counters_vec_rg_counter_4_read____d262;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_5_read____d275) != DEF_perf_counters_vec_rg_counter_5_read____d275)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_5_read____d275, 64u);
	backing.DEF_perf_counters_vec_rg_counter_5_read____d275 = DEF_perf_counters_vec_rg_counter_5_read____d275;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_6_read____d288) != DEF_perf_counters_vec_rg_counter_6_read____d288)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_6_read____d288, 64u);
	backing.DEF_perf_counters_vec_rg_counter_6_read____d288 = DEF_perf_counters_vec_rg_counter_6_read____d288;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_7_read____d301) != DEF_perf_counters_vec_rg_counter_7_read____d301)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_7_read____d301, 64u);
	backing.DEF_perf_counters_vec_rg_counter_7_read____d301 = DEF_perf_counters_vec_rg_counter_7_read____d301;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_8_read____d314) != DEF_perf_counters_vec_rg_counter_8_read____d314)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_8_read____d314, 64u);
	backing.DEF_perf_counters_vec_rg_counter_8_read____d314 = DEF_perf_counters_vec_rg_counter_8_read____d314;
      }
      ++num;
      if ((backing.DEF_perf_counters_vec_rg_counter_9_read____d327) != DEF_perf_counters_vec_rg_counter_9_read____d327)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_vec_rg_counter_9_read____d327, 64u);
	backing.DEF_perf_counters_vec_rg_counter_9_read____d327 = DEF_perf_counters_vec_rg_counter_9_read____d327;
      }
      ++num;
      if ((backing.DEF_perf_counters_write_counter_wire_wget____d586) != DEF_perf_counters_write_counter_wire_wget____d586)
      {
	vcd_write_val(sim_hdl, num, DEF_perf_counters_write_counter_wire_wget____d586, 69u);
	backing.DEF_perf_counters_write_counter_wire_wget____d586 = DEF_perf_counters_write_counter_wire_wget____d586;
      }
      ++num;
      if ((backing.DEF_write_counter_idx_CONCAT_write_counter_val___d765) != DEF_write_counter_idx_CONCAT_write_counter_val___d765)
      {
	vcd_write_val(sim_hdl, num, DEF_write_counter_idx_CONCAT_write_counter_val___d765, 69u);
	backing.DEF_write_counter_idx_CONCAT_write_counter_val___d765 = DEF_write_counter_idx_CONCAT_write_counter_val___d765;
      }
      ++num;
      if ((backing.DEF_x__h13002) != DEF_x__h13002)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13002, 7u);
	backing.DEF_x__h13002 = DEF_x__h13002;
      }
      ++num;
      if ((backing.DEF_x__h13204) != DEF_x__h13204)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13204, 7u);
	backing.DEF_x__h13204 = DEF_x__h13204;
      }
      ++num;
      if ((backing.DEF_x__h13406) != DEF_x__h13406)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13406, 7u);
	backing.DEF_x__h13406 = DEF_x__h13406;
      }
      ++num;
      if ((backing.DEF_x__h13608) != DEF_x__h13608)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13608, 7u);
	backing.DEF_x__h13608 = DEF_x__h13608;
      }
      ++num;
      if ((backing.DEF_x__h13810) != DEF_x__h13810)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13810, 7u);
	backing.DEF_x__h13810 = DEF_x__h13810;
      }
      ++num;
      if ((backing.DEF_x__h14012) != DEF_x__h14012)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14012, 7u);
	backing.DEF_x__h14012 = DEF_x__h14012;
      }
      ++num;
      if ((backing.DEF_x__h14214) != DEF_x__h14214)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14214, 7u);
	backing.DEF_x__h14214 = DEF_x__h14214;
      }
      ++num;
      if ((backing.DEF_x__h14416) != DEF_x__h14416)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14416, 7u);
	backing.DEF_x__h14416 = DEF_x__h14416;
      }
      ++num;
      if ((backing.DEF_x__h14618) != DEF_x__h14618)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14618, 7u);
	backing.DEF_x__h14618 = DEF_x__h14618;
      }
      ++num;
      if ((backing.DEF_x__h14820) != DEF_x__h14820)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14820, 7u);
	backing.DEF_x__h14820 = DEF_x__h14820;
      }
      ++num;
      if ((backing.DEF_x__h15022) != DEF_x__h15022)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15022, 7u);
	backing.DEF_x__h15022 = DEF_x__h15022;
      }
      ++num;
      if ((backing.DEF_x__h15224) != DEF_x__h15224)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15224, 7u);
	backing.DEF_x__h15224 = DEF_x__h15224;
      }
      ++num;
      if ((backing.DEF_x__h15426) != DEF_x__h15426)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15426, 7u);
	backing.DEF_x__h15426 = DEF_x__h15426;
      }
      ++num;
      if ((backing.DEF_x__h15628) != DEF_x__h15628)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15628, 7u);
	backing.DEF_x__h15628 = DEF_x__h15628;
      }
      ++num;
      if ((backing.DEF_x__h15830) != DEF_x__h15830)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15830, 7u);
	backing.DEF_x__h15830 = DEF_x__h15830;
      }
      ++num;
      if ((backing.DEF_x__h16032) != DEF_x__h16032)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16032, 7u);
	backing.DEF_x__h16032 = DEF_x__h16032;
      }
      ++num;
      if ((backing.DEF_x__h16234) != DEF_x__h16234)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16234, 7u);
	backing.DEF_x__h16234 = DEF_x__h16234;
      }
      ++num;
      if ((backing.DEF_x__h16436) != DEF_x__h16436)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16436, 7u);
	backing.DEF_x__h16436 = DEF_x__h16436;
      }
      ++num;
      if ((backing.DEF_x__h16638) != DEF_x__h16638)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16638, 7u);
	backing.DEF_x__h16638 = DEF_x__h16638;
      }
      ++num;
      if ((backing.DEF_x__h16840) != DEF_x__h16840)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16840, 7u);
	backing.DEF_x__h16840 = DEF_x__h16840;
      }
      ++num;
      if ((backing.DEF_x__h17042) != DEF_x__h17042)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17042, 7u);
	backing.DEF_x__h17042 = DEF_x__h17042;
      }
      ++num;
      if ((backing.DEF_x__h17244) != DEF_x__h17244)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17244, 7u);
	backing.DEF_x__h17244 = DEF_x__h17244;
      }
      ++num;
      if ((backing.DEF_x__h17446) != DEF_x__h17446)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17446, 7u);
	backing.DEF_x__h17446 = DEF_x__h17446;
      }
      ++num;
      if ((backing.DEF_x__h17648) != DEF_x__h17648)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17648, 7u);
	backing.DEF_x__h17648 = DEF_x__h17648;
      }
      ++num;
      if ((backing.DEF_x__h17850) != DEF_x__h17850)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17850, 7u);
	backing.DEF_x__h17850 = DEF_x__h17850;
      }
      ++num;
      if ((backing.DEF_x__h18052) != DEF_x__h18052)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18052, 7u);
	backing.DEF_x__h18052 = DEF_x__h18052;
      }
      ++num;
      if ((backing.DEF_x__h18254) != DEF_x__h18254)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18254, 7u);
	backing.DEF_x__h18254 = DEF_x__h18254;
      }
      ++num;
      if ((backing.DEF_x__h18456) != DEF_x__h18456)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18456, 7u);
	backing.DEF_x__h18456 = DEF_x__h18456;
      }
      ++num;
      if ((backing.DEF_x__h7839) != DEF_x__h7839)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7839, 7u);
	backing.DEF_x__h7839 = DEF_x__h7839;
      }
      ++num;
      if ((backing.PORT_RDY_send_performance_events) != PORT_RDY_send_performance_events)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_send_performance_events, 1u);
	backing.PORT_RDY_send_performance_events = PORT_RDY_send_performance_events;
      }
      ++num;
      if ((backing.PORT_send_performance_events_evts) != PORT_send_performance_events_evts)
      {
	vcd_write_val(sim_hdl, num, PORT_send_performance_events_evts, 7360u);
	backing.PORT_send_performance_events_evts = PORT_send_performance_events_evts;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_0_r_ETC___d217;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_10__ETC___d346;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_11__ETC___d359;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_12__ETC___d372;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_13__ETC___d385;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_14__ETC___d398;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_15__ETC___d411;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_16__ETC___d424;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_17__ETC___d437;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_18__ETC___d450;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_19__ETC___d463;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_1_r_ETC___d229;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_20__ETC___d476;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_21__ETC___d489;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_22__ETC___d502;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_23__ETC___d515;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_24__ETC___d528;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_25__ETC___d541;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_26__ETC___d554;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_27__ETC___d567;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_28__ETC___d579;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_2_r_ETC___d242;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_3_r_ETC___d255;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_4_r_ETC___d268;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_5_r_ETC___d281;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_6_r_ETC___d294;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_7_r_ETC___d307;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_8_r_ETC___d320;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333, 65u);
      backing.DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333 = DEF__0_CONCAT_IF_perf_counters_vec_rg_event_sel_9_r_ETC___d333;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95 = DEF__0_CONCAT_perf_counters_vec_rg_counter_0_read__4___d95;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341 = DEF__0_CONCAT_perf_counters_vec_rg_counter_10_read__40___d341;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354 = DEF__0_CONCAT_perf_counters_vec_rg_counter_11_read__53___d354;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367 = DEF__0_CONCAT_perf_counters_vec_rg_counter_12_read__66___d367;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380 = DEF__0_CONCAT_perf_counters_vec_rg_counter_13_read__79___d380;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393 = DEF__0_CONCAT_perf_counters_vec_rg_counter_14_read__92___d393;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406 = DEF__0_CONCAT_perf_counters_vec_rg_counter_15_read__05___d406;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419 = DEF__0_CONCAT_perf_counters_vec_rg_counter_16_read__18___d419;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432 = DEF__0_CONCAT_perf_counters_vec_rg_counter_17_read__31___d432;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445 = DEF__0_CONCAT_perf_counters_vec_rg_counter_18_read__44___d445;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458 = DEF__0_CONCAT_perf_counters_vec_rg_counter_19_read__57___d458;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224 = DEF__0_CONCAT_perf_counters_vec_rg_counter_1_read__23___d224;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471 = DEF__0_CONCAT_perf_counters_vec_rg_counter_20_read__70___d471;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484 = DEF__0_CONCAT_perf_counters_vec_rg_counter_21_read__83___d484;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497 = DEF__0_CONCAT_perf_counters_vec_rg_counter_22_read__96___d497;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510 = DEF__0_CONCAT_perf_counters_vec_rg_counter_23_read__09___d510;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523 = DEF__0_CONCAT_perf_counters_vec_rg_counter_24_read__22___d523;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536 = DEF__0_CONCAT_perf_counters_vec_rg_counter_25_read__35___d536;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549 = DEF__0_CONCAT_perf_counters_vec_rg_counter_26_read__48___d549;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562 = DEF__0_CONCAT_perf_counters_vec_rg_counter_27_read__61___d562;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574 = DEF__0_CONCAT_perf_counters_vec_rg_counter_28_read__73___d574;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237 = DEF__0_CONCAT_perf_counters_vec_rg_counter_2_read__36___d237;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250 = DEF__0_CONCAT_perf_counters_vec_rg_counter_3_read__49___d250;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263 = DEF__0_CONCAT_perf_counters_vec_rg_counter_4_read__62___d263;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276 = DEF__0_CONCAT_perf_counters_vec_rg_counter_5_read__75___d276;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289 = DEF__0_CONCAT_perf_counters_vec_rg_counter_6_read__88___d289;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302 = DEF__0_CONCAT_perf_counters_vec_rg_counter_7_read__01___d302;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315 = DEF__0_CONCAT_perf_counters_vec_rg_counter_8_read__14___d315;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328, 65u);
      backing.DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328 = DEF__0_CONCAT_perf_counters_vec_rg_counter_9_read__27___d328;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5614, 65u);
      backing.DEF_count_sum__h5614 = DEF_count_sum__h5614;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5663, 65u);
      backing.DEF_count_sum__h5663 = DEF_count_sum__h5663;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5712, 65u);
      backing.DEF_count_sum__h5712 = DEF_count_sum__h5712;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5761, 65u);
      backing.DEF_count_sum__h5761 = DEF_count_sum__h5761;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5810, 65u);
      backing.DEF_count_sum__h5810 = DEF_count_sum__h5810;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5859, 65u);
      backing.DEF_count_sum__h5859 = DEF_count_sum__h5859;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5908, 65u);
      backing.DEF_count_sum__h5908 = DEF_count_sum__h5908;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h5957, 65u);
      backing.DEF_count_sum__h5957 = DEF_count_sum__h5957;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6006, 65u);
      backing.DEF_count_sum__h6006 = DEF_count_sum__h6006;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6055, 65u);
      backing.DEF_count_sum__h6055 = DEF_count_sum__h6055;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6104, 65u);
      backing.DEF_count_sum__h6104 = DEF_count_sum__h6104;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6153, 65u);
      backing.DEF_count_sum__h6153 = DEF_count_sum__h6153;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6202, 65u);
      backing.DEF_count_sum__h6202 = DEF_count_sum__h6202;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6251, 65u);
      backing.DEF_count_sum__h6251 = DEF_count_sum__h6251;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6300, 65u);
      backing.DEF_count_sum__h6300 = DEF_count_sum__h6300;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6349, 65u);
      backing.DEF_count_sum__h6349 = DEF_count_sum__h6349;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6398, 65u);
      backing.DEF_count_sum__h6398 = DEF_count_sum__h6398;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6447, 65u);
      backing.DEF_count_sum__h6447 = DEF_count_sum__h6447;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6496, 65u);
      backing.DEF_count_sum__h6496 = DEF_count_sum__h6496;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6545, 65u);
      backing.DEF_count_sum__h6545 = DEF_count_sum__h6545;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6594, 65u);
      backing.DEF_count_sum__h6594 = DEF_count_sum__h6594;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6643, 65u);
      backing.DEF_count_sum__h6643 = DEF_count_sum__h6643;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6692, 65u);
      backing.DEF_count_sum__h6692 = DEF_count_sum__h6692;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6741, 65u);
      backing.DEF_count_sum__h6741 = DEF_count_sum__h6741;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6790, 65u);
      backing.DEF_count_sum__h6790 = DEF_count_sum__h6790;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6839, 65u);
      backing.DEF_count_sum__h6839 = DEF_count_sum__h6839;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6888, 65u);
      backing.DEF_count_sum__h6888 = DEF_count_sum__h6888;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6937, 65u);
      backing.DEF_count_sum__h6937 = DEF_count_sum__h6937;
      vcd_write_val(sim_hdl, num++, DEF_count_sum__h6986, 65u);
      backing.DEF_count_sum__h6986 = DEF_count_sum__h6986;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_events_wire_wget____d98, 7360u);
      backing.DEF_perf_counters_events_wire_wget____d98 = DEF_perf_counters_events_wire_wget____d98;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_rg_ctr_inhibit_read____d64, 29u);
      backing.DEF_perf_counters_rg_ctr_inhibit_read____d64 = DEF_perf_counters_rg_ctr_inhibit_read____d64;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_0_read____d94, 64u);
      backing.DEF_perf_counters_vec_rg_counter_0_read____d94 = DEF_perf_counters_vec_rg_counter_0_read____d94;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_10_read____d340, 64u);
      backing.DEF_perf_counters_vec_rg_counter_10_read____d340 = DEF_perf_counters_vec_rg_counter_10_read____d340;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_11_read____d353, 64u);
      backing.DEF_perf_counters_vec_rg_counter_11_read____d353 = DEF_perf_counters_vec_rg_counter_11_read____d353;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_12_read____d366, 64u);
      backing.DEF_perf_counters_vec_rg_counter_12_read____d366 = DEF_perf_counters_vec_rg_counter_12_read____d366;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_13_read____d379, 64u);
      backing.DEF_perf_counters_vec_rg_counter_13_read____d379 = DEF_perf_counters_vec_rg_counter_13_read____d379;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_14_read____d392, 64u);
      backing.DEF_perf_counters_vec_rg_counter_14_read____d392 = DEF_perf_counters_vec_rg_counter_14_read____d392;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_15_read____d405, 64u);
      backing.DEF_perf_counters_vec_rg_counter_15_read____d405 = DEF_perf_counters_vec_rg_counter_15_read____d405;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_16_read____d418, 64u);
      backing.DEF_perf_counters_vec_rg_counter_16_read____d418 = DEF_perf_counters_vec_rg_counter_16_read____d418;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_17_read____d431, 64u);
      backing.DEF_perf_counters_vec_rg_counter_17_read____d431 = DEF_perf_counters_vec_rg_counter_17_read____d431;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_18_read____d444, 64u);
      backing.DEF_perf_counters_vec_rg_counter_18_read____d444 = DEF_perf_counters_vec_rg_counter_18_read____d444;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_19_read____d457, 64u);
      backing.DEF_perf_counters_vec_rg_counter_19_read____d457 = DEF_perf_counters_vec_rg_counter_19_read____d457;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_1_read____d223, 64u);
      backing.DEF_perf_counters_vec_rg_counter_1_read____d223 = DEF_perf_counters_vec_rg_counter_1_read____d223;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_20_read____d470, 64u);
      backing.DEF_perf_counters_vec_rg_counter_20_read____d470 = DEF_perf_counters_vec_rg_counter_20_read____d470;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_21_read____d483, 64u);
      backing.DEF_perf_counters_vec_rg_counter_21_read____d483 = DEF_perf_counters_vec_rg_counter_21_read____d483;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_22_read____d496, 64u);
      backing.DEF_perf_counters_vec_rg_counter_22_read____d496 = DEF_perf_counters_vec_rg_counter_22_read____d496;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_23_read____d509, 64u);
      backing.DEF_perf_counters_vec_rg_counter_23_read____d509 = DEF_perf_counters_vec_rg_counter_23_read____d509;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_24_read____d522, 64u);
      backing.DEF_perf_counters_vec_rg_counter_24_read____d522 = DEF_perf_counters_vec_rg_counter_24_read____d522;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_25_read____d535, 64u);
      backing.DEF_perf_counters_vec_rg_counter_25_read____d535 = DEF_perf_counters_vec_rg_counter_25_read____d535;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_26_read____d548, 64u);
      backing.DEF_perf_counters_vec_rg_counter_26_read____d548 = DEF_perf_counters_vec_rg_counter_26_read____d548;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_27_read____d561, 64u);
      backing.DEF_perf_counters_vec_rg_counter_27_read____d561 = DEF_perf_counters_vec_rg_counter_27_read____d561;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_28_read____d573, 64u);
      backing.DEF_perf_counters_vec_rg_counter_28_read____d573 = DEF_perf_counters_vec_rg_counter_28_read____d573;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_2_read____d236, 64u);
      backing.DEF_perf_counters_vec_rg_counter_2_read____d236 = DEF_perf_counters_vec_rg_counter_2_read____d236;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_3_read____d249, 64u);
      backing.DEF_perf_counters_vec_rg_counter_3_read____d249 = DEF_perf_counters_vec_rg_counter_3_read____d249;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_4_read____d262, 64u);
      backing.DEF_perf_counters_vec_rg_counter_4_read____d262 = DEF_perf_counters_vec_rg_counter_4_read____d262;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_5_read____d275, 64u);
      backing.DEF_perf_counters_vec_rg_counter_5_read____d275 = DEF_perf_counters_vec_rg_counter_5_read____d275;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_6_read____d288, 64u);
      backing.DEF_perf_counters_vec_rg_counter_6_read____d288 = DEF_perf_counters_vec_rg_counter_6_read____d288;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_7_read____d301, 64u);
      backing.DEF_perf_counters_vec_rg_counter_7_read____d301 = DEF_perf_counters_vec_rg_counter_7_read____d301;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_8_read____d314, 64u);
      backing.DEF_perf_counters_vec_rg_counter_8_read____d314 = DEF_perf_counters_vec_rg_counter_8_read____d314;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_vec_rg_counter_9_read____d327, 64u);
      backing.DEF_perf_counters_vec_rg_counter_9_read____d327 = DEF_perf_counters_vec_rg_counter_9_read____d327;
      vcd_write_val(sim_hdl, num++, DEF_perf_counters_write_counter_wire_wget____d586, 69u);
      backing.DEF_perf_counters_write_counter_wire_wget____d586 = DEF_perf_counters_write_counter_wire_wget____d586;
      vcd_write_val(sim_hdl, num++, DEF_write_counter_idx_CONCAT_write_counter_val___d765, 69u);
      backing.DEF_write_counter_idx_CONCAT_write_counter_val___d765 = DEF_write_counter_idx_CONCAT_write_counter_val___d765;
      vcd_write_val(sim_hdl, num++, DEF_x__h13002, 7u);
      backing.DEF_x__h13002 = DEF_x__h13002;
      vcd_write_val(sim_hdl, num++, DEF_x__h13204, 7u);
      backing.DEF_x__h13204 = DEF_x__h13204;
      vcd_write_val(sim_hdl, num++, DEF_x__h13406, 7u);
      backing.DEF_x__h13406 = DEF_x__h13406;
      vcd_write_val(sim_hdl, num++, DEF_x__h13608, 7u);
      backing.DEF_x__h13608 = DEF_x__h13608;
      vcd_write_val(sim_hdl, num++, DEF_x__h13810, 7u);
      backing.DEF_x__h13810 = DEF_x__h13810;
      vcd_write_val(sim_hdl, num++, DEF_x__h14012, 7u);
      backing.DEF_x__h14012 = DEF_x__h14012;
      vcd_write_val(sim_hdl, num++, DEF_x__h14214, 7u);
      backing.DEF_x__h14214 = DEF_x__h14214;
      vcd_write_val(sim_hdl, num++, DEF_x__h14416, 7u);
      backing.DEF_x__h14416 = DEF_x__h14416;
      vcd_write_val(sim_hdl, num++, DEF_x__h14618, 7u);
      backing.DEF_x__h14618 = DEF_x__h14618;
      vcd_write_val(sim_hdl, num++, DEF_x__h14820, 7u);
      backing.DEF_x__h14820 = DEF_x__h14820;
      vcd_write_val(sim_hdl, num++, DEF_x__h15022, 7u);
      backing.DEF_x__h15022 = DEF_x__h15022;
      vcd_write_val(sim_hdl, num++, DEF_x__h15224, 7u);
      backing.DEF_x__h15224 = DEF_x__h15224;
      vcd_write_val(sim_hdl, num++, DEF_x__h15426, 7u);
      backing.DEF_x__h15426 = DEF_x__h15426;
      vcd_write_val(sim_hdl, num++, DEF_x__h15628, 7u);
      backing.DEF_x__h15628 = DEF_x__h15628;
      vcd_write_val(sim_hdl, num++, DEF_x__h15830, 7u);
      backing.DEF_x__h15830 = DEF_x__h15830;
      vcd_write_val(sim_hdl, num++, DEF_x__h16032, 7u);
      backing.DEF_x__h16032 = DEF_x__h16032;
      vcd_write_val(sim_hdl, num++, DEF_x__h16234, 7u);
      backing.DEF_x__h16234 = DEF_x__h16234;
      vcd_write_val(sim_hdl, num++, DEF_x__h16436, 7u);
      backing.DEF_x__h16436 = DEF_x__h16436;
      vcd_write_val(sim_hdl, num++, DEF_x__h16638, 7u);
      backing.DEF_x__h16638 = DEF_x__h16638;
      vcd_write_val(sim_hdl, num++, DEF_x__h16840, 7u);
      backing.DEF_x__h16840 = DEF_x__h16840;
      vcd_write_val(sim_hdl, num++, DEF_x__h17042, 7u);
      backing.DEF_x__h17042 = DEF_x__h17042;
      vcd_write_val(sim_hdl, num++, DEF_x__h17244, 7u);
      backing.DEF_x__h17244 = DEF_x__h17244;
      vcd_write_val(sim_hdl, num++, DEF_x__h17446, 7u);
      backing.DEF_x__h17446 = DEF_x__h17446;
      vcd_write_val(sim_hdl, num++, DEF_x__h17648, 7u);
      backing.DEF_x__h17648 = DEF_x__h17648;
      vcd_write_val(sim_hdl, num++, DEF_x__h17850, 7u);
      backing.DEF_x__h17850 = DEF_x__h17850;
      vcd_write_val(sim_hdl, num++, DEF_x__h18052, 7u);
      backing.DEF_x__h18052 = DEF_x__h18052;
      vcd_write_val(sim_hdl, num++, DEF_x__h18254, 7u);
      backing.DEF_x__h18254 = DEF_x__h18254;
      vcd_write_val(sim_hdl, num++, DEF_x__h18456, 7u);
      backing.DEF_x__h18456 = DEF_x__h18456;
      vcd_write_val(sim_hdl, num++, DEF_x__h7839, 7u);
      backing.DEF_x__h7839 = DEF_x__h7839;
      vcd_write_val(sim_hdl, num++, PORT_RDY_send_performance_events, 1u);
      backing.PORT_RDY_send_performance_events = PORT_RDY_send_performance_events;
      vcd_write_val(sim_hdl, num++, PORT_send_performance_events_evts, 7360u);
      backing.PORT_send_performance_events_evts = PORT_send_performance_events_evts;
    }
}

void MOD_mkPerfCountersFlute::vcd_prims(tVCDDumpType dt, MOD_mkPerfCountersFlute &backing)
{
  INST_perf_counters_events_wire.dump_VCD(dt, backing.INST_perf_counters_events_wire);
  INST_perf_counters_rg_ctr_inhibit.dump_VCD(dt, backing.INST_perf_counters_rg_ctr_inhibit);
  INST_perf_counters_vec_rg_counter_0.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_0);
  INST_perf_counters_vec_rg_counter_1.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_1);
  INST_perf_counters_vec_rg_counter_10.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_10);
  INST_perf_counters_vec_rg_counter_11.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_11);
  INST_perf_counters_vec_rg_counter_12.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_12);
  INST_perf_counters_vec_rg_counter_13.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_13);
  INST_perf_counters_vec_rg_counter_14.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_14);
  INST_perf_counters_vec_rg_counter_15.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_15);
  INST_perf_counters_vec_rg_counter_16.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_16);
  INST_perf_counters_vec_rg_counter_17.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_17);
  INST_perf_counters_vec_rg_counter_18.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_18);
  INST_perf_counters_vec_rg_counter_19.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_19);
  INST_perf_counters_vec_rg_counter_2.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_2);
  INST_perf_counters_vec_rg_counter_20.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_20);
  INST_perf_counters_vec_rg_counter_21.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_21);
  INST_perf_counters_vec_rg_counter_22.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_22);
  INST_perf_counters_vec_rg_counter_23.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_23);
  INST_perf_counters_vec_rg_counter_24.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_24);
  INST_perf_counters_vec_rg_counter_25.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_25);
  INST_perf_counters_vec_rg_counter_26.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_26);
  INST_perf_counters_vec_rg_counter_27.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_27);
  INST_perf_counters_vec_rg_counter_28.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_28);
  INST_perf_counters_vec_rg_counter_3.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_3);
  INST_perf_counters_vec_rg_counter_4.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_4);
  INST_perf_counters_vec_rg_counter_5.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_5);
  INST_perf_counters_vec_rg_counter_6.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_6);
  INST_perf_counters_vec_rg_counter_7.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_7);
  INST_perf_counters_vec_rg_counter_8.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_8);
  INST_perf_counters_vec_rg_counter_9.dump_VCD(dt, backing.INST_perf_counters_vec_rg_counter_9);
  INST_perf_counters_vec_rg_event_sel_0.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_0);
  INST_perf_counters_vec_rg_event_sel_1.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_1);
  INST_perf_counters_vec_rg_event_sel_10.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_10);
  INST_perf_counters_vec_rg_event_sel_11.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_11);
  INST_perf_counters_vec_rg_event_sel_12.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_12);
  INST_perf_counters_vec_rg_event_sel_13.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_13);
  INST_perf_counters_vec_rg_event_sel_14.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_14);
  INST_perf_counters_vec_rg_event_sel_15.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_15);
  INST_perf_counters_vec_rg_event_sel_16.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_16);
  INST_perf_counters_vec_rg_event_sel_17.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_17);
  INST_perf_counters_vec_rg_event_sel_18.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_18);
  INST_perf_counters_vec_rg_event_sel_19.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_19);
  INST_perf_counters_vec_rg_event_sel_2.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_2);
  INST_perf_counters_vec_rg_event_sel_20.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_20);
  INST_perf_counters_vec_rg_event_sel_21.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_21);
  INST_perf_counters_vec_rg_event_sel_22.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_22);
  INST_perf_counters_vec_rg_event_sel_23.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_23);
  INST_perf_counters_vec_rg_event_sel_24.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_24);
  INST_perf_counters_vec_rg_event_sel_25.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_25);
  INST_perf_counters_vec_rg_event_sel_26.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_26);
  INST_perf_counters_vec_rg_event_sel_27.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_27);
  INST_perf_counters_vec_rg_event_sel_28.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_28);
  INST_perf_counters_vec_rg_event_sel_3.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_3);
  INST_perf_counters_vec_rg_event_sel_4.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_4);
  INST_perf_counters_vec_rg_event_sel_5.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_5);
  INST_perf_counters_vec_rg_event_sel_6.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_6);
  INST_perf_counters_vec_rg_event_sel_7.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_7);
  INST_perf_counters_vec_rg_event_sel_8.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_8);
  INST_perf_counters_vec_rg_event_sel_9.dump_VCD(dt, backing.INST_perf_counters_vec_rg_event_sel_9);
  INST_perf_counters_wr_overflow.dump_VCD(dt, backing.INST_perf_counters_wr_overflow);
  INST_perf_counters_write_counter_wire.dump_VCD(dt, backing.INST_perf_counters_write_counter_wire);
  INST_perf_counters_write_ctr_sel_wire.dump_VCD(dt, backing.INST_perf_counters_write_ctr_sel_wire);
}
