<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0
  (the "License"); you may not use this file except in compliance
  with the License.  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES
 OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO
 NON-INFRINGEMENT, MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="MRET" isa="RISCV" class="RetInstruction" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-0" value="00110000001000000000000001110011"/>
    <O name="retoperand" type="Choices" choices="Ret choice" class="RetOperand"/>
    <asm format="MRET"/>
  </I>
  <I name="SFENCE.VMA" isa="RISCV" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-25,14-12,11-7,6-0" value="0001001000000001110011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="SFENCE.VMA %s, %s" op1="rs2" op2="rs1"/>
  </I>
  <I name="SRET" isa="RISCV" class="RetInstruction" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-0" value="00010000001000000000000001110011"/>
    <O name="retoperand" type="Choices" choices="Ret choice" class="RetOperand"/>
    <asm format="SRET"/>
  </I>
  <I name="WFI" isa="RISCV" group="System" extension="RV64Priv">
    <O name="const_bits" type="Constant" bits="31-0" value="00010000010100000000000001110011"/>
    <asm format="WFI"/>
  </I>
</instruction_file>
