<h2>Post Silicon PTM (CNT-FET)<sup>[1][2][3]</sup></h2>
<p>Authors: A. Balijepalli, S. Sinha, and Y. Cao<br>
Organization: Arizona State University
<br>Contact: <a href="mailto:yu.cao@asu.edu">yu.cao@asu.edu</a>
<br>Source code: <a href="http://ptm.asu.edu" target="_blank">http://ptm.asu.edu</a></p>
<h4>Introduction</h4>
<div class="details">
	<div class="structure-figure">
		<img src="<?php echo base_url('images/simulation/cnt_asu.png');?>" />
	</div>
	<p>This model is a surface potential model for carbon nanotube (CNT) FET. Both the ballistic transport and Schottky-barrier effect are incorporated. It is efficient for circuit simulation in large scale.</p>
</div>
<h4>References</h4>
<div class="reference clear">
	<p>
		[1] A. Balijepalli, S. Sinha, and Y. Cao, "Compact modeling of carbon nanotube transistor for early stage process-design exploration," presented at the Proceedings of the 2007 international symposium on Low power electronics and design, Portland, OR, USA, 2007.
		<a href="http://dx.doi.org/10.1145/1283780.1283783" target="_blank">(link)</a><br>
		[2] S. Sinha, A. Balijepalli, and C. Yu, "Compact Model of Carbon Nanotube Transistor and Interconnect," Electron Devices, IEEE Transactions on, vol. 56, pp. 2232-2242, 2009.
		<a href="http://dx.doi.org/10.1109/TED.2009.2028625" target="_blank">(link)</a><br>
		[3] <a href="http://ptm.asu.edu/postsi.html" target="_blank">http://ptm.asu.edu/postsi.html</a>
	</p>
</div>
