
---------- Begin Simulation Statistics ----------
final_tick                               2261748478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              104477805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793708                       # Number of bytes of host memory used
host_op_rate                                104468833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.12                       # Real time elapsed on the host
host_tick_rate                             1314570157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117472459                       # Number of instructions simulated
sim_ops                                     117472459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001478                       # Number of seconds simulated
sim_ticks                                  1478223500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398551000     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1268500      0.09%     96.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51591000      3.55%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452387500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240717000     77.86%     77.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68434500     22.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626839000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1019500      0.06%     98.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28043000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657614500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         216821000     15.25%     15.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23124500      1.63%     16.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182083000     83.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650267000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 806000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5264500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657399500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1642337500     97.55%     97.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1073500      0.06%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39579500      2.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1683556500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1475410000     86.25%     86.25% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235305000     13.75%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24008                       # Number of branches fetched
system.switch_cpus0.committedInsts             171882                       # Number of instructions committed
system.switch_cpus0.committedOps               171882                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64314                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35198                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29116                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.776957                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.223043                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904096                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      647737.489780                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17630                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2256358.510220                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165860                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165860                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229429                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118039                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35402                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64580                       # number of memory refs
system.switch_cpus0.num_store_insts             29178                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99606     57.91%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36295     21.10%     80.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29346     17.06%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171994                       # Class of executed instruction
system.switch_cpus1.Branches                    21472                       # Number of branches fetched
system.switch_cpus1.committedInsts             143368                       # Number of instructions committed
system.switch_cpus1.committedOps               143368                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41332                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25894                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15438                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828066                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171934                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902572                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      499051.051012                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16615                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2403520.948988                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184459                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105418                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26778                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42442                       # number of memory refs
system.switch_cpus1.num_store_insts             15664                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90680     63.08%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27717     19.28%     84.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15542     10.81%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143753                       # Class of executed instruction
system.switch_cpus2.Branches                      559                       # Number of branches fetched
system.switch_cpus2.committedInsts               3757                       # Number of instructions committed
system.switch_cpus2.committedOps                 3757                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1286                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 829                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994325                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005675                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902227                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16469.316834                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2885757.683166                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3568                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2845                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                829                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1289                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2213     58.90%     59.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             870     23.16%     82.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.27%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3757                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313643                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686357                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2956447                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2029177.000627                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      927269.999373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         7810                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            114                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                195                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2013                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3691                       # Request fanout histogram
system.membus.reqLayer0.occupancy               41000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15043000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           17889750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    332634000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 465405970.425821                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     27110000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    868272000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8388500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    997902000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1014588500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    287129125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 391670583.055322                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    869093000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15341500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1148516500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    249325875                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 414831224.939407                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    868593000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    254157000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    997303500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113765                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3647                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113765                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1578500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1578500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508738                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508738                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508738                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst        14350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     3.996476                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689262                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24463433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.017368                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.642010                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047251                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000092                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49412449                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49412449                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282848                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282848                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           74                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290841                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           74                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290841                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1129000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1129000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573689                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108148                       # number of writebacks
system.cpu2.dcache.writebacks::total           108148                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487413                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           58                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152894                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 14801.724138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     5.615001                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16906.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.960898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         8100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.625097                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.266796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.468264                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698764                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275555                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.939119                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.444193                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024071                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703559                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15688218                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15688218                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721997                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450256                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721997                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4547                       # number of overall misses
system.cpu3.icache.overall_misses::total       343542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     63563500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     63563500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065539                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065539                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       343026                       # number of writebacks
system.cpu3.icache.writebacks::total           343026                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4547                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.replacements                343026                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721997                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   185.023956                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799106                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14848969                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.287543                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582849                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.216256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30474620                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30474620                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790794                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158605                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790794                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11406                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213417                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    336780500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    336780500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004211                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004211                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042647                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105313                       # number of writebacks
system.cpu3.dcache.writebacks::total           105313                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147405                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869088                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056643                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13353.650726                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   547.250122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99121                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40796.191610                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2766.638755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13755.319149                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    92.522361                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094897                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121173                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193955                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403924                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.670692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.424205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000414                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481373                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481373                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212457                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169310                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212457                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2684                       # number of overall misses
system.cpu0.icache.overall_misses::total       504119                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41284500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41284500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716576                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716576                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       503572                       # number of writebacks
system.cpu0.icache.writebacks::total           503572                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2684                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2684                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.replacements                503572                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212457                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    81.894354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472331                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72686740                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.332267                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.151515                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.320816                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998343                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000627                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937271                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58674                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784322                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4510                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57137000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57137000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57137000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57137000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63184                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372173                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63184                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372173                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071379                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071379                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12668.957871                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.078937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12668.957871                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.078937                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352535                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52627000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52627000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52627000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52627000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071379                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071379                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546679                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32265                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27600000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27600000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11423.841060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.013999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10423.841060                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10423.841060                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26409                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2094                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14105.539637                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.665571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           90                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12595                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.142631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11566.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.651846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.142631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5557.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.116093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076710                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.462511                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.614200                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000600                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204037                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204037                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142326                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142326                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157611                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1427                       # number of overall misses
system.cpu1.icache.overall_misses::total        39158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20015500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20015500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196769                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38624                       # number of writebacks
system.cpu1.icache.writebacks::total            38624                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1427                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38624                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   511.147147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194158                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5158678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           133.485432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.976459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.217699                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974563                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432696                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2145                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36865                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50277000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50277000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40999                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40999                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721945                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10533.525595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   604.943895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053451                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47054.089710                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2805.332704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14321.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   400.199601                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         4900                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total           98                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543561                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737336                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.277589                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.067201                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.476360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531760                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17530                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       482016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2987792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5345                       # Total snoops (count)
system.tol2bus.snoopTraffic                    228224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24708     80.23%     80.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3314     10.76%     91.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1362      4.42%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1410      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48104499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            114996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17218996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6825985                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6838497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4028495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2143991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst         2609                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3684                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1418                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4496                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21939                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst         2609                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3684                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1418                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4496                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8466                       # number of overall hits
system.l2.overall_hits::total                   21939                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2817                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3438                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2817                       # number of overall misses
system.l2.overall_misses::total                  3438                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      3934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    219430500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268638000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5979000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6135500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       671500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      3934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    219430500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268638000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst         2684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78137.870855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78137.870855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2013                       # number of writebacks
system.l2.writebacks::total                      2013                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3416                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233050500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233050500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69681.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68223.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69681.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68223.214286                       # average overall mshr miss latency
system.l2.replacements                           3549                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3800500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    216644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     250718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.545326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.418710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 74519.607843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78450.649351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 77817.528736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77838.559454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26353500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    188804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    218508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.418710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64519.607843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68450.649351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67817.528736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67838.559454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      3934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10668500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst        79720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        78690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79025.925926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70533.898305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      2786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.014493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.024752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.063830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.007121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89807.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        96650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 65666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84439.393939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88432.926829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           77                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data        88000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6219500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.014493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.021040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.021277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.007121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79807.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94117.647059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        88000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74439.393939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80772.727273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       63798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.976331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.858968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1067.714292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6126.071452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      321.544418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2261.934906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3208.472474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9986.555296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.937070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6536.841091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    61.171023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.731770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.027453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   306.924866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.679700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.287767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    22.800735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   634.446721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.304765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.199489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    382373                       # Number of tag accesses
system.l2.tags.data_accesses                   382373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       178304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             216640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       128832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          128832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      3073960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3333731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17404675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        86590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1861694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120620461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146554293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3073960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1861694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5108835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87153262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3073960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3333731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17404675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        86590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1861694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120620461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233707555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2013                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30913500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94363500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9135.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27885.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.213823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.677532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.753220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     32.94%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          192     20.73%     53.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      8.96%     62.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      6.16%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      4.75%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      4.32%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      4.54%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      3.13%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134     14.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.876033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.857198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.941828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.65%      1.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            64     52.89%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            30     24.79%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            14     11.57%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      1.65%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      2.48%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      1.65%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.83%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     80.17%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.83%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     15.70%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 216576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  127168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  216640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       146.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1470620000                       # Total gap between requests
system.mem_ctrls.avgGap                     272437.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       127168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3073960.060843302868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3290436.121466070414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129885.636373660673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17404675.274070531130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43295.212124553560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 86590.424249107120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1861694.121355802985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120620460.979006215930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86027586.491487920284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2013                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2068250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2216000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       138750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1235750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     77064250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34615000000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29130.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28779.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28713.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     28738.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     27661.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17195727.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2504700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7814340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        296683290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317507520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          763296330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.360571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    822063250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    607020250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6254640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2557800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        161274660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        428837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          718000530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.718520                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1120581750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    308501750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                41000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2471561376500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1835712                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807020                       # Number of bytes of host memory used
host_op_rate                                  1835711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.29                       # Real time elapsed on the host
host_tick_rate                             1635927212                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   233661320                       # Number of instructions simulated
sim_ops                                     233661320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.208232                       # Number of seconds simulated
sim_ticks                                208231582500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                 3650     85.00%     85.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                    428      9.97%     94.97% # number of callpals executed
system.cpu0.kern.callpal::rti                     216      5.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4294                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      4511                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     216                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1018     24.93%     24.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.07%     25.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    213      5.22%     30.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     30.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2848     69.75%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4083                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1018     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.13%     45.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     213      9.45%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     54.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1018     45.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2253                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            208188838000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2171500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               83872500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              584192500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        208859807000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.357444                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.551800                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              217                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         2440                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           67                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         5081                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        41191                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.35%      0.38% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%      0.43% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3277     82.65%     83.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                    426     10.74%     93.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rti                     234      5.90%     99.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.23%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3965                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      4457                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     214                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1051     28.21%     28.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    213      5.72%     33.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.03%     33.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2460     66.04%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3725                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1051     45.40%     45.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     213      9.20%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.04%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1050     45.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2315                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            206928001000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               83505500      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 917000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              366090000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        207378513500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.426829                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.621477                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                214                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004673                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.156134                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         258175000     50.50%     50.50% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           253070000     49.50%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       342084                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit       153740                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       731504                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      6023216                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  336      0.19%      0.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.01%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37880     21.58%     21.77% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1744      0.99%     22.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     22.77% # number of callpals executed
system.cpu2.kern.callpal::rti                    4994      2.84%     25.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                1634      0.93%     26.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     26.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique             128967     73.45%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                175573                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    248931                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     788                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   18155     41.89%     41.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    250      0.58%     42.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    213      0.49%     42.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     42.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  24719     57.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               43338                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    16667     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     250      0.74%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     213      0.63%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   16666     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                33797                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            198515517000     95.05%     95.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              155456500      0.07%     95.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              110562000      0.05%     95.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 566000      0.00%     95.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10081208000      4.83%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        208863309500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918039                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.674218                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.779847                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               3170                      
system.cpu2.kern.mode_good::user                 3171                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             5329                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3171                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.594858                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.746000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      109557534000     51.78%     51.78% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        102009761000     48.22%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     336                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          577                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         5593                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        12583                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2951     82.02%     82.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                    429     11.92%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     215      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3598                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      3815                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     218                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     925     27.36%     27.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    213      6.30%     33.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.09%     33.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2240     66.25%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3381                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      925     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     213     10.31%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.15%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     924     44.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2065                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            207583650500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               82710000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2159500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              337379000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        208005899000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.412500                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.610766                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              218                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 22114304                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                2688                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       2711                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4159                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1007535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2007769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    73308                       # Number of branches fetched
system.switch_cpus0.committedInsts             492872                       # Number of instructions committed
system.switch_cpus0.committedOps               492872                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              169170                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              109432                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              59738                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995855                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          51741                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              51741                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004145                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               417721290                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1731269.371789                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        34935                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              24758                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      415990020.628211                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       472993                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              472993                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       645699                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       376102                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             109438                       # Number of load instructions
system.switch_cpus0.num_mem_refs               169389                       # number of memory refs
system.switch_cpus0.num_store_insts             59951                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2300      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           297395     60.34%     60.81% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1756      0.36%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          112760     22.88%     84.04% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          60377     12.25%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18284      3.71%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            492872                       # Class of executed instruction
system.switch_cpus1.Branches                    93664                       # Number of branches fetched
system.switch_cpus1.committedInsts             647069                       # Number of instructions committed
system.switch_cpus1.committedOps               647069                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              226712                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              139503                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              87209                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.994915                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         218400                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             218279                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.005085                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               414755535                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2109101.415213                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        57866                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22011                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      412646433.584787                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       623121                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              623121                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       858456                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       476023                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             139762                       # Number of load instructions
system.switch_cpus1.num_mem_refs               227256                       # number of memory refs
system.switch_cpus1.num_store_insts             87494                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         7534      1.16%      1.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           388947     60.09%     61.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1489      0.23%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          142005     21.94%     83.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          87588     13.53%     96.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.02%     96.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          187      0.03%     97.02% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19290      2.98%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            647226                       # Class of executed instruction
system.switch_cpus2.Branches                 14415572                       # Number of branches fetched
system.switch_cpus2.committedInsts          113974809                       # Number of instructions committed
system.switch_cpus2.committedOps            113974809                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        21608770                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits            31500859                       # DTB hits
system.switch_cpus2.dtb.data_misses             70875                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses        11561642                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            16885924                       # DTB read hits
system.switch_cpus2.dtb.read_misses             66450                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       10047128                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           14614935                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4425                       # DTB write misses
system.switch_cpus2.idle_fraction            0.006995                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       79414061                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           79412066                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1995                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.993005                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               417727388                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      414805532.205877                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     10174150                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      13590582                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             13590582                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      9055278                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      9053992                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3448007                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2921855.794123                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     99169339                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            99169339                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    147241725                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     69669246                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           17091404                       # Number of load instructions
system.switch_cpus2.num_mem_refs             31712003                       # number of memory refs
system.switch_cpus2.num_store_insts          14620599                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      8235586      7.22%      7.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         62578167     54.87%     62.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1880885      1.65%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        4530918      3.97%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2714621      2.38%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         904868      0.79%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        14784383     12.96%     83.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11908814     10.44%     94.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2719553      2.38%     96.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2720523      2.39%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1067291      0.94%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         114045708                       # Class of executed instruction
system.switch_cpus3.Branches                    43494                       # Number of branches fetched
system.switch_cpus3.committedInsts             303254                       # Number of instructions committed
system.switch_cpus3.committedOps               303254                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              106372                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               67442                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              38930                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997501                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          45424                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              45424                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002499                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               416011798                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1039781.851185                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        20023                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              13086                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      414972016.148815                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       289123                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              289123                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       396329                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       231572                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              67461                       # Number of load instructions
system.switch_cpus3.num_mem_refs               106615                       # number of memory refs
system.switch_cpus3.num_store_insts             39154                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         2080      0.69%      0.69% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           176491     58.20%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1107      0.37%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           68833     22.70%     81.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          39095     12.89%     94.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.02%     94.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.02%     94.89% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         15509      5.11%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            303256                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       243807                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1085                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1324717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2800300                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5200                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2798                       # Transaction distribution
system.membus.trans_dist::ReadResp             321630                       # Transaction distribution
system.membus.trans_dist::WriteReq               5265                       # Transaction distribution
system.membus.trans_dist::WriteResp              5264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       698891                       # Transaction distribution
system.membus.trans_dist::CleanEvict           299520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            293                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343288                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        318832                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345536                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2300                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1976072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1992197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2684747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64939584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64960633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87074937                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3525                       # Total snoops (count)
system.membus.snoopTraffic                      49280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016948                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006349                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.079430                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1010491     99.37%     99.37% # Request fanout histogram
system.membus.snoop_fanout::1                    6457      0.63%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016948                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14993500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4804819224                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6366332                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3499363748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       346275                       # number of demand (read+write) misses
system.iocache.demand_misses::total            346275                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       346275                       # number of overall misses
system.iocache.overall_misses::total           346275                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  40648839864                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  40648839864                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  40648839864                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  40648839864                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       346275                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          346275                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       346275                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         346275                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117388.895716                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117388.895716                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117388.895716                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117388.895716                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           726                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   24                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         345536                       # number of writebacks
system.iocache.writebacks::total               345536                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       346275                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       346275                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       346275                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       346275                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  23314593323                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  23314593323                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  23314593323                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  23314593323                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67329.704203                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67329.704203                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67329.704203                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67329.704203                       # average overall mshr miss latency
system.iocache.replacements                    346275                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          739                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              739                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     91559750                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     91559750                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123896.820027                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123896.820027                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     54609750                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     54609750                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73896.820027                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73896.820027                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  40557280114                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  40557280114                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117374.977177                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117374.977177                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  23259983573                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  23259983573                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67315.659072                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67315.659072                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 346275                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               346275                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3116475                       # Number of tag accesses
system.iocache.tags.data_accesses             3116475                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1588                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          794                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 5078778.337531                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 52251799.844104                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          794    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          794                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 206786639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4032550000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          443                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          221                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 945565606.334842                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 150401012.912418                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          221    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974544000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          221                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1857488000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 208969999000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          447                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          224                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 936894296.875000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 160747581.657237                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          224    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973849500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          224                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   1112434000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 209864322500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          437                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          219                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 952594308.219178                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 125979336.963748                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          219    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974544000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          219                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2446205500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 208618153500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  211291122000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    113818497                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137928615                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    113818497                       # number of overall hits
system.cpu2.icache.overall_hits::total      137928615                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       232738                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        627601                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       232738                       # number of overall misses
system.cpu2.icache.overall_misses::total       627601                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   3799882000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3799882000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   3799882000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3799882000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    114051235                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    138556216                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    114051235                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    138556216                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004530                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004530                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 16326.865402                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6054.614317                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 16326.865402                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6054.614317                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            13937                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       835671                       # number of writebacks
system.cpu2.icache.writebacks::total           835671                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          856                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          856                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          856                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          856                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       231882                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       231882                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       209599                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       231882                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       441481                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   3562230500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3562230500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   2507784736                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   3562230500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6070015236                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001674                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 15362.255371                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15362.255371                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 11964.678915                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 15362.255371                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13749.210580                       # average overall mshr miss latency
system.cpu2.icache.replacements                835671                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    113818497                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137928615                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       232738                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       627601                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   3799882000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3799882000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    114051235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    138556216                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004530                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 16326.865402                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6054.614317                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          856                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       231882                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       231882                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   3562230500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3562230500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001674                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 15362.255371                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15362.255371                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       209599                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       209599                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   2507784736                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   2507784736                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 11964.678915                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 11964.678915                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          483.347256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          138696874                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           835832                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           165.938698                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   440.183705                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    15.953793                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    27.209758                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.859734                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.031160                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.053144                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.944038                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          108                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           84                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        277948776                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       277948776                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     29971919                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37253589                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     29971919                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37253589                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       937810                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1228577                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       937810                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1228577                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  57107550000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  57107550000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  57107550000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  57107550000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     30909729                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38482166                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     30909729                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38482166                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.030340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.030340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031926                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60894.584191                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46482.678741                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 60894.584191                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46482.678741                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       665264                       # number of writebacks
system.cpu2.dcache.writebacks::total           665264                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       937810                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       937810                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       937810                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       937810                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         7089                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         7089                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56169740000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56169740000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56169740000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56169740000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    456380000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    456380000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030340                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024370                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.030340                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024370                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 59894.584191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59894.584191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 59894.584191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59894.584191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 64378.614755                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 64378.614755                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               1108694                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     16131154                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20617812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       531822                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       684658                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  27818373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27818373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16662976                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21302470                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.031916                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 52307.676253                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40631.049371                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       531822                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       531822                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  27286551000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27286551000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    456380000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    456380000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031916                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024965                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 51307.676253                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51307.676253                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178203.826630                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178203.826630                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13840765                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16635777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       405988                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       543919                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  29289177000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29289177000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14246753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17179696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.028497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031661                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72142.962354                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53848.416768                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       405988                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       405988                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         4528                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4528                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  28883189000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  28883189000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.028497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023632                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 71142.962354                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71142.962354                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       354846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       406166                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         5785                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     83192000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     83192000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       360631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       427374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.016041                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049624                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14380.639585                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3922.670690                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data         5785                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5785                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     77407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     77407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.016041                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.013536                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13380.639585                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13380.639585                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       360425                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       403798                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          146                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22331                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      1466500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1466500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       360571                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       426129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000405                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.052404                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 10044.520548                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    65.671040                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1320500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1320500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000405                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  9044.520548                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9044.520548                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          745.851440                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39224091                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1218390                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.193379                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   659.773561                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    86.077880                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.644310                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.084060                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.728371                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         79890748                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        79890748                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  211291122000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       916837                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15188578                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       916837                       # number of overall hits
system.cpu3.icache.overall_hits::total       15188578                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8768                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347763                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8768                       # number of overall misses
system.cpu3.icache.overall_misses::total       347763                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    130120500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    130120500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    130120500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    130120500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       925605                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15536341                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       925605                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15536341                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009473                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022384                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009473                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022384                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14840.385493                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   374.164302                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14840.385493                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   374.164302                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       347246                       # number of writebacks
system.cpu3.icache.writebacks::total           347246                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8768                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8768                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8768                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8768                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    121352500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    121352500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    121352500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121352500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009473                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009473                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13840.385493                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13840.385493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13840.385493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13840.385493                       # average overall mshr miss latency
system.cpu3.icache.replacements                347246                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       916837                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15188578                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8768                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347763                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    130120500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    130120500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       925605                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15536341                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009473                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022384                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14840.385493                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   374.164302                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8768                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8768                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    121352500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    121352500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009473                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13840.385493                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13840.385493                       # average ReadReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.749947                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15250499                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347251                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.917797                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   458.088033                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    43.661913                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.894703                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.085277                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.979980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31420445                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31420445                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       319600                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4951789                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       319600                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4951789                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        17016                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        219027                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        17016                       # number of overall misses
system.cpu3.dcache.overall_misses::total       219027                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    424411000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    424411000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    424411000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    424411000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       336616                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5170816                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       336616                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5170816                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050550                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042358                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.050550                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042358                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24941.878232                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1937.710876                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24941.878232                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1937.710876                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109540                       # number of writebacks
system.cpu3.dcache.writebacks::total           109540                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        17016                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        17016                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        17016                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        17016                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          241                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          241                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    407395000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    407395000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    407395000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    407395000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050550                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050550                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23941.878232                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23941.878232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23941.878232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23941.878232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2823.651452                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2823.651452                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152471                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       175411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2966490                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    105986500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    105986500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       183207                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3083898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.042553                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038071                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13594.984607                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   902.719576                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7796                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7796                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     98190500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     98190500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.042553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12594.984607                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12594.984607                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       144189                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1985299                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9220                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101619                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    318424500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    318424500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       153409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2086918                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060101                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048693                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34536.279826                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3133.513418                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9220                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9220                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          237                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          237                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    309204500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    309204500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060101                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004418                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33536.279826                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33536.279826                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         2415                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        58172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14091                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2721000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2721000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         2625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        72263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.080000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.194996                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12957.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   193.101980                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002906                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11957.142857                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11957.142857                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         2465                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50971                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          151                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18413                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      2080500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2080500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         2616                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.057722                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.265378                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 13778.145695                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   112.990822                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      1929500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1929500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.057722                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002176                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 12778.145695                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 12778.145695                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          987.495876                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5208808                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199614                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.094402                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   912.977630                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    74.518246                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.891580                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.072772                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964351                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          866                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10825409                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10825409                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  211291122000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       801302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72844449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       801302                       # number of overall hits
system.cpu0.icache.overall_hits::total       72844449                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         6270                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        507705                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         6270                       # number of overall misses
system.cpu0.icache.overall_misses::total       507705                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     98702500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     98702500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     98702500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     98702500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       807572                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     73352154                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       807572                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     73352154                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.007764                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006921                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.007764                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006921                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15742.025518                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   194.409155                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15742.025518                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   194.409155                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       507158                       # number of writebacks
system.cpu0.icache.writebacks::total           507158                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6270                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6270                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     92432500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     92432500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     92432500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     92432500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.007764                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.007764                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14742.025518                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14742.025518                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14742.025518                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14742.025518                       # average overall mshr miss latency
system.cpu0.icache.replacements                507158                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       801302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72844449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         6270                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       507705                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     98702500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     98702500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       807572                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     73352154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.007764                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006921                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15742.025518                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   194.409155                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     92432500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     92432500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.007764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14742.025518                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14742.025518                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.517126                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72951231                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           507193                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.833276                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   467.759790                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    43.757335                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.913593                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.085464                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        147212013                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       147212013                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       262346                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14987994                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       262346                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14987994                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         8598                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2591939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         8598                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2591939                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    121966000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    121966000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    121966000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    121966000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       270944                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17579933                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       270944                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17579933                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.031733                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147437                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.031733                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147437                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14185.391952                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    47.055891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14185.391952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    47.055891                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354116                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354116                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         8598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         8598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          540                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          540                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    113368000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    113368000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    113368000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    113368000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     55926000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     55926000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.031733                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.031733                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13185.391952                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13185.391952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13185.391952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13185.391952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 103566.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 103566.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549381                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       163948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9934101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299621                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     57198000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     57198000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       168665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12233722                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.027967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.187974                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12125.927496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    24.872794                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4717                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4717                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          233                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          233                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     52481000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52481000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     55926000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     55926000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.027967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11125.927496                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11125.927496                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240025.751073                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240025.751073                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        98398                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5053893                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3881                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     64768000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     64768000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       102279                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5346211                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.037945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16688.482350                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   221.566924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          307                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          307                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     60887000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     60887000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.037945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15688.482350                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15688.482350                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         2454                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       208884                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12652                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1967500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1967500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         2601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       221536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.056517                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057110                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13384.353741                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   155.509010                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          147                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1820500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1820500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.056517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000664                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12384.353741                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12384.353741                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         2187                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       209918                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          337                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11328                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      4882500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4882500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         2524                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       221246                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.133518                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051201                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 14488.130564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   431.011653                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          337                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          337                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      4545500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4545500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.133518                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001523                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 13488.130564                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13488.130564                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.030009                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17849561                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584246                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907067                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   923.133023                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    78.896987                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.901497                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.077048                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978545                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          922                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38630598                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38630598                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  211291122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1241047                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6256332                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1241047                       # number of overall hits
system.cpu1.icache.overall_hits::total        6256332                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         9743                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47474                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         9743                       # number of overall misses
system.cpu1.icache.overall_misses::total        47474                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    140781500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    140781500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    140781500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    140781500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1250790                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6303806                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1250790                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6303806                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.007789                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007531                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.007789                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007531                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14449.502207                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  2965.444243                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14449.502207                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  2965.444243                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches               56                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        47712                       # number of writebacks
system.cpu1.icache.writebacks::total            47712                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           36                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           36                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         9707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          811                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         9707                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10518                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    129799000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    129799000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     12873851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    129799000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    142672851                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.007761                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001540                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.007761                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13371.690533                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13371.690533                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 15874.045623                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13371.690533                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13564.636908                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47712                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1241047                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6256332                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         9743                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47474                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    140781500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    140781500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1250790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6303806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.007789                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14449.502207                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  2965.444243                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           36                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         9707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    129799000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    129799000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.007761                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001540                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13371.690533                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13371.690533                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          811                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          811                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     12873851                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     12873851                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 15874.045623                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 15874.045623                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          500.281028                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5986349                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47737                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.402706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   456.636301                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    22.088393                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    21.556334                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.891868                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.043141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.042102                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977111                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          263                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          259                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.513672                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.486328                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12655861                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12655861                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       418040                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2064266                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       418040                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2064266                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        19065                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        19065                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53785                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    581373000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    581373000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    581373000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    581373000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       437105                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2118051                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       437105                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2118051                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.043617                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025394                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.043617                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025394                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30494.256491                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10809.203309                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30494.256491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10809.203309                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26310                       # number of writebacks
system.cpu1.dcache.writebacks::total            26310                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        19065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        19065                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19065                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          225                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          225                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    562308000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    562308000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    562308000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    562308000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.043617                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009001                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043617                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009001                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29494.256491                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29494.256491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29494.256491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29494.256491                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40520                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       238731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1292131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         9228                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    114205000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    114205000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       247959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1324123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037216                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 12375.921110                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3569.798700                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         9228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    104977000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104977000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.037216                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006969                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11375.921110                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11375.921110                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       179309                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        772135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9837                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21793                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    467168000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    467168000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       189146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       793928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.052007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027450                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47490.901698                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21436.608085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          225                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          225                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    457331000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    457331000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.052007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012390                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46490.901698                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46490.901698                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14696                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2558000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2558000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         3071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.071312                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075083                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11680.365297                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2144.174350                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.071312                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10680.365297                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10680.365297                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2892                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1637                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      2045000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2045000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         3059                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.054593                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103627                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 12245.508982                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1249.236408                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          167                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      1882000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1882000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.054593                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010572                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 11269.461078                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11269.461078                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471561376500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          912.744699                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2028292                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50700                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.005759                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   832.816354                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    79.928345                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.813297                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.078055                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891352                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          936                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          927                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4351110                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4351110                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2798                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            995223                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5265                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       915058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       449844                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          689293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1439                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           582                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2021                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        449846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       543318                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5685                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           61                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1324104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2839480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4213033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       284928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        40088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       588160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       527352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     56495104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     95813597                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       211968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              154037305                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          669297                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22982976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2073846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.556827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1897714     91.51%     91.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  98278      4.74%     96.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  22138      1.07%     97.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  55569      2.68%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    147      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2073846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2467464734                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1419904427                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         662057988                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1753991                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2487493                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2351486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3362453                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8782987                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6900985                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31498                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu1.icache.prefetcher          771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       209533                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2107                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          255                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3697                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4108                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       223536                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       287237                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1567                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          467                       # number of demand (read+write) hits
system.l2.demand_hits::total                   733278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu1.icache.prefetcher          771                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       209533                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2107                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          255                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3697                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4108                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       223536                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       287237                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1567                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          467                       # number of overall hits
system.l2.overall_hits::total                  733278                       # number of overall hits
system.l2.demand_misses::.cpu1.icache.prefetcher           40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher           66                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          119                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          163                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           88                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          196                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8233                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       652493                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          192                       # number of demand (read+write) misses
system.l2.demand_misses::total                 661679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu1.icache.prefetcher           40                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher           66                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          119                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          163                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           88                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          196                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8233                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       652493                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           89                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          192                       # number of overall misses
system.l2.overall_misses::total                661679                       # number of overall misses
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      3348487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher      5837453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      9170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     13799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      7427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     16690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    680927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  51719400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      7528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     17217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52481345940                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      3348487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher      5837453                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      9170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     13799000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      7427000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     16690500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    680927000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  51719400500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      7528500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     17217000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52481345940                       # number of overall miss cycles
system.l2.demand_accesses::.cpu1.icache.prefetcher          811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       209599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       231769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       939730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1394957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       209599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       231769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       939730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1394957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.049322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.000315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.053459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.389952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.023250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.045539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.035522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.694341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.053744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.291351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474336                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.049322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.000315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.053459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.389952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.023250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.045539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.035522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.694341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.053744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.291351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474336                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 83712.175000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88446.257576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 77063.025210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 84656.441718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 84397.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 85155.612245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 82707.032673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79264.299387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84589.887640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89671.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79315.417204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 83712.175000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88446.257576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 77063.025210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 84656.441718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 84397.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 85155.612245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 82707.032673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79264.299387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84589.887640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89671.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79315.417204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              353355                       # number of writebacks
system.l2.writebacks::total                    353355                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  29                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 29                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher           66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       652493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            661650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       652493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           661650                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          532                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          215                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         7084                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          232                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         8063                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      2948487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher      5177453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      6604500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     12169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      6406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     14730500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    598597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  45194470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      6638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     15297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45863038940                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      2948487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher      5177453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      6604500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     12169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      6406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     14730500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    598597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  45194470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      6638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     15297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45863038940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53007500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    424352500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    477990500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.049322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.000315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.041330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.389952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.022721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.045539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.035522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.694341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.053744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.291351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474316                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.049322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.000315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.041330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.389952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.022721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.045539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.035522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.694341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.053744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.291351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474316                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73712.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78446.257576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71788.043478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 74656.441718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74488.372093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 75155.612245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72707.032673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69264.299387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74589.887640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79671.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69316.162533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73712.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78446.257576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71788.043478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 74656.441718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74488.372093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 75155.612245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72707.032673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69264.299387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74589.887640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79671.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69316.162533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 99638.157895                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 59902.950311                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2717.672414                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59281.967010                       # average overall mshr uncacheable latency
system.l2.replacements                         656627                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          233                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2798                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53007500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    424352500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    477990500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       227500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165697.969543                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 170832.916369                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          299                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          215                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         4523                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          228                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5265                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       561703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561703                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       561703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       336805                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           336805                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       336805                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       336805                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          653                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  796                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                359                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          784                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.167092                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.884354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.046729                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.794872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.310823                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        17700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   317.204301                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   328.690808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           359                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2609500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2588500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        98500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1827000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7123500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.167092                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.884354                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.046729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.794872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.310823                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19919.847328                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19911.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19645.161290                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19842.618384                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          218                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                289                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       298000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       298000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            435                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.171103                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.174603                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.807018                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.335632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 27090.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2041.095890                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          146                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       899000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       874500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       900000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2891000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.171103                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.174603                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.807018                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.335632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19977.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19565.217391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19801.369863                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        62306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       343280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343557                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      6288500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      9595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  27582301500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      8777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27606963000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       405586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.923077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.051537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.846380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.388664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.841998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 87340.277778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 88032.110092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80349.281927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 91432.291667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80356.281490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       343280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5568500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  24149501500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24171393000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.923077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.051537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.846380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.388664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.841998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 77340.277778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78032.110092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70349.281927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81432.291667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70356.281490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       209533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       223536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             441211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      3348487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher      5837453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      9170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      7427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    680927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      7528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    714238940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       209599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       231769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         449846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.049322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.000315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.053459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.023250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.035522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.053744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 83712.175000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88446.257576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 77063.025210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 84397.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 82707.032673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84589.887640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82714.411118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher           66                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           92                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           86                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      2948487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher      5177453                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      6604500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      6406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    598597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      6638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    626371940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.049322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.000315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.041330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.022721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.035522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.053744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73712.175000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78446.257576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 71788.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 74488.372093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 72707.032673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 74589.887640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72783.167558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       224931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       309213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      7510500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      7095000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  24137099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24160144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       534144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.267647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.039744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.578894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.233010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82532.967033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81551.724138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 78059.780798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 87911.458333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78065.133592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       309213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      6600500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      6225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  21044969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7479500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21065274000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.267647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.039744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.578894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.233010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 72532.967033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71551.724138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68059.780798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 77911.458333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68065.133592                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32734.648956                       # Cycle average of tags in use
system.l2.tags.total_refs                     3573243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    662312                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.395105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     179.362446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      138.478630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      191.262780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       36.950349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       60.560668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     4.548115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst      110.323064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      211.081740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    18.257839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       89.849634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      161.596847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     8.539348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    11.455646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     5.568835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   164.779329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1067.936243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30167.340329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    36.560450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    70.196664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.005837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.032591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.920634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.002142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002777                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997223                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21711672                       # Number of tag accesses
system.l2.tags.data_accesses                 21711672                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher         4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       526144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     41739648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42324864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       526144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        543232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44729024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44729024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher           66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       652182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       698891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             698891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        12294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        20285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        28276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        50098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        26432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        60241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      2526725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    200448210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        27354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        58704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203258620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        28276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        26432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      2526725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        27354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2608788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214804226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214804226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214804226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        12294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        20285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        28276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        50098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        26432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        60241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      2526725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    200448210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        27354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        58704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            418062846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    698891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    652145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        89.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006685709250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1759768                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             674225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      661326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     698891                       # Number of write requests accepted
system.mem_ctrls.readBursts                    661326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   698891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43197                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6447929258                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3306445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18847098008                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9750.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28500.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       473                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   584046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  618734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                661326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               698891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  661109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       157397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.066501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.784460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.643234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34528     21.94%     21.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24155     15.35%     37.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11457      7.28%     44.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7755      4.93%     49.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6199      3.94%     53.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5723      3.64%     57.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5035      3.20%     60.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5559      3.53%     63.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56986     36.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       157397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.174495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.387412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30839     89.42%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2022      5.86%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           381      1.10%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          154      0.45%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          743      2.15%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          157      0.46%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           80      0.23%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           32      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           29      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           12      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            7      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.264875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.578784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     14.440724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         29469     85.45%     85.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          2832      8.21%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39          1092      3.17%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47           129      0.37%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            65      0.19%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            71      0.21%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            57      0.17%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            53      0.15%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            88      0.26%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            58      0.17%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          442      1.28%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           11      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           17      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           16      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           17      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            7      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            2      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            6      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           13      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            7      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            6      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231           23      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42322496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44729280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42324864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44729024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       203.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  208238200000                       # Total gap between requests
system.mem_ctrls.avgGap                     153091.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher         4224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         5888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         5504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        12544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       526144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     41737280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         5696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        12224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     44729280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 12294.004440944975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 20285.107327559210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 28276.210214173443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 50098.068096850773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 26432.109548031694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 60240.621760630376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 2526725.262725215871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 200436838.153501510620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 27354.159881102569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 58703.871205512252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214805455.843855947256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher           66                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           92                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           86                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       652182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           89                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       698891                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      1252254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher      2403755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2792250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      5484500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      2870500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      6702500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    259664249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  18555534750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2954500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      7438750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4978782731750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     31306.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36420.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     30350.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     33647.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     33377.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34196.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31585.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28451.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     33196.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38946.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7123832.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            590813580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            314013480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2371015500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1825319160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16437932160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35074718580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50424322560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       107038135020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.034104                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130367330500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6953440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70917881500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            533058120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            283308135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2350623660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1822912740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16437932160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34926307680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50552009760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       106906152255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.400278                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 130721560499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6953440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70563637751                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 209812898500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3537                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3537                       # Transaction distribution
system.iobus.trans_dist::WriteReq              350801                       # Transaction distribution
system.iobus.trans_dist::WriteResp             350800                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          613                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        12000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16125                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  708675                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         6750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 22141265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3246500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               201000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           347014000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10860000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          1802568864                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            11027000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              496500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5613467026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1043277                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815212                       # Number of bytes of host memory used
host_op_rate                                  1043277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6805.30                       # Real time elapsed on the host
host_tick_rate                              461685041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7099817106                       # Number of instructions simulated
sim_ops                                    7099817106                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.141906                       # Number of seconds simulated
sim_ticks                                3141905650000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       457885                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit        47863                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       610693                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull          283                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage      7204315                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                  168      0.14%      0.14% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  587      0.49%      0.64% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.64% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69333     58.33%     58.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6598      5.55%     64.51% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.00%     64.52% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.00%     64.52% # number of callpals executed
system.cpu0.kern.callpal::rti                    6686      5.62%     70.14% # number of callpals executed
system.cpu0.kern.callpal::callsys                 717      0.60%     70.75% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     70.75% # number of callpals executed
system.cpu0.kern.callpal::rdunique              34772     29.25%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                118870                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    798529                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1037                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   23061     28.96%     28.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     77      0.10%     29.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3218      4.04%     33.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    312      0.39%     33.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  52952     66.51%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               79620                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    23059     46.56%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      77      0.16%     46.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3218      6.50%     53.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     312      0.63%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   22857     46.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                49523                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3124115931000     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               78619500      0.00%     99.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1724784000      0.05%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              294622500      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15691992000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3141905949000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999913                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.431655                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.621992                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               5591                      
system.cpu0.kern.mode_good::user                 5591                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel             7272                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               5591                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.768839                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.869315                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1046965450500     31.24%     31.24% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        2304315539000     68.76%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     587                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       232414                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit        16866                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       313555                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull           21                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage      4307565                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                  110      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  256      0.29%      0.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.41% # number of callpals executed
system.cpu1.kern.callpal::swpipl                56006     63.07%     63.48% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6509      7.33%     70.81% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     4      0.00%     70.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     4      0.00%     70.82% # number of callpals executed
system.cpu1.kern.callpal::rti                    5422      6.11%     76.93% # number of callpals executed
system.cpu1.kern.callpal::callsys                 348      0.39%     77.32% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     77.32% # number of callpals executed
system.cpu1.kern.callpal::rdunique              20137     22.68%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 88798                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    582329                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    1274                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   19420     29.92%     29.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3218      4.96%     34.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    264      0.41%     35.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  42004     64.72%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               64906                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    19416     46.11%     46.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3218      7.64%     53.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     264      0.63%     54.37% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   19214     45.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                42112                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3130978076000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1668016500      0.05%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              231312500      0.01%     99.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             9880618500      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3142758023500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999794                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.457433                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.648815                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               4154                      
system.cpu1.kern.mode_good::user                 4116                      
system.cpu1.kern.mode_good::idle                   38                      
system.cpu1.kern.mode_switch::kernel             4321                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4116                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1356                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.961352                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.028024                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.848361                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       34855182500      1.04%      1.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2071713327500     61.85%     62.89% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1243056970000     37.11%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     256                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      1081668                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit       129227                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      2111977                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull           77                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage     17025175                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  596      0.10%      0.10% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  711      0.12%      0.22% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.22% # number of callpals executed
system.cpu2.kern.callpal::swpipl                76842     13.18%     13.41% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6982      1.20%     14.60% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     14.60% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     3      0.00%     14.61% # number of callpals executed
system.cpu2.kern.callpal::rti                    9069      1.56%     16.16% # number of callpals executed
system.cpu2.kern.callpal::callsys                2560      0.44%     16.60% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     16.60% # number of callpals executed
system.cpu2.kern.callpal::rdunique             486175     83.40%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                582944                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    880362                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     451                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   29675     33.22%     33.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     81      0.09%     33.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3218      3.60%     36.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    161      0.18%     37.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  56205     62.91%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               89340                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    29670     47.25%     47.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      81      0.13%     47.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3218      5.13%     52.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     161      0.26%     52.76% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   29658     47.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                62788                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3122685359000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               81662000      0.00%     99.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1679212500      0.05%     99.44% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              155642000      0.00%     99.45% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            17303670500      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3141905546000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999832                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.527675                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.702798                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               8694                      
system.cpu2.kern.mode_good::user                 8694                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             9780                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               8694                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.888957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.941215                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      263294527000      8.38%      8.38% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2878611019000     91.62%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     711                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       310867                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        30003                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       412406                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull           52                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage      4980202                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                   99      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  503      0.53%      0.63% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      0.63% # number of callpals executed
system.cpu3.kern.callpal::swpipl                57907     60.82%     61.45% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6532      6.86%     68.31% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     3      0.00%     68.32% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     3      0.00%     68.32% # number of callpals executed
system.cpu3.kern.callpal::rti                    5560      5.84%     74.16% # number of callpals executed
system.cpu3.kern.callpal::callsys                 559      0.59%     74.75% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     74.75% # number of callpals executed
system.cpu3.kern.callpal::rdunique              24044     25.25%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 95214                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    684863                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    1339                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   20134     30.07%     30.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3218      4.81%     34.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    452      0.68%     35.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  43158     64.45%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               66962                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    20131     45.85%     45.85% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3218      7.33%     53.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     452      1.03%     54.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   20109     45.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                43910                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3129965979000     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1648289000      0.05%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              303529000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            10842157000      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3142759954000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999851                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.465939                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.655745                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel               4205                      
system.cpu3.kern.mode_good::user                 4206                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel             6062                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4206                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.693665                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.819147                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1348494767500     40.24%     40.24% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        2002911345500     59.76%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     503                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1241088                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 129                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        174                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4284771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8494383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                188155545                       # Number of branches fetched
system.switch_cpus0.committedInsts         1702924863                       # Number of instructions committed
system.switch_cpus0.committedOps           1702924863                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       456172014                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           462034991                       # DTB hits
system.switch_cpus0.dtb.data_misses            672547                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       341120712                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           343331935                       # DTB read hits
system.switch_cpus0.dtb.read_misses            388963                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      115051302                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          118703056                       # DTB write hits
system.switch_cpus0.dtb.write_misses           283584                       # DTB write misses
system.switch_cpus0.idle_fraction            0.248970                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     1689268840                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         1689265329                       # ITB hits
system.switch_cpus0.itb.fetch_misses             3511                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.751030                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6283811429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4719332762.883407                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    167741172                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     405504432                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            405504432                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    454438554                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    341324727                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           12076220                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1564478666.116593                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1340783053                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1340783053                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2386529091                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    943024101                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          343834679                       # Number of load instructions
system.switch_cpus0.num_mem_refs            462826772                       # number of memory refs
system.switch_cpus0.num_store_insts         118992093                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    110200045      6.47%      6.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        872639769     51.22%     57.69% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1562614      0.09%     57.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     57.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      165990306      9.74%     67.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       45905093      2.69%     70.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4318743      0.25%     70.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      29568604      1.74%     72.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1894280      0.11%     72.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     72.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1384685      0.08%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       205978223     12.09%     84.49% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      100538539      5.90%     90.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead    137979763      8.10%     98.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     18462958      1.08%     99.58% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       7173788      0.42%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1703597410                       # Class of executed instruction
system.switch_cpus1.Branches                175024604                       # Number of branches fetched
system.switch_cpus1.committedInsts         1551237637                       # Number of instructions committed
system.switch_cpus1.committedOps           1551237637                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       407096475                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           411076292                       # DTB hits
system.switch_cpus1.dtb.data_misses            488266                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       307559158                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           309184672                       # DTB read hits
system.switch_cpus1.dtb.read_misses            176211                       # DTB read misses
system.switch_cpus1.dtb.write_accesses       99537317                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          101891620                       # DTB write hits
system.switch_cpus1.dtb.write_misses           312055                       # DTB write misses
system.switch_cpus1.idle_fraction            0.328643                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     1541843980                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         1541842193                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1787                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.671357                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6285518930                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4219825946.032289                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    156651340                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     370466567                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            370466567                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    417338614                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    311374069                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           10195166                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2065692983.967711                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1221075344                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1221075344                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2176703619                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    861988053                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          309435000                       # Number of load instructions
system.switch_cpus1.num_mem_refs            411643031                       # number of memory refs
system.switch_cpus1.num_store_insts         102208031                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass     98815634      6.37%      6.37% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        806683142     51.99%     58.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          640992      0.04%     58.40% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      152520798      9.83%     68.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       43195238      2.78%     71.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        4613661      0.30%     71.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      25434738      1.64%     72.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1591162      0.10%     73.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     73.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       1286182      0.08%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     73.13% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       184055471     11.86%     84.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       85831993      5.53%     90.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead    125446855      8.08%     98.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     16377933      1.06%     99.66% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       5232104      0.34%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1551725903                       # Class of executed instruction
system.switch_cpus2.Branches                210610430                       # Number of branches fetched
system.switch_cpus2.committedInsts         2133965017                       # Number of instructions committed
system.switch_cpus2.committedOps           2133965017                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       572475058                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_hits           580654525                       # DTB hits
system.switch_cpus2.dtb.data_misses            270506                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       398589496                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           401830072                       # DTB read hits
system.switch_cpus2.dtb.read_misses            193778                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      173885562                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          178824453                       # DTB write hits
system.switch_cpus2.dtb.write_misses            76728                       # DTB write misses
system.switch_cpus2.idle_fraction            0.058581                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2114663640                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2114640158                       # ITB hits
system.switch_cpus2.itb.fetch_misses            23482                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.941419                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6283811300                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      5915697634.000117                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    177017733                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     469522689                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            469522689                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    564306325                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    400842766                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           24727365                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      368113665.999883                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1652786463                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1652786463                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2888609964                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1187310972                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          402545939                       # Number of load instructions
system.switch_cpus2.num_mem_refs            581453198                       # number of memory refs
system.switch_cpus2.num_store_insts         178907259                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    159826425      7.49%      7.49% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1054508912     49.41%     56.90% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        11957570      0.56%     57.46% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      213599671     10.01%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       45305261      2.12%     69.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        6604668      0.31%     69.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      51222079      2.40%     72.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        4851822      0.23%     72.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     72.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        665316      0.03%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       279172141     13.08%     85.64% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      155475700      7.28%     92.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead    123837130      5.80%     98.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     23436742      1.10%     99.82% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3772087      0.18%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2134235524                       # Class of executed instruction
system.switch_cpus3.Branches                165903407                       # Number of branches fetched
system.switch_cpus3.committedInsts         1478028269                       # Number of instructions committed
system.switch_cpus3.committedOps           1478028269                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       391169635                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           395137783                       # DTB hits
system.switch_cpus3.dtb.data_misses            583691                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       289995085                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           291637831                       # DTB read hits
system.switch_cpus3.dtb.read_misses            268090                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      101174550                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          103499952                       # DTB write hits
system.switch_cpus3.dtb.write_misses           315601                       # DTB write misses
system.switch_cpus3.idle_fraction            0.350423                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     1468325223                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         1468322760                       # ITB hits
system.switch_cpus3.itb.fetch_misses             2463                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.649577                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6285523032                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      4082928620.036948                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    148242850                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     343950855                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            343950855                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    386686192                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    289135200                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            9950259                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      2202594411.963052                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1166840390                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1166840390                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2068543268                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    820576653                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          292000314                       # Number of load instructions
system.switch_cpus3.num_mem_refs            395820969                       # number of memory refs
system.switch_cpus3.num_store_insts         103820655                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     96557774      6.53%      6.53% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        767184885     51.89%     58.42% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          966575      0.07%     58.48% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     58.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      141077753      9.54%     68.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       39832139      2.69%     70.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3941109      0.27%     70.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      24261445      1.64%     72.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1465174      0.10%     72.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     72.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       1211479      0.08%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     72.80% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       175214306     11.85%     84.65% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       88531688      5.99%     90.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead    116870643      7.90%     98.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     15291113      1.03%     99.58% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       6205877      0.42%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1478611960                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      2662286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27960                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36712713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       157916                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     75240092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         185876                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2846                       # Transaction distribution
system.membus.trans_dist::ReadResp            2047828                       # Transaction distribution
system.membus.trans_dist::WriteReq              17230                       # Transaction distribution
system.membus.trans_dist::WriteResp             17231                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2685878                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1525941                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            18640                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9909                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2189616                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2188874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2044982                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19392                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1217                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        39173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        39173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        40153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12688813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12728966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12768139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       127804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    441603264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    441731068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               442976188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28758                       # Total snoops (count)
system.membus.snoopTraffic                      14592                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4302615                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000337                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018348                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4301166     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                    1449      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4302615                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41369495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         19288560545                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2177295                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22639068248                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        19555                       # number of demand (read+write) misses
system.iocache.demand_misses::total             19555                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        19555                       # number of overall misses
system.iocache.overall_misses::total            19555                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2320907064                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2320907064                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2320907064                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2320907064                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        19555                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           19555                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        19555                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          19555                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118686.119356                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118686.119356                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118686.119356                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118686.119356                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           887                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   30                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.566667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          19392                       # number of writebacks
system.iocache.writebacks::total                19392                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        19555                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        19555                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        19555                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        19555                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1342024689                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1342024689                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1342024689                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1342024689                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68628.212171                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68628.212171                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68628.212171                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68628.212171                       # average overall mshr miss latency
system.iocache.replacements                     19555                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          163                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              163                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     31880383                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     31880383                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          163                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            163                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 195585.171779                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 195585.171779                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          163                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     23730383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     23730383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 145585.171779                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 145585.171779                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        19392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2289026681                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2289026681                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        19392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118039.742213                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118039.742213                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        19392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        19392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1318294306                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1318294306                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67981.348288                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67981.348288                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  19555                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                19555                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               175995                       # Number of tag accesses
system.iocache.tags.data_accesses              175995                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2490                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1245                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 151075809.638554                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 346164313.690294                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1245    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1245                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3164635456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 188089383000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         3122                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1561                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 839184682.575272                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 311011848.759774                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1561    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974644500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1561                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2042765847500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1309967289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2521                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1261                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 786759428.628073                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 354508012.521517                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1261    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973864500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1261                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2360778767000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 992103639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2986                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1494                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 830779146.586345                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 317121907.525424                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1494    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974642500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1494                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2111785964000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1241184045000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3353196772000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2247183396                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2271293514                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2247183396                       # number of overall hits
system.cpu2.icache.overall_hits::total     2271293514                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1103363                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1498226                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1103363                       # number of overall misses
system.cpu2.icache.overall_misses::total      1498226                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  30606038000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  30606038000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  30606038000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  30606038000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2248286759                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2272791740                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2248286759                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2272791740                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000491                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000491                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 27738.865632                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20428.185067                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 27738.865632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20428.185067                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            76348                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2176635                       # number of writebacks
system.cpu2.icache.writebacks::total          2176635                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         6780                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6780                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         6780                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6780                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1096583                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1096583                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       685862                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1096583                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1782445                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  29358878000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  29358878000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  10010733496                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  29358878000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39369611496                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000784                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 26773.055938                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26773.055938                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14595.842161                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 26773.055938                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22087.420086                       # average overall mshr miss latency
system.cpu2.icache.replacements               2176635                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2247183396                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2271293514                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1103363                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1498226                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  30606038000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  30606038000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2248286759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2272791740                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000491                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 27738.865632                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20428.185067                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         6780                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6780                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1096583                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1096583                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  29358878000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  29358878000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 26773.055938                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26773.055938                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       685862                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       685862                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  10010733496                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  10010733496                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14595.842161                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14595.842161                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.384443                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2273418161                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2176796                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1044.387329                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   193.809109                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   108.595260                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   196.980073                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.378533                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.212100                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.384727                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975360                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          259                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1          140                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           73                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.505859                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4547760788                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4547760788                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    601023018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       608304688                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    601023018                       # number of overall hits
system.cpu2.dcache.overall_hits::total      608304688                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     10274412                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10565179                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     10274412                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10565179                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 281312431000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 281312431000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 281312431000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 281312431000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    611297430                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    618869867                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    611297430                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    618869867                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.016808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017072                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017072                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 27379.905634                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26626.376231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 27379.905634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26626.376231                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9070937                       # number of writebacks
system.cpu2.dcache.writebacks::total          9070937                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10274412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10274412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10274412                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10274412                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13191                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13191                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 271038019000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 271038019000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 271038019000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 271038019000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    608439500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    608439500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.016808                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016602                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.016808                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016602                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26379.905634                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26379.905634                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26379.905634                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26379.905634                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 46125.350618                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 46125.350618                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10432616                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    412670795                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      417157453                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      5953333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6106169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 133434614000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 133434614000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    418624128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    423263622                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.014221                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014426                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 22413.430258                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21852.427275                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      5953333                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5953333                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3397                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3397                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 127481281000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 127481281000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    608439500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    608439500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.014221                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 21413.430258                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21413.430258                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179110.833088                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179110.833088                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    188352223                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     191147235                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4321079                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4459010                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 147877817000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 147877817000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    192673302                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    195606245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.022427                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022796                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 34222.428472                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33163.822687                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4321079                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4321079                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9794                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9794                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 143556738000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 143556738000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.022427                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 33222.428472                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33222.428472                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       732747                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       784067                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        18057                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33480                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    375676500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    375676500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       750804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       817547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.024050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.040952                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 20805.034059                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11220.922939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        18057                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        18057                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    357619500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    357619500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.024050                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022087                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 19805.034059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19805.034059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       747186                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       790559                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3018                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25203                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     18215500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18215500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       750204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       815762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.004023                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6035.619616                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   722.751260                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3018                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3018                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     15198500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     15198500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.004023                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003700                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5035.950961                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5035.950961                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          899.327812                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          620442850                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10557899                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.765750                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   290.492639                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   608.835173                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.283684                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.594566                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.878250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          953                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.930664                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1251565204                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1251565204                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3353196772000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1479326297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1493598038                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1479326297                       # number of overall hits
system.cpu3.icache.overall_hits::total     1493598038                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       211269                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        550264                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       211269                       # number of overall misses
system.cpu3.icache.overall_misses::total       550264                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   5010752500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5010752500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   5010752500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5010752500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1479537566                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1494148302                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1479537566                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1494148302                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000143                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000368                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000143                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000368                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 23717.405298                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  9106.088169                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 23717.405298                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  9106.088169                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            11840                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       700209                       # number of writebacks
system.cpu3.icache.writebacks::total           700209                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1604                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1604                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1604                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1604                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       209665                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       209665                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       152066                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       209665                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       361731                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   4745149000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4745149000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   2870613402                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   4745149000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   7615762402                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000140                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000242                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 22632.051129                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22632.051129                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18877.417713                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 22632.051129                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21053.662534                       # average overall mshr miss latency
system.cpu3.icache.replacements                700209                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1479326297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1493598038                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       211269                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       550264                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   5010752500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5010752500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1479537566                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1494148302                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 23717.405298                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  9106.088169                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1604                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1604                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       209665                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       209665                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   4745149000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4745149000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 22632.051129                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22632.051129                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       152066                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       152066                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   2870613402                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   2870613402                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18877.417713                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18877.417713                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.486989                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1494259185                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           700214                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2134.003583                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   201.692231                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   128.751607                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   177.043151                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.393930                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.251468                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.345787                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991186                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          168                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           68                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2988997330                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2988997330                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    386643666                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       391275855                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    386643666                       # number of overall hits
system.cpu3.dcache.overall_hits::total      391275855                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8817399                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9019410                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8817399                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9019410                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 170595406000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170595406000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 170595406000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170595406000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    395461065                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    400295265                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    395461065                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    400295265                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.022297                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022532                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.022297                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022532                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 19347.588331                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18914.253371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 19347.588331                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18914.253371                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7937865                       # number of writebacks
system.cpu3.dcache.writebacks::total          7937865                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8817399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8817399                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8817399                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8817399                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         3933                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3933                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 161778008000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 161778008000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 161778008000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 161778008000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      3386000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      3386000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.022297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.022027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.022297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.022027                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 18347.588444                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18347.588444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 18347.588444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18347.588444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   860.920417                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   860.920417                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               8934417                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    288886657                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      291677736                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2976926                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3086538                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  67533193000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  67533193000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    291863583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    294764274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.010200                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010471                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 22685.546433                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21879.916269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2976926                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2976926                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           20                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  64556267000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  64556267000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      3386000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3386000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.010200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010099                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 21685.546433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21685.546433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169300                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169300                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     97757009                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      99598119                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      5840473                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5932872                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 103062213000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 103062213000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    103597482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    105530991                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.056377                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.056219                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 17646.209990                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17371.386573                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      5840473                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      5840473                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         3913                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         3913                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  97221741000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  97221741000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.056377                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055344                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 16646.210161                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16646.210161                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        48551                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       104308                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         5906                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        19787                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    130652000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    130652000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        54457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       124095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.108453                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.159450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 22121.909922                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6602.921110                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         5906                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5906                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    124746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    124746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.108453                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.047593                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 21121.909922                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21121.909922                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        51952                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       100458                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2403                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20665                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     16521000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16521000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        54355                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       121123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.044209                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.170612                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6875.156055                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   799.467699                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2403                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2403                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     14121000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14121000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.044209                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019839                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5876.404494                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5876.404494                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          982.128628                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          400482525                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9001234                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            44.491958                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   401.976218                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   580.152410                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.392555                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.566555                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959110                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        810083170                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       810083170                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3353196772000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1704107234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1776150381                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1704107234                       # number of overall hits
system.cpu0.icache.overall_hits::total     1776150381                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       297748                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        799183                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       297748                       # number of overall misses
system.cpu0.icache.overall_misses::total       799183                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   6938114500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6938114500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   6938114500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6938114500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1704404982                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1776949564                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1704404982                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1776949564                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000450                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000450                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 23301.968443                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8681.509116                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 23301.968443                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8681.509116                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            17530                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1040383                       # number of writebacks
system.cpu0.icache.writebacks::total          1040383                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1967                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1967                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       295781                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       295781                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       243714                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       295781                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       539495                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   6583626000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6583626000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   4186145497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   6583626000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10769771497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000174                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000166                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000174                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 22258.447973                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22258.447973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17176.467076                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 22258.447973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19962.690103                       # average overall mshr miss latency
system.cpu0.icache.replacements               1040383                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1704107234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1776150381                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       297748                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       799183                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   6938114500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6938114500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1704404982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1776949564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000450                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 23301.968443                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8681.509116                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1967                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       295781                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       295781                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   6583626000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6583626000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 22258.447973                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22258.447973                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       243714                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       243714                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   4186145497                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   4186145497                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17176.467076                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 17176.467076                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.787395                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1776877783                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1040418                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1707.849906                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   205.950623                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   122.432413                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   183.404358                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.402247                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.239126                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.358212                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          197                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.384766                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3554940058                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3554940058                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    453600528                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       468326176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    453600528                       # number of overall hits
system.cpu0.dcache.overall_hits::total      468326176                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8651917                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11235258                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8651917                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11235258                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 194334082500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 194334082500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 194334082500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 194334082500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    462252445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    479561434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    462252445                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    479561434                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.018717                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023428                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.018717                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023428                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 22461.390060                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17296.806402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 22461.390060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17296.806402                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8680362                       # number of writebacks
system.cpu0.dcache.writebacks::total          8680362                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8651917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8651917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8651917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8651917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7197                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7197                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 185682166500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 185682166500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 185682166500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 185682166500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    531057500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    531057500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.018717                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018041                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.018717                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018041                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 21461.390175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21461.390175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 21461.390175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21461.390175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 73788.731416                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 73788.731416                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11176909                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    340007207                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349777360                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3525183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5820087                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  91446113500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  91446113500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    343532390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    355597447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.010262                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 25940.813144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15712.155763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3525183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3525183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2219                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2219                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  87920930500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  87920930500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    531057500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    531057500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.010262                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 24940.813144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24940.813144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239322.893195                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239322.893195                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    113593321                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118548816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      5126734                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5415171                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 102887969000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 102887969000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    118720055                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    123963987                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.043183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043683                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20068.911124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18999.948293                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      5126734                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5126734                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         4978                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4978                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  97761236000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  97761236000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.043183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041357                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19068.911319                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19068.911319                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        71065                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       277495                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        11541                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24046                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    197391000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    197391000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        82606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       301541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.139711                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079744                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 17103.457239                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8208.891292                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        11541                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11541                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    185850000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    185850000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.139711                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.038273                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 16103.457239                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16103.457239                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        76645                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       284376                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         5248                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16239                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     36184000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     36184000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        81893                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       300615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.064084                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054019                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6894.817073                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2228.216023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         5248                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5248                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     30944000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30944000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.064084                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017458                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5896.341463                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5896.341463                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        54500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        54500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          986.050395                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          480120080                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11227970                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.761076                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   406.474994                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   579.575401                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.396948                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.565992                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.962940                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          899                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.877930                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        971556049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       971556049                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3353196772000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1552801753                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1557817038                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1552801753                       # number of overall hits
system.cpu1.icache.overall_hits::total     1557817038                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       174941                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        212672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       174941                       # number of overall misses
system.cpu1.icache.overall_misses::total       212672                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   3734015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3734015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   3734015500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3734015500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1552976694                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1558029710                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1552976694                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1558029710                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000113                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000113                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 21344.427550                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17557.626298                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 21344.427550                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17557.626298                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             7675                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       335500                       # number of writebacks
system.cpu1.icache.writebacks::total           335500                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1008                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1008                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1008                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1008                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       173933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       173933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       124373                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       173933                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       298306                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   3526422500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3526422500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   2199242876                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   3526422500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5725665376                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 20274.602864                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20274.602864                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17682.639126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 20274.602864                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19193.932995                       # average overall mshr miss latency
system.cpu1.icache.replacements                335500                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1552801753                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1557817038                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       174941                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       212672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   3734015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3734015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1552976694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1558029710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 21344.427550                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17557.626298                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1008                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1008                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       173933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       173933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   3526422500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3526422500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 20274.602864                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20274.602864                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       124373                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       124373                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   2199242876                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   2199242876                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17682.639126                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 17682.639126                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.840237                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1555175837                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           335525                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4635.052044                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   201.053046                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   124.452167                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   181.335024                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.392682                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.243071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.354170                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989922                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.386719                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3116395457                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3116395457                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    403142623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       404788849                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    403142623                       # number of overall hits
system.cpu1.dcache.overall_hits::total      404788849                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8350581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8385301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8350581                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8385301                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 150973508500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 150973508500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 150973508500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 150973508500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    411493204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    413174150                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    411493204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    413174150                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.020293                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020295                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.020293                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020295                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 18079.401721                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18004.542532                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 18079.401721                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18004.542532                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7640781                       # number of writebacks
system.cpu1.dcache.writebacks::total          7640781                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8350581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8350581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8350581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8350581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         3850                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3850                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 142622927500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 142622927500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 142622927500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 142622927500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      1352000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1352000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020293                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.020293                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020211                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 17079.401721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17079.401721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 17079.401721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17079.401721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   351.168831                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   351.168831                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               8359024                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    306831342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      307884742                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2630550                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2653314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  50012796000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  50012796000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    309461892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    310538056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.008500                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008544                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 19012.296288                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18849.181062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2630550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2630550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  47382246000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47382246000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      1352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008471                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 18012.296288                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18012.296288                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     96311281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      96904107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5720031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5731987                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 100960712500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 100960712500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    102031312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    102636094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.056062                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 17650.378556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17613.562714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5720031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5720031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3842                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3842                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  95240681500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  95240681500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.056062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.055731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 16650.378556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16650.378556                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        42430                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        54274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         5489                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6463                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    104626500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    104626500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        47919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        60737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.114547                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.106410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 19061.122244                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16188.534736                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         5489                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5489                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data     99137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     99137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.114547                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.090373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 18061.122244                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18061.122244                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        45822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        57090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         1993                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3463                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     14362500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14362500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        47815                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        60553                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.041681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.057190                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  7206.472654                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4147.415536                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         1993                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1993                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     12377500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12377500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.041681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.032913                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  6210.486703                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6210.486703                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        54500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        54500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5613467026500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          942.843124                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          413262389                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8383876                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.292522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   366.681896                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   576.161227                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.358088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.562657                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920745                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          990                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        834975746                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       834975746                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2846                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17084855                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17230                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33841201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2514940                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5546329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           28372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11845                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40217                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         20551018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        20551017                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2514940                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14567162                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1599675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25919822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       863364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24980419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      4022892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     28006535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1058889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     26376291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             112827887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     68252800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1020234938                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     36836864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1019476235                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    171643392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1134089785                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     45179264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1062728190                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4558441468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4462576                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176994560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42030279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.403156                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40043035     95.27%     95.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1037739      2.47%     97.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 499167      1.19%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 447870      1.07%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2468      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42030279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        71542788661                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       14023430130                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2012835644                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       13211566755                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         530309700                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12982230610                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         800960181                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12507794040                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         432516285                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15493                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       228352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       115133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       452644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       139366                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       252941                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      7489281                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       147686                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7737044                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       660633                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7886761                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       174195                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      8015512                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33299548                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       228352                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       115133                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       452644                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       139366                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       252941                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      7489281                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       147686                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7737044                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       660633                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7886761                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       174195                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      8015512                       # number of overall hits
system.l2.overall_hits::total                33299548                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        15362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         8429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        23619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        12700                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        36570                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1125116                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        16540                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       577350                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst       204068                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1427147                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        26702                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data       760838                       # number of demand (read+write) misses
system.l2.demand_misses::total                4234441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        15362                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         8429                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        23619                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        12700                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        36570                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1125116                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        16540                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       577350                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst       204068                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1427147                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        26702                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data       760838                       # number of overall misses
system.l2.overall_misses::total               4234441                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   1384704003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    765328539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher   2080335703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher   1153385349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   3130045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  93681503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   1428698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  48071488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  17129976500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 117818649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   2301701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  63675861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     352621677594                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   1384704003                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    765328539                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher   2080335703                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher   1153385349                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   3130045000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  93681503500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   1428698500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  48071488500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  17129976500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 117818649500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   2301701000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  63675861500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    352621677594                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       243714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       123562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       476263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       152066                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       289511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      8614397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       164226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8314394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       864701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      9313908                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       200897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      8776350                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37533989                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       243714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       123562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       476263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       152066                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       289511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      8614397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       164226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8314394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       864701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      9313908                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       200897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      8776350                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37533989                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.063033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.068217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.049592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.083516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.126316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.130609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.100715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.069440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.235998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.153228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.132914                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.086692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112816                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.063033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.068217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.049592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.083516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.126316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.130609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.100715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.069440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.235998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.153228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.132914                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.086692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112816                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 90138.263442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 90797.074267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88078.906939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 90817.744016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 85590.511348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 83263.862126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 86378.385732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 83262.299299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83942.492208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 82555.370610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 86199.573066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83691.747126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83274.670162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 90138.263442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 90797.074267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88078.906939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 90817.744016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 85590.511348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 83263.862126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 86378.385732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 83262.299299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83942.492208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 82555.370610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 86199.573066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83691.747126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83274.670162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2666486                       # number of writebacks
system.l2.writebacks::total                   2666486                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 614                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                614                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        15310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         8387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        23590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        12679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        36483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1125055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        16486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       577312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst       204004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1427092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        26639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data       760790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4233827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        15310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         8387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        23590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        12679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        36483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1125055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        16486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       577312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst       204004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1427092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        26639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data       760790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4233827                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         6657                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         3625                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6102                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         3692                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        20076                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher   1228436524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    679054055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher   1842361216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher   1025317361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   2759580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  82427143002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   1260034500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  42295915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst  15085922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 103544150501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   2031066500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  56065039001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 310244020660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1228436524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    679054055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher   1842361216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher   1025317361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   2759580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  82427143002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   1260034500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  42295915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst  15085922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 103544150501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   2031066500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  56065039001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 310244020660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    450256500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      1252000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    141595500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data      2505500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    595609500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.062820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.067877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.049531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.083378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.126016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.130602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.100386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.069435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.235924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.153222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.132600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.086686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112800                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.062820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.067877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.049531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.083378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.126016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.130602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.100386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.069435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.235924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.153222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.132600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.086686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112800                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80237.526061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 80965.071539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78099.246121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 80867.368168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75640.161171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 73264.989713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76430.577460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 73263.530812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73949.150507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 72556.044390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76244.097001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73693.186032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73277.443944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80237.526061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 80965.071539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78099.246121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 80867.368168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75640.161171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 73264.989713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76430.577460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 73263.530812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73949.150507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 72556.044390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76244.097001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73693.186032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73277.443944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 67636.547995                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   345.379310                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 23204.768928                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   678.629469                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 29667.737597                       # average overall mshr uncacheable latency
system.l2.replacements                        4335630                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1986                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          836                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2846                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    450256500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      1252000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    141595500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      2505500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    595609500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226715.256798                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       156500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169372.607656                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 156593.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209279.515109                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         4671                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         3617                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         5266                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         3676                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        17230                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     31174715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         31174715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     31174715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     31174715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1594827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1594827                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1594827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1594827                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11428                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11428                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         3708                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1048                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         3509                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         1601                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9866                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          293                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          763                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1576                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1405000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1002000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data     20716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1755000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     24878000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         4001                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         1306                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         4272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         1863                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.073232                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.197550                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.178605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.140633                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.137738                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  4795.221843                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  3883.720930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 27150.720839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  6698.473282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15785.532995                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          293                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          258                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          763                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          262                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1576                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      5744000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      5101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data     14899500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      5150000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     30894500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.073232                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.197550                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.178605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.140633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.137738                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19604.095563                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19771.317829                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19527.522936                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19656.488550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19603.109137                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          847                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data          272                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          467                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          350                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1936                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              268                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        89500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       174000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       235000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       646000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          954                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          351                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          483                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          416                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.112159                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.225071                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.033126                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.158654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.121597                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  1378.504673                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  1132.911392                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        10875                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  3560.606061                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2410.447761                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          268                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1559000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       311000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1313500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5288000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.112159                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.225071                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.033126                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.158654                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.121597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19668.224299                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19734.177215                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19901.515152                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19731.343284                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      4601803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      5342765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2950119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      5454074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              18348761                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       505519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       362172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       950646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       370671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2189008                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  41520323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  30028539500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  77625185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  30732176000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179906223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      5107322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      5704937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3900765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      5824745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          20537769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.098979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.063484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.243708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.063637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 82134.050352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 82912.371746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 81655.195520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 82909.577496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82186.188219                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       505519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       362172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       950646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       370671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2189008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  36465132501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  26406819500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  68118724501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  27025465501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158016142003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.098979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.063484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.243708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.063637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 72134.049365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 72912.371746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 71655.194995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 72909.576150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72186.187535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       228352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       115133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       452644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       139366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       252941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       147686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       660633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       174195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2170950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        15362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         8429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        23619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        12700                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        36570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        16540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst       204068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        26702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           343990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   1384704003                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    765328539                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher   2080335703                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher   1153385349                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   3130045000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   1428698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  17129976500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   2301701000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29374174594                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       243714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       123562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       476263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       152066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       289511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       164226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       864701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       200897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2514940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.063033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.068217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.049592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.083516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.126316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.100715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.235998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.132914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.136779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 90138.263442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 90797.074267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88078.906939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 90817.744016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 85590.511348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 86378.385732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83942.492208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 86199.573066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85392.524765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        15310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         8387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        23590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        12679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        36483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        16486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst       204004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        26639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       343578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher   1228436524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    679054055                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher   1842361216                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher   1025317361                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   2759580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   1260034500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst  15085922500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   2031066500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25911772656                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.062820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.067877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.049531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.083378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.126016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.100386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.235924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.132600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.136615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80237.526061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 80965.071539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78099.246121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 80867.368168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 75640.161171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 76430.577460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73949.150507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 76244.097001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75417.438416                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2887478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2394279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      4936642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2561438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12779837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       619597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       215178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       476501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       390167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1701443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  52161180500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  18042949000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  40193464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  32943685500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 143341279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      3507075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2609457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      5413143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      2951605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14481280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.176671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.082461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.088027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.132188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84185.656967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83851.271970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84351.269987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84434.833033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84246.888964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           55                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       619536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       215140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       476446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       390119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1701241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  45962010501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  15889096000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  35425426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  29039573500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126316106001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.176653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.082446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.088017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.132172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74187.796191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 73854.680673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74353.496514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74437.731820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74249.389711                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.300985                       # Cycle average of tags in use
system.l2.tags.total_refs                    72880651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4336850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.804974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     873.558212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.492125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.624783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   129.623030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.849923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.572173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    67.251346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.146554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.054867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   177.397847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.693625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   125.802823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   272.559927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7791.375791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   119.368294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  4711.399156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1428.214253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 11511.086410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   221.306210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  5313.923636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.003956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.005414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.003839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.008318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.237774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.003643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.143780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.043586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.351290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.006754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.162168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23942                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.034729                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.965271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 593199610                       # Number of tag accesses
system.l2.tags.data_accesses                593199610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       979840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       536768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher      1509760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       811456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst      2334912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     72000960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      1055104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     36946496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst     13055552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     91325888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      1704896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     48686528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          270952192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      2334912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      1055104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst     13055552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      1704896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18150464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    171896192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       171896192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        15310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         8387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        23590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        12679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        36483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data      1125015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        16486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       577289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst       203993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1426967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        26639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data       760727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4233628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2685878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2685878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       311862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       170842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       480524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       258269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       743152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     22916334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       335817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     11759263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      4155297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     29067037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       542631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     15495859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           1283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86238170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       743152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       335817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      4155297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       542631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5776897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       54710806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54710806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       54710806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       311862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       170842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       480524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       258269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       743152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     22916334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       335817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     11759263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      4155297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     29067037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       542631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     15495859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          1283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140948976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2685874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     15310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      8387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     23590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     12679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     36483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1120028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     16486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    573292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples    203993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1424126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     26639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    757202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023900787750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       159923                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       159923                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11749821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2531171                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4233628                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2685878                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4233628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2685878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            241215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            228513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            224287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            224367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            261158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            299385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            324313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           289713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           343877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           353720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           248477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           218503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            119627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            142361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            139326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            166447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            185787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            201633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            179884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           169648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           212802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           237989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           155409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           141909                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58126512792                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21091390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            137219225292                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13779.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32529.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2848024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1503029                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4233628                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2685878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4009871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  54572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  56355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 149933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 160649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 161186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 161684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 162298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 161935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 162037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 162580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 162723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 162027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 162046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 162165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 160887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 160179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     89                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2553093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.070552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.606722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.805374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1329047     52.06%     52.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       743283     29.11%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       189024      7.40%     88.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        91009      3.56%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51161      2.00%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34905      1.37%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26129      1.02%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19910      0.78%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68625      2.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2553093                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       159923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.376612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.407289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         127117     79.49%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         30247     18.91%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2070      1.29%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          319      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           99      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           30      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        159923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       159923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.794745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.720204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.679582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        159260     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           366      0.23%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            21      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            17      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            82      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            19      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            14      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             8      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            66      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        159923                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              269969792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  982400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               171895424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               270952192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            171896192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3141905709000                       # Total gap between requests
system.mem_ctrls.avgGap                     454065.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       979840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       536768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher      1509760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       811456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      2334912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     71681792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      1055104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     36690688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst     13055552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     91144064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      1704896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     48460928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    171895424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 311861.688144581916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 170841.540069798095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 480523.659263924754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 258268.735727312509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 743151.532892147778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 22814750.022808611393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 335816.576796314679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 11677845.259293511510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 4155297.279534794390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 29009166.459215603769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 542631.189450262464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 15424055.779650798067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 1283.297606342826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 54710562.043771110475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        15310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         8387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        23590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        12679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        36483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data      1125015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        16486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       577289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst       203993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1426967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        26639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data       760727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2685878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    582981688                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    325312446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    851671544                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    490602655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst   1256293149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  36482112213                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    579456269                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  18730797350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   6723126039                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  45261395156                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    932360172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  24992474993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide     10641618                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 75224783612358                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     38078.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     38787.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36103.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     38694.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     34435.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     32428.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     35148.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     32446.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32957.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     31718.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     34999.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     32853.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    168914.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28007520.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9782649660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5199594015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16714475820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7590214080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     248019532800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     528690443010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     761278764960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1577275674345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.012425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1973176240651                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 104915200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1063814209349                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8446420080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4489393920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13404029100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6430006440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     248019532800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     486042535140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     797192792640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1564024710120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.794932                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2066918094920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 104915200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 970072355080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3141905650000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3009                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3009                       # Transaction distribution
system.iobus.trans_dist::WriteReq               36622                       # Transaction distribution
system.iobus.trans_dist::WriteResp              36623                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        30276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         5091                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        40153                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79263                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       121104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         2545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       127804                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1245976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1245976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1373780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             33046004                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               212000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            19910000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            22923000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           101216064                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3391500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4110001                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              606000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5644430697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              329765957                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815212                       # Number of bytes of host memory used
host_op_rate                                329764888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.59                       # Real time elapsed on the host
host_tick_rate                             1434250513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7119205385                       # Number of instructions simulated
sim_ops                                    7119205385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030964                       # Number of seconds simulated
sim_ticks                                 30963671000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         5282                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          262                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         5819                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        70757                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    2      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   46      0.90%      0.94% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.04%      0.98% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4808     94.40%     95.39% # number of callpals executed
system.cpu0.kern.callpal::rdps                     67      1.32%     96.70% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.04%     96.74% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.04%     96.78% # number of callpals executed
system.cpu0.kern.callpal::rti                      95      1.87%     98.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                  28      0.55%     99.19% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.10%     99.29% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 36      0.71%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5093                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      5638                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2281     46.03%     46.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.10%     46.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     31      0.63%     46.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     16      0.32%     47.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2622     52.92%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4955                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2279     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.11%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      31      0.67%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      16      0.35%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2263     49.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4594                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             28754726000     95.55%     95.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3901500      0.01%     95.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               12857500      0.04%     95.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               13758500      0.05%     95.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1307616000      4.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         30092859500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999123                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.863082                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.927144                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 45                      
system.cpu0.kern.mode_good::user                   45                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              141                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 45                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.319149                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.483871                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       28946221000     98.84%     98.84% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           338419000      1.16%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      46                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         2969                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           98                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         3437                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        50515                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   90      7.31%      7.39% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.41%      7.80% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  862     70.02%     77.82% # number of callpals executed
system.cpu1.kern.callpal::rdps                     63      5.12%     82.94% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.08%     83.02% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.08%     83.10% # number of callpals executed
system.cpu1.kern.callpal::rti                     135     10.97%     94.07% # number of callpals executed
system.cpu1.kern.callpal::callsys                  29      2.36%     96.43% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.16%     96.59% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 42      3.41%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1231                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      1851                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     364     34.80%     34.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     31      2.96%     37.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      1.82%     39.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    632     60.42%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1046                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      363     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      31      4.08%     51.91% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      2.50%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     346     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  759                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             29899861500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12416500      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15770500      0.05%     99.41% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              178044000      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         30106092500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997253                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.547468                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.725621                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 91                      
system.cpu1.kern.mode_good::user                   86                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch::kernel              161                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 86                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 65                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.565217                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.076923                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.583333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         487312500      1.65%      1.65% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           152753000      0.52%      2.17% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         28841122000     97.83%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued        17399                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit         2267                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       144455                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage       270297                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                   49      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   71      0.08%      0.14% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4882      5.71%      5.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                     81      0.09%      5.95% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      5.95% # number of callpals executed
system.cpu2.kern.callpal::rti                     150      0.18%      6.13% # number of callpals executed
system.cpu2.kern.callpal::callsys                  29      0.03%      6.16% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%      6.16% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80199     93.84%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 85466                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                     90193                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    2333     46.05%     46.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.02%     46.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     31      0.61%     46.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      0.04%     46.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2699     53.28%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5066                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2331     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.02%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      31      0.66%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      0.04%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2329     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4694                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29690636500     95.89%     95.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1499000      0.00%     95.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               16110500      0.05%     95.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1617000      0.01%     95.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1253598500      4.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         30963461500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999143                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.862912                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.926569                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                140                      
system.cpu2.kern.mode_good::user                  140                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              221                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                140                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.633484                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.775623                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6392554500     20.65%     20.65% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         24570907000     79.35%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      71                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         2869                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          109                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         3107                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        43325                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                   29      2.56%      2.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  883     77.80%     80.35% # number of callpals executed
system.cpu3.kern.callpal::rdps                     62      5.46%     85.81% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     2      0.18%     85.99% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     2      0.18%     86.17% # number of callpals executed
system.cpu3.kern.callpal::rti                      71      6.26%     92.42% # number of callpals executed
system.cpu3.kern.callpal::callsys                  25      2.20%     94.63% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 61      5.37%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1135                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1259                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     317     31.67%     31.67% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     31      3.10%     34.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     28      2.80%     37.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    625     62.44%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1001                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      315     45.99%     45.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      31      4.53%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      28      4.09%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     311     45.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  685                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             29938481000     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               12010500      0.04%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               16902000      0.06%     99.57% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              130535000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         30097928500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993691                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.497600                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.684316                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 25                      
system.cpu3.kern.mode_good::user                   24                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              101                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 24                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.247525                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.392000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1554591000     90.05%     90.05% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           171760500      9.95%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      29                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         15                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        69839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        137728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   269792                       # Number of branches fetched
system.switch_cpus0.committedInsts            1796295                       # Number of instructions committed
system.switch_cpus0.committedOps              1796295                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           43835                       # DTB accesses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_hits              468070                       # DTB hits
system.switch_cpus0.dtb.data_misses               275                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           27349                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              308379                       # DTB read hits
system.switch_cpus0.dtb.read_misses               247                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          16486                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             159691                       # DTB write hits
system.switch_cpus0.dtb.write_misses               28                       # DTB write misses
system.switch_cpus0.idle_fraction            0.891405                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         203058                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             202852                       # ITB hits
system.switch_cpus0.itb.fetch_misses              206                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.108595                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                60184512                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      6535744.170620                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       200896                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1986                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1986                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         1086                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          951                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              47804                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      53648767.829380                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1754585                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1754585                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      2419374                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1384271                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             308990                       # Number of load instructions
system.switch_cpus0.num_mem_refs               468909                       # number of memory refs
system.switch_cpus0.num_store_insts            159919                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        10251      0.57%      0.57% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1275134     70.98%     71.55% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            5650      0.31%     71.86% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            142      0.01%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          319183     17.77%     89.64% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         159299      8.87%     98.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          853      0.05%     98.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          976      0.05%     98.60% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         25079      1.40%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1796582                       # Class of executed instruction
system.switch_cpus1.Branches                    60922                       # Number of branches fetched
system.switch_cpus1.committedInsts             359132                       # Number of instructions committed
system.switch_cpus1.committedOps               359132                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           24704                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits              112262                       # DTB hits
system.switch_cpus1.dtb.data_misses               411                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           15121                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               71997                       # DTB read hits
system.switch_cpus1.dtb.read_misses               367                       # DTB read misses
system.switch_cpus1.dtb.write_accesses           9583                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              40265                       # DTB write hits
system.switch_cpus1.dtb.write_misses               44                       # DTB write misses
system.switch_cpus1.idle_fraction            0.975939                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         124200                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             124061                       # ITB hits
system.switch_cpus1.itb.fetch_misses              139                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.024061                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                60209302                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1448720.539724                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        43728                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses          1881                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                 1881                       # number of float instructions
system.switch_cpus1.num_fp_register_reads         1014                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          879                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               9066                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      58760581.460276                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       342546                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              342546                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       456992                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       255262                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              73142                       # Number of load instructions
system.switch_cpus1.num_mem_refs               113780                       # number of memory refs
system.switch_cpus1.num_store_insts             40638                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         7760      2.16%      2.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           223859     62.26%     64.42% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             754      0.21%     64.63% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     64.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             71      0.02%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           74315     20.67%     85.31% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          39689     11.04%     96.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          835      0.23%     96.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          972      0.27%     96.86% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         11306      3.14%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            359564                       # Class of executed instruction
system.switch_cpus2.Branches                  3431142                       # Number of branches fetched
system.switch_cpus2.committedInsts           16983727                       # Number of instructions committed
system.switch_cpus2.committedOps             16983727                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         5139791                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_hits             5604319                       # DTB hits
system.switch_cpus2.dtb.data_misses              4319                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         3205709                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits             3482979                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4184                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1934082                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_hits            2121340                       # DTB write hits
system.switch_cpus2.dtb.write_misses              135                       # DTB write misses
system.switch_cpus2.idle_fraction            0.102616                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       15411870                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           15411501                       # ITB hits
system.switch_cpus2.itb.fetch_misses              369                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.897384                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                61927342                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      55572600.000205                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      2196655                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          4177                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 4177                       # number of float instructions
system.switch_cpus2.num_fp_register_reads         2655                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2590                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             749989                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      6354741.999795                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     15523038                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            15523038                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     20864443                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     11077442                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3568271                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5690046                       # number of memory refs
system.switch_cpus2.num_store_insts           2121775                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       894518      5.27%      5.27% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         10137487     59.67%     64.94% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6298      0.04%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1261      0.01%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              4      0.00%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3677110     21.65%     86.63% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2120720     12.48%     99.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead         1431      0.01%     99.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         1250      0.01%     99.13% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        147741      0.87%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          16988051                       # Class of executed instruction
system.switch_cpus3.Branches                    41418                       # Number of branches fetched
system.switch_cpus3.committedInsts             249125                       # Number of instructions committed
system.switch_cpus3.committedOps               249125                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           29946                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits               74127                       # DTB hits
system.switch_cpus3.dtb.data_misses                60                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           17829                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               46183                       # DTB read hits
system.switch_cpus3.dtb.read_misses                51                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          12117                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              27944                       # DTB write hits
system.switch_cpus3.dtb.write_misses                9                       # DTB write misses
system.switch_cpus3.idle_fraction            0.986606                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         133250                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             133233                       # ITB hits
system.switch_cpus3.itb.fetch_misses               17                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.013394                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                60192733                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      806236.221795                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        26239                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          1373                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 1373                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          707                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          666                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               7327                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      59386496.778205                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       234890                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              234890                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       317485                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       177211                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              46464                       # Number of load instructions
system.switch_cpus3.num_mem_refs                74552                       # number of memory refs
system.switch_cpus3.num_store_insts             28088                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         6649      2.67%      2.67% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           160395     64.37%     67.04% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             791      0.32%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             40      0.02%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           46811     18.79%     86.16% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          27427     11.01%     97.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          645      0.26%     97.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          688      0.28%     97.70% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          5739      2.30%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            249185                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        32611                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          718                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       136593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       293999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3615                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 382                       # Transaction distribution
system.membus.trans_dist::ReadResp              55940                       # Transaction distribution
system.membus.trans_dist::WriteReq                389                       # Transaction distribution
system.membus.trans_dist::WriteResp               389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48244                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19270                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              896                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            733                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11101                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55558                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       200524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       202066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 205912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7230208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7232669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7355549                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1482                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             70979                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000042                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006501                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   70976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               70979                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1384500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           329911014                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy              15999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          355118147                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide         1923                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1923                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide         1923                       # number of overall misses
system.iocache.overall_misses::total             1923                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide    225202070                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    225202070                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide    225202070                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    225202070                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide         1923                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1923                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide         1923                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1923                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117109.760790                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117109.760790                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117109.760790                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117109.760790                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide         1923                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         1923                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide         1923                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         1923                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    128950159                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    128950159                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    128950159                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    128950159                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67056.764951                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67056.764951                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67056.764951                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67056.764951                       # average overall mshr miss latency
system.iocache.replacements                      1923                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       371499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       371499                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       123833                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       123833                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       221499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       221499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        73833                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        73833                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    224830571                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    224830571                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117099.255729                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117099.255729                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    128728660                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    128728660                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67046.177083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67046.177083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                   1939                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1939                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17307                       # Number of tag accesses
system.iocache.tags.data_accesses               17307                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2508                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1254                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 152525322.169059                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 347118523.732319                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1254    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1254                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3192421756000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 191266754000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         3217                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1609                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 833136249.533872                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 316226163.867655                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1609    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974644500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1609                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2043180582500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1340516225500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2610                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1306                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 780784691.424196                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 358259434.327672                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1306    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973864500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1306                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2364141270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1019704807000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3081                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1542                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 824515360.894942                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 322409147.119444                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1542    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974642500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1542                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2112530993500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1271402686500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3384160443000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2264154125                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2288264243                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2264154125                       # number of overall hits
system.cpu2.icache.overall_hits::total     2288264243                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1120685                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1515548                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1120685                       # number of overall misses
system.cpu2.icache.overall_misses::total      1515548                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  31054013000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  31054013000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  31054013000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  31054013000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2265274810                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2289779791                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2265274810                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2289779791                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000495                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000662                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000495                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000662                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 27709.849779                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20490.286682                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 27709.849779                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20490.286682                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            77201                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2198179                       # number of writebacks
system.cpu2.icache.writebacks::total          2198179                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         6884                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6884                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         6884                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6884                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1113801                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1113801                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       690189                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1113801                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1803990                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  29784357000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  29784357000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  10144141881                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  29784357000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39928498881                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000492                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000486                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000492                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000788                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 26741.183569                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26741.183569                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14697.629028                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 26741.183569                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22133.436926                       # average overall mshr miss latency
system.cpu2.icache.replacements               2198179                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2264154125                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2288264243                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1120685                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1515548                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  31054013000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  31054013000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2265274810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2289779791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000662                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 27709.849779                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20490.286682                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         6884                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6884                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1113801                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1113801                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  29784357000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  29784357000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 26741.183569                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26741.183569                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       690189                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       690189                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  10144141881                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  10144141881                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14697.629028                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14697.629028                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.453558                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2290463096                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2198853                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1041.662674                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   192.745930                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   109.059220                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   197.648408                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.376457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.213006                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.386032                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975495                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.363281                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4581758435                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4581758435                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    606408590                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       613690260                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    606408590                       # number of overall hits
system.cpu2.dcache.overall_hits::total      613690260                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     10366429                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10657196                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     10366429                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10657196                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 286048142500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 286048142500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 286048142500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 286048142500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    616775019                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    624347456                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    616775019                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    624347456                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.016807                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017069                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017069                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 27593.701023                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26840.844674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 27593.701023                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26840.844674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9151597                       # number of writebacks
system.cpu2.dcache.writebacks::total          9151597                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10366429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10366429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10366429                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10366429                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13303                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13303                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 275681713500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 275681713500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 275681713500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 275681713500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    610203000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    610203000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.016807                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016604                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.016807                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016604                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26593.701023                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26593.701023                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26593.701023                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26593.701023                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 45869.578291                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 45869.578291                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10523736                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    416050190                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      420536848                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6034070                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6186906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 137420409000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 137420409000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    422084260                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    426723754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.014296                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014499                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 22774.082667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22211.491333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6034070                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6034070                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3407                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3407                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 131386339000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 131386339000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    610203000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    610203000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.014296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014140                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 21774.082667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21774.082667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179102.729674                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179102.729674                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    190358400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     193153412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4332359                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4470290                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 148627733500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 148627733500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    194690759                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    197623702                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.022253                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022620                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 34306.421398                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33247.895215                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4332359                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4332359                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9896                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9896                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 144295374500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 144295374500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.022253                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.021922                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 33306.421398                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33306.421398                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       836286                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       887606                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        18463                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33886                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    388183000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    388183000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       854749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       921492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.021600                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036773                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 21024.914694                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11455.556867                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        18463                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        18463                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    369720000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    369720000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.021600                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020036                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 20024.914694                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20024.914694                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       850891                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       894264                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3239                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25424                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     19518000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19518000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       854130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       919688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.003792                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027644                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6025.933930                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   767.699811                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3239                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3239                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     16281000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16281000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.003792                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003522                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5026.551405                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5026.551405                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          899.912607                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          626188641                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10650886                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.792164                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   288.899083                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   611.013524                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.282128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.596693                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.878821                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1263028158                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1263028158                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3384160443000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1479573914                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1493845655                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1479573914                       # number of overall hits
system.cpu3.icache.overall_hits::total     1493845655                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       212836                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        551831                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       212836                       # number of overall misses
system.cpu3.icache.overall_misses::total       551831                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   5038328500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5038328500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   5038328500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5038328500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1479786750                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1494397486                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1479786750                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1494397486                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 23672.351012                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  9130.202000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 23672.351012                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  9130.202000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            11987                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       703246                       # number of writebacks
system.cpu3.icache.writebacks::total           703246                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1624                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1624                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1624                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1624                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       211212                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       211212                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       153556                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       211212                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       364768                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   4770480000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4770480000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   2898011499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   4770480000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   7668491499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000244                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 22586.216692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22586.216692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18872.668596                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 22586.216692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21022.928269                       # average overall mshr miss latency
system.cpu3.icache.replacements                703246                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1479573914                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1493845655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       212836                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       551831                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   5038328500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5038328500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1479786750                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1494397486                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 23672.351012                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  9130.202000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1624                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1624                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       211212                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       211212                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   4770480000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4770480000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 22586.216692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22586.216692                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       153556                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       153556                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   2898011499                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   2898011499                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18872.668596                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18872.668596                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.511746                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1494549418                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           703763                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2123.654438                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   200.585808                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   129.129740                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   177.796199                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.391769                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.252207                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.347258                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991234                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          204                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           97                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           90                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.398438                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2989498735                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2989498735                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    386714901                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       391347090                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    386714901                       # number of overall hits
system.cpu3.dcache.overall_hits::total      391347090                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8819346                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9021357                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8819346                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9021357                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 170648424500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170648424500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 170648424500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170648424500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    395534247                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    400368447                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    395534247                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    400368447                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.022297                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022533                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.022297                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022533                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 19349.328680                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18916.048273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 19349.328680                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18916.048273                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7938726                       # number of writebacks
system.cpu3.dcache.writebacks::total          7938726                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8819346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8819346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8819346                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8819346                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         3980                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3980                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 161829078500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 161829078500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 161829078500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 161829078500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      3386000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      3386000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.022297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.022028                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.022297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.022028                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 18349.328680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18349.328680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 18349.328680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18349.328680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   850.753769                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   850.753769                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               8935698                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    288931263                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      291722342                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2978128                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3087740                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  67559898000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  67559898000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    291909391                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    294810082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.010202                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 22685.357379                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21880.047543                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2978128                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2978128                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           20                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  64581770000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  64581770000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      3386000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3386000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.010202                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 21685.357379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21685.357379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169300                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169300                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     97783638                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      99624748                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      5841218                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5933617                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 103088526500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 103088526500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    103624856                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    105558365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.056369                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.056212                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 17648.464156                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17373.640142                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      5841218                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      5841218                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         3960                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         3960                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  97247308500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  97247308500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.056369                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055336                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 16648.464156                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16648.464156                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        48986                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       104743                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         6076                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        19957                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    132422000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    132422000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        55062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       124700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.110348                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.160040                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 21794.272548                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6635.366037                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         6076                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6076                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    126346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    126346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.110348                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.048725                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 20794.272548                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20794.272548                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        52324                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       100830                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2616                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20878                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     17891000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17891000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        54940                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       121708                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.047616                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.171542                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6839.067278                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   856.930740                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2616                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2616                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     15279000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15279000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.047616                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.021494                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5840.596330                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5840.596330                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          982.015605                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          400614859                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9004040                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            44.492790                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   399.771096                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   582.244509                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.390401                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.568598                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          692                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        810233750                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       810233750                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3384160443000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1705899132                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1777942279                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1705899132                       # number of overall hits
system.cpu0.icache.overall_hits::total     1777942279                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       302431                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        803866                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       302431                       # number of overall misses
system.cpu0.icache.overall_misses::total       803866                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   7118974500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7118974500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   7118974500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7118974500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1706201563                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1778746145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1706201563                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1778746145                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000177                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000177                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 23539.169265                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8855.921883                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 23539.169265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8855.921883                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            18015                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1047821                       # number of writebacks
system.cpu0.icache.writebacks::total          1047821                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1998                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1998                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1998                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1998                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       300433                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       300433                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       246505                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       300433                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       546938                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   6759413500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6759413500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   4222059395                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   6759413500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10981472895                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000307                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 22498.904914                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22498.904914                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17127.682583                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 22498.904914                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20078.094583                       # average overall mshr miss latency
system.cpu0.icache.replacements               1047821                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1705899132                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1777942279                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       302431                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       803866                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   7118974500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7118974500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1706201563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1778746145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 23539.169265                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8855.921883                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1998                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1998                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       300433                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       300433                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   6759413500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6759413500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 22498.904914                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22498.904914                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       246505                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       246505                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   4222059395                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   4222059395                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17127.682583                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 17127.682583                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.788521                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1778990652                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1048373                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1696.906208                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   204.820839                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   122.888317                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   184.079365                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.400041                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.240016                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.359530                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          255                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          216                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.498047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3558540663                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3558540663                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    454042914                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       468768562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    454042914                       # number of overall hits
system.cpu0.dcache.overall_hits::total      468768562                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8665191                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11248532                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8665191                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11248532                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 195105657000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 195105657000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 195105657000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 195105657000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    462708105                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    480017094                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    462708105                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    480017094                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.018727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.018727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 22516.024979                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17344.988395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 22516.024979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17344.988395                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8688045                       # number of writebacks
system.cpu0.dcache.writebacks::total          8688045                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8665191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8665191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8665191                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8665191                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7759                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7759                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 186440466000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 186440466000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 186440466000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 186440466000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    620393000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    620393000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.018727                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018052                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.018727                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018052                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 21516.024979                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21516.024979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 21516.024979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21516.024979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 79957.855394                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 79957.855394                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11189663                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    340299659                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      350069812                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3534880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5829784                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  92027670500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  92027670500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    343834539                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    355899596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.010281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016380                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 26034.171033                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15785.777055                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3534880                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3534880                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2591                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2591                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  88492790500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88492790500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    620393000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    620393000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.010281                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 25034.171033                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25034.171033                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239441.528367                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239441.528367                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    113743255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118698750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      5130311                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5418748                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 103077986500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 103077986500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    118873566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124117498                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.043158                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20091.956706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 19022.472811                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      5130311                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5130311                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         5168                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5168                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  97947675500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  97947675500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.043158                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041334                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19091.956706                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19091.956706                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        76751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       283181                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        12077                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    224781000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    224781000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        88828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       307763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.135959                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079873                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 18612.320941                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9144.129851                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        12077                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12077                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    212704000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    212704000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.135959                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.039241                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 17612.320941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17612.320941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        82542                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       290273                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         5433                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16424                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     37206500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     37206500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        87975                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       306697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.061756                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053551                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6848.242223                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2265.373843                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         5433                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5433                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     31782500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     31782500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.061756                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5849.898767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5849.898767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        60000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        60000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        51000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        51000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          985.751036                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          480631563                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11242313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.752018                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   404.245193                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   581.505843                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.394771                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.567877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.962647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          732                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          679                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        972505421                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       972505421                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3384160443000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1553158696                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1558173981                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1553158696                       # number of overall hits
system.cpu1.icache.overall_hits::total     1558173981                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       177561                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        215292                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       177561                       # number of overall misses
system.cpu1.icache.overall_misses::total       215292                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   3797881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3797881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   3797881500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3797881500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1553336257                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1558389273                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1553336257                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1558389273                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 21389.164850                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17640.606711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 21389.164850                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17640.606711                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             7864                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       339397                       # number of writebacks
system.cpu1.icache.writebacks::total           339397                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1018                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1018                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       176543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       176543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       125660                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       176543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       302203                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   3587571500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3587571500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   2216984272                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   3587571500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5804555772                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 20321.233354                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20321.233354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17642.720611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 20321.233354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19207.472368                       # average overall mshr miss latency
system.cpu1.icache.replacements                339397                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1553158696                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1558173981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       177561                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       215292                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   3797881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3797881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1553336257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1558389273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 21389.164850                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17640.606711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       176543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       176543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   3587571500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3587571500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 20321.233354                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20321.233354                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       125660                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       125660                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   2216984272                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   2216984272                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17642.720611                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 17642.720611                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.868542                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1558513915                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           339934                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4584.754438                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   199.950129                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   124.718756                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   182.199658                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.390528                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.243591                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.355859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          148                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3117118480                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3117118480                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    403249322                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       404895548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    403249322                       # number of overall hits
system.cpu1.dcache.overall_hits::total      404895548                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8354918                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8389638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8354918                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8389638                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 151173733000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151173733000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 151173733000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151173733000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    411604240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    413285186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    411604240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    413285186                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.020298                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.020298                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020300                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 18093.981652                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18019.100824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 18093.981652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18019.100824                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7643070                       # number of writebacks
system.cpu1.dcache.writebacks::total          7643070                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8354918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8354918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8354918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8354918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         3900                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3900                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 142818815000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 142818815000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 142818815000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 142818815000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      1352000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1352000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020216                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.020298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020216                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 17093.981652                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17093.981652                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 17093.981652                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17093.981652                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   346.666667                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   346.666667                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               8362322                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    306900339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      307953739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2633239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2656003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  50125024000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  50125024000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    309533578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    310609742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.008507                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 19035.501145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18872.352177                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2633239                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2633239                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  47491785000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47491785000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      1352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 18035.501145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18035.501145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     96348983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      96941809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5721679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5733635                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 101048709000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101048709000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    102070662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    102675444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.056056                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055842                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 17660.674253                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17623.847524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5721679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5721679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3892                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3892                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  95327030000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  95327030000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.056056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.055726                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 16660.674253                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16660.674253                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        43324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        55168                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         5672                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    106836000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    106836000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        48996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        61814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.115765                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.107516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 18835.684062                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16075.233223                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         5672                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5672                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    101164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    101164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.115765                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091759                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 17835.684062                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17835.684062                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        46652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        57920                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3681                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     15586500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15586500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        48863                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        61601                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.045249                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  7049.525102                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4234.311328                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2211                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2211                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     13386500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13386500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.045249                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.035892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  6054.500226                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6054.500226                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        81500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        81500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5644430697500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          942.971844                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          413408615                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8388876                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.280573                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   364.670388                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   578.301456                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.356123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.564748                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          698                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        835206078                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       835206078                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                382                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            131924                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               389                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       137817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        35916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1554                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           831                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2385                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         35922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        95623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        22324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        41039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        11829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        64633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       275227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                441002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       952384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318095                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       498816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       360848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2757632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     10994566                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       388736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       136568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17407645                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           72688                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3137472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           218919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206145                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.611602                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 190571     87.05%     87.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17709      8.09%     95.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4605      2.10%     97.24% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5926      2.71%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    108      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             218919                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          277333839                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         138434464                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          32331472                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3037475                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4564482                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20958900                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11171985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6440927                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5855979                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         2761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         1264                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         3408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         1397                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         3090                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         4980                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         2274                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1576                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        14498                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        40141                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1496                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          856                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77741                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         2761                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         1264                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         3408                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         1397                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         3090                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         4980                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         2274                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1576                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        14498                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        40141                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1496                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          856                       # number of overall hits
system.l2.overall_hits::total                   77741                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           30                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           93                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1562                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         7916                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          336                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         1767                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2719                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        50978                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          411                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66805                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           30                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           23                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          919                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           93                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1562                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         7916                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          336                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         1767                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2719                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        50978                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          411                       # number of overall misses
system.l2.overall_misses::total                 66805                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      2464480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      2162475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     91664610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     10135909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    133487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    705760500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     31075500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    168244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    239172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   4086248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      5511000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     36939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5512865474                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      2464480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      2162475                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     91664610                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     10135909                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    133487000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    705760500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     31075500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    168244000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    239172000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   4086248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      5511000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     36939500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5512865474                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         2791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         1287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         4327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         1490                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         4652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        12896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         2610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         3343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        17217                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        91119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data         1267                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144546                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         2791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         1287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         4327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         1490                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         4652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        12896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         2610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         3343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        17217                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        91119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data         1267                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144546                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.010749                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.017871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.212387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.062416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.335770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.613834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.128736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.528567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.157925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.559466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.032967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.324388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.462171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.010749                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.017871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.212387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.062416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.335770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.613834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.128736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.528567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.157925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.559466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.032967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.324388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.462171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 82149.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 94020.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 99743.862894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 108988.268817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 85459.026889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89156.202628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 92486.607143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 95214.487832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 87963.221773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80157.097179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 108058.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89877.128954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82521.749480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 82149.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 94020.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 99743.862894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 108988.268817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 85459.026889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89156.202628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 92486.607143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 95214.487832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 87963.221773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80157.097179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 108058.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89877.128954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82521.749480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46324                       # number of writebacks
system.l2.writebacks::total                     46324                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 144                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                144                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         1561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         7829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         1711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        50978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         7829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         1711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        50978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66661                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          562                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data           50                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          112                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           47                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          771                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      2164480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      1932475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     82474610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      9205909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    117842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    623687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     27715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    146268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    211982000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   3576468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      5001000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     32829500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4837571474                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      2164480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      1932475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     82474610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      9205909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    117842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    623687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     27715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    146268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    211982000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   3576468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      5001000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     32829500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4837571474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     84673000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data      1638000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     86311000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.010749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.017871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.212387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.062416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.335555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.607087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.128736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.511816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.157925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.559466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.032967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.324388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.461175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.010749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.017871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.212387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.062416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.335555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.607087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.128736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.511816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.157925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.559466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.032967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.324388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.461175                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 72149.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84020.652174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 89743.862894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 98988.268817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75491.351698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 79663.686295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82486.607143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 85487.142022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77963.221773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70157.097179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98058.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79877.128954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72569.740538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 72149.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84020.652174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 89743.862894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 98988.268817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75491.351698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 79663.686295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82486.607143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 85487.142022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77963.221773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70157.097179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98058.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79877.128954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72569.740538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 150663.701068                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data        14625                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 111946.822309                       # average overall mshr uncacheable latency
system.l2.replacements                          68515                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          372                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          382                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     84673000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data      1638000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     86311000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227615.591398                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data       163800                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 225945.026178                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          190                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           50                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          102                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           47                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          389                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        91493                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91493                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        91493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        20366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        20366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20366                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  671                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                124                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       265500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       440500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1885000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          248                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          318                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              795                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.237903                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.050314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.268817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.155975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 19466.101695                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 16593.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        17620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  1270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15201.612903                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           124                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1153500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       485500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       480000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2432000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.237903                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.050314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.268817                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.155975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19550.847458                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19562.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19420                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19612.903226                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.190476                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.062500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.296296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.179487                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5619.047619                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       417500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.190476                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.062500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.296296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.179487                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19880.952381                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1360                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          268                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         2528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4337                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         1774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         8294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11106                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    162408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     76660500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    691959500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     20191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     951220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         3134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         1078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        10822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.566050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.751391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.766402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.557457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.719161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91549.323563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 94642.592593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 83428.924524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 88559.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85649.198631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         1774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         8294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    144668500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     68560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    609019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data     17911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    840160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.566050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.751391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.766402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.557457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.719161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81549.323563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84642.592593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 73428.924524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 78559.210526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75649.198631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         2761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         1264                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         3408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         1397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         3090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         2274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        14498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              30188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      2464480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      2162475                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     91664610                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     10135909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    133487000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     31075500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    239172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      5511000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    515672974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         2791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         1287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         4327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         1490                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         4652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         2610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        17217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          35921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.010749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.017871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.212387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.062416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.335770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.128736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.157925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.032967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 82149.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 94020.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 99743.862894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 108988.268817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 85459.026889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 92486.607143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 87963.221773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 108058.823529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89948.190127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           93                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1561                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5732                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      2164480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      1932475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     82474610                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      9205909                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    117842000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     27715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    211982000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      5001000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    458317974                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.010749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.017871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.212387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.062416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.335555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.128736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.157925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.032967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.159572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 72149.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84020.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 89743.862894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 98988.268817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 75491.351698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 82486.607143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 77963.221773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 98058.823529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79957.776343                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         3620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         1308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        37613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         6142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data        42684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data          183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    543352000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     91583500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data   3394289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data     16748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4045972500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         9762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        80297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         93182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.629174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.422517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.531577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.213287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.536219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88464.995116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 95698.537095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79521.342892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 91519.125683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80974.512669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           87                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           56                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          143                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         6055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data        42684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data          183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    479018500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     77708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2967449000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     14918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3539093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.620262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.397792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.531577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.213287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.534685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79111.230388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86246.392897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69521.342892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 81519.125683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71033.327981                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     1651825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101283                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.309005                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     994.940025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data               8                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    49.529301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    82.611754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   535.238234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   120.188750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   144.126919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  2401.541607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   103.959901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  2177.346307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1011.902934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 24612.572866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   107.251867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   417.789534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.016334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.003668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.004398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.073289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.003173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.066447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.030881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.751116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.003273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.012750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           968                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.029541                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.970459                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2232803                       # Number of tag accesses
system.l2.tags.data_accesses                  2232803                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        58816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        99904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       500352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       109440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       174016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data      3262528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        26304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4265472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        99904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       174016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        298688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3087616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3087616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         7818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        50977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48244                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48244                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        62008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        47540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1899516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       192225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      3226491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     16159324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       694491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      3534465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      5620005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    105366318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       105414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data       849512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137757309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3226491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       694491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      5620005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       105414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9646401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99717375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99717375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99717375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        62008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        47540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1899516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       192225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3226491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     16159324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       694491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      3534465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      5620005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    105366318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       105414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data       849512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237474684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        93.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     50976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004737934750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2815                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2815                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              185011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       66648                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48244                       # Number of write requests accepted
system.mem_ctrls.readBursts                     66648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48244                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    864270206                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  333235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2113901456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12967.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31717.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51538                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 66648                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48244                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.470286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.515638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.094961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20601     51.40%     51.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10593     26.43%     77.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3489      8.70%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1826      4.56%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1150      2.87%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          695      1.73%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          426      1.06%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          355      0.89%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          947      2.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.693428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.875155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              79      2.81%      2.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            296     10.52%     13.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1522     54.07%     67.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           455     16.16%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           202      7.18%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            97      3.45%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            55      1.95%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            32      1.14%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            13      0.46%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            17      0.60%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            16      0.57%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            12      0.43%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      0.25%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2815                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.139964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.926713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.307022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2776     98.61%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            21      0.75%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5      0.18%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.14%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2815                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4265408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3087936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4265472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3087616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       137.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30962685000                       # Total gap between requests
system.mem_ctrls.avgGap                     269493.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        58816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         5952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        99904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       500352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        21504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       109440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       174016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data      3262464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        26304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3087936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 62008.151423647403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 47539.582758129676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1899516.371944398852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 192225.269413306960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3226490.812410453334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 16159324.261002514511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 694491.295944850892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 3534464.631147901993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 5620005.457363243215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 105364250.899061664939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 105413.857420200584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 849511.674503969494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99727709.934652119875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           93                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         7818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         1710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        50977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48244                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher       906008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       957009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     43706445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      5290775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     53974000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    303970500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     13897999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     76174250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    100090483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data   1496096490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2877248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     15960249                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 736894989984                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     30200.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     41609.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     47558.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     56890.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     34576.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38880.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     41363.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     44546.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     36811.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29348.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     56416.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38832.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15274334.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148126440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78734865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           246844080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          127435860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2443808640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6374776260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6521816640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15941542785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.846666                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16864840495                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1033760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13065070505                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            138059040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73376325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           229015500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          124423920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2443808640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6337749060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6552997440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15899429925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.486593                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16944360999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1033760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12985550001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30963671000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  385                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 385                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2309                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2309                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          491                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2461                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   125365                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               503000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1926000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1153000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             9998070                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               43000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              798500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               40000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
