Found 1 solution(s) in /home/pratik/IMDBSentiment/myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
INFO: Unable to open input/predictions file, using default input.
0.50293 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Apr 15 23:33:58 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.355|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  15901|  15902|  15302|  15302| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-----------------------------------------------------------------+-------+-------+-------+-------+---------------------------------------------+
        |                                                                  |                                                                 |    Latency    |    Interval   |                   Pipeline                  |
        |                             Instance                             |                              Module                             |  min  |  max  |  min  |  max  |                     Type                    |
        +------------------------------------------------------------------+-----------------------------------------------------------------+-------+-------+-------+-------+---------------------------------------------+
        |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_U0   |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_s   |  15301|  15301|  15301|  15301|                     none                    |
        |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config4_U0   |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config4_s   |    580|    580|    580|    580|                     none                    |
        |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config6_U0   |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config6_s   |     16|     17|     16|     16| loop rewind(delay=0 initiation interval(s)) |
        |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_U0        |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_s        |      0|      0|      1|      1|                   function                  |
        |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config5_U0        |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config5_s        |      0|      0|      1|      1|                   function                  |
        |sigmoid_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_sigmoid_config7_U0  |sigmoid_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_sigmoid_config7_s  |      1|      1|      1|      1|                   function                  |
        +------------------------------------------------------------------+-----------------------------------------------------------------+-------+-------+-------+-------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+-----------------+---------+-------+---------+---------+------+
|DSP              |        -|      -|        -|        -|     -|
|Expression       |        -|      -|        0|      274|     -|
|FIFO             |        0|      -|      325|     1170|     -|
|Instance         |      184|      0|  3667511|  1509923|     -|
|Memory           |        -|      -|        -|        -|     -|
|Multiplexer      |        -|      -|        -|      576|     -|
|Register         |        -|      -|       64|        -|     -|
+-----------------+---------+-------+---------+---------+------+
|Total            |      184|      0|  3667900|  1511943|     0|
+-----------------+---------+-------+---------+---------+------+
|Available        |     5376|  12288|  3456000|  1728000|  1280|
+-----------------+---------+-------+---------+---------+------+
|Utilization (%)  |        3|      0|      106|       87|     0|
+-----------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+---------+---------+
    |                             Instance                             |                              Module                             | BRAM_18K| DSP48E|    FF   |   LUT   |
    +------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+---------+---------+
    |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_U0   |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_s   |      181|      0|  3666842|  1505902|
    |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config4_U0   |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config4_s   |        2|      0|      279|     2661|
    |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config6_U0   |dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config6_s   |        0|      0|      223|      512|
    |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_U0        |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_s        |        0|      0|       82|      411|
    |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config5_U0        |relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config5_s        |        0|      0|       82|      411|
    |sigmoid_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_sigmoid_config7_U0  |sigmoid_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_sigmoid_config7_s  |        1|      0|        3|       26|
    +------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+---------+---------+
    |Total                                                             |                                                                 |      184|      0|  3667511|  1509923|
    +------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+---------+---------+

CO-SIMULATION RESULT:
Report time       : Monday 15 April 2024 09:43:09 PM IST.
Solution          : solution1.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Fail|             NA|             NA|             NA|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
