

================================================================
== Vitis HLS Report for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'
================================================================
* Date:           Wed Dec 21 16:46:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|        ?|  0.110 us|         ?|   11|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_176_1  |        9|        ?|        10|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     133|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln176_1_fu_117_p2      |         +|   0|  0|   7|           5|           1|
    |ap_block_state2_io         |       and|   0|  0|   1|           1|           1|
    |icmp_ln176_fu_111_p2       |      icmp|   0|  0|   2|           5|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  13|          13|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_58                  |   9|          2|    5|         10|
    |lin_addr_blk_n_AR        |   9|          2|    1|          2|
    |lin_addr_blk_n_R         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_58                           |   5|   0|    5|          0|
    |icmp_ln176_reg_166                |   1|   0|    1|          0|
    |reg_data_reg_181                  |   8|   0|    8|          0|
    |sext_ln81_2_cast_reg_161          |  32|   0|   32|          0|
    |trunc_ln179_reg_170               |   4|   0|    4|          0|
    |trunc_ln179_reg_170               |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 133|  32|   73|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|m_axi_lin_addr_AWVALID   |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWREADY   |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWADDR    |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWID      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWLEN     |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE    |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWBURST   |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK    |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE   |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWPROT    |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWQOS     |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWREGION  |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_AWUSER    |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WVALID    |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WREADY    |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WDATA     |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WSTRB     |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WLAST     |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WID       |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_WUSER     |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARVALID   |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARREADY   |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARADDR    |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARID      |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARLEN     |  out|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE    |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARBURST   |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK    |  out|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE   |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARPROT    |  out|    3|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARQOS     |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARREGION  |  out|    4|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_ARUSER    |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RVALID    |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RREADY    |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RDATA     |   in|   32|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RLAST     |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RID       |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM  |   in|    9|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RUSER     |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_RRESP     |   in|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BVALID    |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BREADY    |  out|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BRESP     |   in|    2|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BID       |   in|    1|       m_axi|                                        lin_addr|       pointer|
|m_axi_lin_addr_BUSER     |   in|    1|       m_axi|                                        lin_addr|       pointer|
|sext_ln81_2              |   in|   30|     ap_none|                                     sext_ln81_2|        scalar|
|add_ln176                |   in|    5|     ap_none|                                       add_ln176|        scalar|
|lin_frame_address0       |  out|    5|   ap_memory|                                       lin_frame|         array|
|lin_frame_ce0            |  out|    1|   ap_memory|                                       lin_frame|         array|
|lin_frame_we0            |  out|    1|   ap_memory|                                       lin_frame|         array|
|lin_frame_d0             |  out|    8|   ap_memory|                                       lin_frame|         array|
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+

