--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml AirHockey.twx AirHockey.ncd -o AirHockey.twr AirHockey.pcf
-ucf Nexys3.ucf

Design file:              AirHockey.ncd
Physical constraint file: AirHockey.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3348 paths analyzed, 216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.592ns.
--------------------------------------------------------------------------------

Paths for end point clock_module/fast_clk_count_18 (SLICE_X37Y18.B2), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_15 (FF)
  Destination:          clock_module/fast_clk_count_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_15 to clock_module/fast_clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.DMUX    Tshcko                0.461   clock_module/fast_clk_count<14>
                                                       clock_module/fast_clk_count_15
    SLICE_X34Y15.D5      net (fanout=3)        1.231   clock_module/fast_clk_count<15>
    SLICE_X34Y15.COUT    Topcyd                0.261   clock_module/Mcompar_n0005_cy<3>
                                                       clock_module/Mcompar_n0005_lut<3>
                                                       clock_module/Mcompar_n0005_cy<3>
    SLICE_X34Y16.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0005_cy<3>
    SLICE_X34Y16.AMUX    Tcina                 0.212   clock_module/fast_clk<26>2
                                                       clock_module/Mcompar_n0005_cy<4>
    SLICE_X37Y18.B2      net (fanout=14)       1.056   clock_module/Mcompar_n0005_cy<4>
    SLICE_X37Y18.CLK     Tas                   0.322   clock_module/fast_clk_count<23>
                                                       clock_module/fast_clk_count_18_glue_rst
                                                       clock_module/fast_clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.256ns logic, 2.290ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_4 (FF)
  Destination:          clock_module/fast_clk_count_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.383 - 0.404)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_4 to clock_module/fast_clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y15.CQ      Tcko                  0.391   clock_module/fast_clk_count<6>
                                                       clock_module/fast_clk_count_4
    SLICE_X34Y15.AX      net (fanout=4)        1.332   clock_module/fast_clk_count<4>
    SLICE_X34Y15.COUT    Taxcy                 0.199   clock_module/Mcompar_n0005_cy<3>
                                                       clock_module/Mcompar_n0005_cy<3>
    SLICE_X34Y16.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0005_cy<3>
    SLICE_X34Y16.AMUX    Tcina                 0.212   clock_module/fast_clk<26>2
                                                       clock_module/Mcompar_n0005_cy<4>
    SLICE_X37Y18.B2      net (fanout=14)       1.056   clock_module/Mcompar_n0005_cy<4>
    SLICE_X37Y18.CLK     Tas                   0.322   clock_module/fast_clk_count<23>
                                                       clock_module/fast_clk_count_18_glue_rst
                                                       clock_module/fast_clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.124ns logic, 2.391ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_13 (FF)
  Destination:          clock_module/fast_clk_count_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_13 to clock_module/fast_clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.CMUX    Tshcko                0.461   clock_module/fast_clk_count<14>
                                                       clock_module/fast_clk_count_13
    SLICE_X34Y15.C4      net (fanout=3)        1.136   clock_module/fast_clk_count<13>
    SLICE_X34Y15.COUT    Topcyc                0.280   clock_module/Mcompar_n0005_cy<3>
                                                       clock_module/Mcompar_n0005_lutdi1
                                                       clock_module/Mcompar_n0005_cy<3>
    SLICE_X34Y16.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0005_cy<3>
    SLICE_X34Y16.AMUX    Tcina                 0.212   clock_module/fast_clk<26>2
                                                       clock_module/Mcompar_n0005_cy<4>
    SLICE_X37Y18.B2      net (fanout=14)       1.056   clock_module/Mcompar_n0005_cy<4>
    SLICE_X37Y18.CLK     Tas                   0.322   clock_module/fast_clk_count<23>
                                                       clock_module/fast_clk_count_18_glue_rst
                                                       clock_module/fast_clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.275ns logic, 2.195ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_4 (SLICE_X29Y39.C5), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_7 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_7 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7
    SLICE_X30Y40.B1      net (fanout=3)        1.324   clock_module/hz50m_clk_count<7>
    SLICE_X30Y40.COUT    Topcyb                0.380   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<1>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.AMUX    Tcina                 0.212   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.C5      net (fanout=14)       0.848   clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.CLK     Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (1.375ns logic, 2.175ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_7 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_7 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7
    SLICE_X30Y40.B1      net (fanout=3)        1.324   clock_module/hz50m_clk_count<7>
    SLICE_X30Y40.COUT    Topcyb                0.312   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi1
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.AMUX    Tcina                 0.212   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.C5      net (fanout=14)       0.848   clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.CLK     Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.307ns logic, 2.175ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_3 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.193ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_3 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.AMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_3
    SLICE_X30Y40.A1      net (fanout=3)        0.961   clock_module/hz50m_clk_count<3>
    SLICE_X30Y40.COUT    Topcya                0.386   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.AMUX    Tcina                 0.212   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.C5      net (fanout=14)       0.848   clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.CLK     Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.381ns logic, 1.812ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_2 (SLICE_X29Y39.B4), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_7 (FF)
  Destination:          clock_module/hz50m_clk_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_7 to clock_module/hz50m_clk_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7
    SLICE_X30Y40.B1      net (fanout=3)        1.324   clock_module/hz50m_clk_count<7>
    SLICE_X30Y40.COUT    Topcyb                0.380   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<1>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.AMUX    Tcina                 0.212   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.B4      net (fanout=14)       0.844   clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.CLK     Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_2_glue_rst
                                                       clock_module/hz50m_clk_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.375ns logic, 2.171ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_7 (FF)
  Destination:          clock_module/hz50m_clk_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_7 to clock_module/hz50m_clk_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7
    SLICE_X30Y40.B1      net (fanout=3)        1.324   clock_module/hz50m_clk_count<7>
    SLICE_X30Y40.COUT    Topcyb                0.312   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi1
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.AMUX    Tcina                 0.212   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.B4      net (fanout=14)       0.844   clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.CLK     Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_2_glue_rst
                                                       clock_module/hz50m_clk_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.307ns logic, 2.171ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_3 (FF)
  Destination:          clock_module/hz50m_clk_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_3 to clock_module/hz50m_clk_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.AMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_3
    SLICE_X30Y40.A1      net (fanout=3)        0.961   clock_module/hz50m_clk_count<3>
    SLICE_X30Y40.COUT    Topcya                0.386   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X30Y41.AMUX    Tcina                 0.212   clock_module/Mcompar_n0001_cy<4>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.B4      net (fanout=14)       0.844   clock_module/Mcompar_n0001_cy<4>
    SLICE_X29Y39.CLK     Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_2_glue_rst
                                                       clock_module/hz50m_clk_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.381ns logic, 1.808ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_0 (SLICE_X29Y41.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_26 (FF)
  Destination:          clock_module/hz50m_clk_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_26 to clock_module/hz50m_clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y41.DMUX    Tshcko                0.244   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_26
    SLICE_X29Y41.C4      net (fanout=15)       0.136   clock_module/hz50m_clk_count<26>
    SLICE_X29Y41.CLK     Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_0_glue_rst
                                                       clock_module/hz50m_clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.399ns logic, 0.136ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/fast_clk_count_15 (SLICE_X37Y16.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/fast_clk_count_25 (FF)
  Destination:          clock_module/fast_clk_count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.129 - 0.123)
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/fast_clk_count_25 to clock_module/fast_clk_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y16.DQ      Tcko                  0.198   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_25
    SLICE_X37Y16.D5      net (fanout=16)       0.218   clock_module/fast_clk_count<25>
    SLICE_X37Y16.CLK     Tah         (-Th)    -0.155   clock_module/fast_clk_count<14>
                                                       clock_module/fast_clk_count_15_glue_rst
                                                       clock_module/fast_clk_count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.353ns logic, 0.218ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/fast_clk_count_11 (SLICE_X37Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/fast_clk_count_25 (FF)
  Destination:          clock_module/fast_clk_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.129 - 0.123)
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/fast_clk_count_25 to clock_module/fast_clk_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y16.DQ      Tcko                  0.198   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_25
    SLICE_X37Y16.B5      net (fanout=16)       0.229   clock_module/fast_clk_count<25>
    SLICE_X37Y16.CLK     Tah         (-Th)    -0.155   clock_module/fast_clk_count<14>
                                                       clock_module/fast_clk_count_11_glue_rst
                                                       clock_module/fast_clk_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.353ns logic, 0.229ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: InputClock_BUFGP/BUFG/I0
  Logical resource: InputClock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: InputClock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<6>/CLK
  Logical resource: clock_module/hz50m_clk_count_3/CK
  Location pin: SLICE_X29Y39.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<6>/CLK
  Logical resource: clock_module/hz50m_clk_count_1/CK
  Location pin: SLICE_X29Y39.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock InputClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InputClock     |         |         |         |    3.592|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3348 paths, 0 nets, and 266 connections

Design statistics:
   Minimum period:   3.592ns{1}   (Maximum frequency: 278.396MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 03 13:02:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



