#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002cf7e9da1a0 .scope module, "SingleCycleDataPath" "SingleCycleDataPath" 2 197;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "insMemAddress";
    .port_info 4 /OUTPUT 1 "insMemRead";
    .port_info 5 /OUTPUT 32 "dataMemAddress";
    .port_info 6 /OUTPUT 1 "dataMemRead";
    .port_info 7 /OUTPUT 1 "dataMemWrite";
    .port_info 8 /OUTPUT 32 "dataWriteValue";
P_000002cf7ea133b0 .param/l "ADDRESS_WIDTH" 0 2 199, +C4<00000000000000000000000000100000>;
P_000002cf7ea133e8 .param/l "DATA_WIDTH" 0 2 200, +C4<00000000000000000000000000100000>;
L_000002cf7ea125d0 .functor BUFZ 6, v000002cf7ea79bc0_0, C4<000000>, C4<000000>, C4<000000>;
L_000002cf7ea12090 .functor BUFZ 16, v000002cf7ea79a80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002cf7e9f3d20 .functor BUFZ 4, L_000002cf7ea8c680, C4<0000>, C4<0000>, C4<0000>;
L_000002cf7ea8dba0 .functor BUFZ 32, v000002cf7ea771e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cf7ea8d890 .functor BUFZ 32, L_000002cf7ea12100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cf7ea76920_0 .net "ALU_out", 31 0, v000002cf7ea771e0_0;  1 drivers
v000002cf7ea77140_0 .net "ALU_result", 31 0, L_000002cf7ea8cd60;  1 drivers
L_000002cf7ea90088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002cf7ea762e0_0 .net/2u *"_ivl_12", 31 0, L_000002cf7ea90088;  1 drivers
v000002cf7ea77dc0_0 .net *"_ivl_14", 31 0, L_000002cf7ea7a160;  1 drivers
v000002cf7ea76560_0 .net *"_ivl_21", 0 0, L_000002cf7ea7a7a0;  1 drivers
v000002cf7ea769c0_0 .net *"_ivl_40", 3 0, L_000002cf7e9f3d20;  1 drivers
v000002cf7ea76ec0_0 .net *"_ivl_42", 0 0, L_000002cf7ea8cb80;  1 drivers
v000002cf7ea77820_0 .net *"_ivl_47", 29 0, L_000002cf7ea8c5e0;  1 drivers
L_000002cf7ea90358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cf7ea778c0_0 .net *"_ivl_49", 1 0, L_000002cf7ea90358;  1 drivers
v000002cf7ea76f60_0 .net *"_ivl_51", 31 0, L_000002cf7ea8c180;  1 drivers
L_000002cf7ea903a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea77960_0 .net *"_ivl_54", 30 0, L_000002cf7ea903a0;  1 drivers
L_000002cf7ea903e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea77a00_0 .net *"_ivl_64", 30 0, L_000002cf7ea903e8;  1 drivers
v000002cf7ea77000_0 .net *"_ivl_70", 0 0, L_000002cf7ea8c360;  1 drivers
v000002cf7ea79d00_0 .net *"_ivl_71", 31 0, L_000002cf7ea8bc80;  1 drivers
L_000002cf7ea90430 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea79580_0 .net *"_ivl_74", 30 0, L_000002cf7ea90430;  1 drivers
L_000002cf7ea90478 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002cf7ea7ab60_0 .net/2u *"_ivl_75", 31 0, L_000002cf7ea90478;  1 drivers
v000002cf7ea7a340_0 .net *"_ivl_77", 0 0, L_000002cf7ea8bd20;  1 drivers
v000002cf7ea79ee0_0 .net *"_ivl_83", 5 0, L_000002cf7ea8c7c0;  1 drivers
v000002cf7ea791c0_0 .net "address", 15 0, L_000002cf7ea12090;  1 drivers
v000002cf7ea79da0_0 .net "alu_input_b", 31 0, L_000002cf7ea8b460;  1 drivers
v000002cf7ea79620_0 .net "carry", 0 0, L_000002cf7ea8c400;  1 drivers
o000002cf7ea231a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002cf7ea79940_0 .net "clock", 0 0, o000002cf7ea231a8;  0 drivers
v000002cf7ea799e0_0 .net "control", 18 0, v000002cf7ea776e0_0;  1 drivers
o000002cf7ea23a78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002cf7ea79260_0 .net "data", 31 0, o000002cf7ea23a78;  0 drivers
v000002cf7ea7a840_0 .net "dataMemAddress", 31 0, L_000002cf7ea8dba0;  1 drivers
v000002cf7ea7ae80_0 .net "dataMemRead", 0 0, L_000002cf7ea8b280;  1 drivers
v000002cf7ea79300_0 .net "dataMemWrite", 0 0, L_000002cf7ea8c720;  1 drivers
v000002cf7ea79800_0 .net "dataWriteValue", 31 0, L_000002cf7ea8d890;  1 drivers
v000002cf7ea7a520_0 .net "data_1", 31 0, L_000002cf7ea12a30;  1 drivers
v000002cf7ea7af20_0 .net "data_2", 31 0, L_000002cf7ea12100;  1 drivers
v000002cf7ea7a200_0 .net "extended", 31 0, L_000002cf7ea8b500;  1 drivers
v000002cf7ea7a3e0_0 .net "funct", 5 0, L_000002cf7ea125d0;  1 drivers
v000002cf7ea7aac0_0 .net "insMemAddress", 31 0, L_000002cf7ea8b820;  1 drivers
v000002cf7ea7ad40_0 .var "insMemRead", 0 0;
o000002cf7ea23bf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002cf7ea796c0_0 .net "instruction", 31 0, o000002cf7ea23bf8;  0 drivers
o000002cf7ea22f98 .functor BUFZ 1, C4<z>; HiZ drive
v000002cf7ea793a0_0 .net "jr", 0 0, o000002cf7ea22f98;  0 drivers
v000002cf7ea7a480_0 .net "negative", 0 0, L_000002cf7ea8ccc0;  1 drivers
v000002cf7ea7ac00_0 .net "operation", 4 0, v000002cf7ea76c40_0;  1 drivers
v000002cf7ea79080_0 .net "overflow", 0 0, L_000002cf7ea8bb40;  1 drivers
v000002cf7ea7aa20_0 .net "pc", 31 0, v000002cf7ea76b00_0;  1 drivers
v000002cf7ea7a5c0_0 .net "pcPlus4", 0 0, L_000002cf7ea7a660;  1 drivers
v000002cf7ea79b20_0 .net "rd", 4 0, v000002cf7ea7aca0_0;  1 drivers
v000002cf7ea798a0_0 .net "regWrite", 0 0, L_000002cf7ea8b3c0;  1 drivers
v000002cf7ea79a80_0 .var "reg_address", 15 0;
v000002cf7ea79bc0_0 .var "reg_funct", 5 0;
v000002cf7ea79760_0 .var "reg_nextPC", 31 0;
v000002cf7ea7aca0_0 .var "reg_rd", 4 0;
v000002cf7ea7ade0_0 .var "reg_rs", 4 0;
v000002cf7ea79e40_0 .var "reg_rt", 4 0;
v000002cf7ea7a8e0_0 .var "reg_shamt", 4 0;
v000002cf7ea79120_0 .net "rs", 4 0, v000002cf7ea7ade0_0;  1 drivers
v000002cf7ea7a2a0_0 .net "rt", 4 0, v000002cf7ea79e40_0;  1 drivers
v000002cf7ea79440_0 .net "samt", 0 0, L_000002cf7ea7a0c0;  1 drivers
v000002cf7ea7a980_0 .net "shifted", 31 0, L_000002cf7ea8cc20;  1 drivers
v000002cf7ea794e0_0 .net "status_out", 3 0, L_000002cf7ea8c680;  1 drivers
v000002cf7ea79c60_0 .net "writeRegAddress", 4 0, L_000002cf7ea8b780;  1 drivers
v000002cf7ea79f80_0 .net "writeRegData", 31 0, L_000002cf7ea8b8c0;  1 drivers
v000002cf7ea7a020_0 .net "zero", 0 0, L_000002cf7ea8b320;  1 drivers
E_000002cf7ea0ea60 .event anyedge, v000002cf7ea776e0_0, v000002cf7ea7a020_0, v000002cf7ea77140_0, v000002cf7ea7a5c0_0;
E_000002cf7ea0ede0 .event anyedge, v000002cf7ea7a3e0_0, L_000002cf7ea8c7c0;
L_000002cf7ea7a0c0 .part v000002cf7ea7a8e0_0, 0, 1;
L_000002cf7ea7a160 .arith/sum 32, v000002cf7ea76b00_0, L_000002cf7ea90088;
L_000002cf7ea7a660 .part L_000002cf7ea7a160, 0, 1;
L_000002cf7ea7a700 .part o000002cf7ea23bf8, 26, 6;
L_000002cf7ea7a7a0 .part v000002cf7ea776e0_0, 12, 1;
L_000002cf7ea8b780 .functor MUXZ 5, v000002cf7ea79e40_0, v000002cf7ea7aca0_0, L_000002cf7ea7a7a0, C4<>;
L_000002cf7ea8b3c0 .part v000002cf7ea776e0_0, 0, 1;
L_000002cf7ea8c900 .part o000002cf7ea23bf8, 0, 16;
L_000002cf7ea8b5a0 .part v000002cf7ea776e0_0, 3, 3;
L_000002cf7ea8b0a0 .part o000002cf7ea23bf8, 0, 6;
L_000002cf7ea8bb40 .part L_000002cf7e9f3d20, 3, 1;
L_000002cf7ea8ccc0 .part L_000002cf7e9f3d20, 2, 1;
L_000002cf7ea8b320 .part L_000002cf7e9f3d20, 1, 1;
L_000002cf7ea8c400 .part L_000002cf7e9f3d20, 0, 1;
L_000002cf7ea8cb80 .part v000002cf7ea776e0_0, 1, 1;
L_000002cf7ea8b460 .functor MUXZ 32, L_000002cf7ea12100, L_000002cf7ea8b500, L_000002cf7ea8cb80, C4<>;
L_000002cf7ea8c5e0 .part L_000002cf7ea8b500, 0, 30;
L_000002cf7ea8cc20 .concat [ 2 30 0 0], L_000002cf7ea90358, L_000002cf7ea8c5e0;
L_000002cf7ea8c180 .concat [ 1 31 0 0], L_000002cf7ea7a660, L_000002cf7ea903a0;
L_000002cf7ea8cd60 .arith/sum 32, L_000002cf7ea8c180, L_000002cf7ea8cc20;
L_000002cf7ea8c720 .part v000002cf7ea776e0_0, 2, 1;
L_000002cf7ea8b820 .concat [ 1 31 0 0], L_000002cf7ea7a660, L_000002cf7ea903e8;
L_000002cf7ea8b280 .part v000002cf7ea776e0_0, 8, 1;
L_000002cf7ea8c360 .part v000002cf7ea776e0_0, 6, 1;
L_000002cf7ea8bc80 .concat [ 1 31 0 0], L_000002cf7ea8c360, L_000002cf7ea90430;
L_000002cf7ea8bd20 .cmp/eq 32, L_000002cf7ea8bc80, L_000002cf7ea90478;
L_000002cf7ea8b8c0 .functor MUXZ 32, v000002cf7ea771e0_0, o000002cf7ea23a78, L_000002cf7ea8bd20, C4<>;
L_000002cf7ea8c7c0 .part o000002cf7ea23bf8, 26, 6;
S_000002cf7e9da330 .scope module, "alu" "ALU" 2 337, 3 28 0, S_000002cf7e9da1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_000002cf7ea0eaa0 .param/l "DATA_WIDTH" 0 3 29, +C4<00000000000000000000000000100000>;
L_000002cf7ea12800 .functor BUFZ 1, L_000002cf7ea8b6e0, C4<0>, C4<0>, C4<0>;
v000002cf7ea0c090_0 .net *"_ivl_13", 0 0, L_000002cf7ea8b640;  1 drivers
v000002cf7ea0c4f0_0 .net *"_ivl_24", 0 0, L_000002cf7ea12800;  1 drivers
v000002cf7ea773c0_0 .net *"_ivl_3", 0 0, L_000002cf7ea8bfa0;  1 drivers
L_000002cf7ea90160 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea77e60_0 .net/2u *"_ivl_6", 32 0, L_000002cf7ea90160;  1 drivers
v000002cf7ea76ce0_0 .net *"_ivl_8", 0 0, L_000002cf7ea8ce00;  1 drivers
v000002cf7ea77460_0 .net "a", 31 0, L_000002cf7ea12a30;  alias, 1 drivers
v000002cf7ea76ba0_0 .net "b", 31 0, L_000002cf7ea12100;  alias, 1 drivers
v000002cf7ea77f00_0 .net "control", 4 0, v000002cf7ea76c40_0;  alias, 1 drivers
v000002cf7ea771e0_0 .var "out", 31 0;
v000002cf7ea77aa0_0 .net "overflow_wire", 0 0, L_000002cf7ea8b6e0;  1 drivers
v000002cf7ea76060_0 .var "result", 32 0;
L_000002cf7ea90310 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea76600_0 .net "statusIn", 3 0, L_000002cf7ea90310;  1 drivers
v000002cf7ea76380_0 .net "statusOut", 3 0, L_000002cf7ea8c680;  alias, 1 drivers
E_000002cf7ea0efe0 .event anyedge, v000002cf7ea76600_0, v000002cf7ea76ba0_0, v000002cf7ea77460_0, v000002cf7ea17870_0;
L_000002cf7ea8bfa0 .part v000002cf7ea76060_0, 32, 1;
L_000002cf7ea8ce00 .cmp/eq 33, v000002cf7ea76060_0, L_000002cf7ea90160;
L_000002cf7ea8b640 .part v000002cf7ea76060_0, 31, 1;
L_000002cf7ea8c040 .part L_000002cf7ea12a30, 31, 1;
L_000002cf7ea8c9a0 .part L_000002cf7ea12100, 31, 1;
L_000002cf7ea8b1e0 .part v000002cf7ea76060_0, 31, 1;
L_000002cf7ea8c680 .concat8 [ 1 1 1 1], L_000002cf7ea8bfa0, L_000002cf7ea8ce00, L_000002cf7ea8b640, L_000002cf7ea12800;
S_000002cf7e9ee760 .scope module, "f" "overflow" 3 78, 3 82 0, S_000002cf7e9da330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cf7ea12790 .functor OR 1, L_000002cf7ea8ca40, L_000002cf7ea8b140, C4<0>, C4<0>;
L_000002cf7ea12aa0 .functor NOT 1, L_000002cf7ea8c040, C4<0>, C4<0>, C4<0>;
L_000002cf7ea12b10 .functor NOT 1, L_000002cf7ea8c9a0, C4<0>, C4<0>, C4<0>;
L_000002cf7ea12170 .functor AND 1, L_000002cf7ea12aa0, L_000002cf7ea12b10, C4<1>, C4<1>;
L_000002cf7ea12560 .functor AND 1, L_000002cf7ea12170, L_000002cf7ea8b1e0, C4<1>, C4<1>;
L_000002cf7ea12250 .functor AND 1, L_000002cf7ea8c040, L_000002cf7ea8c9a0, C4<1>, C4<1>;
L_000002cf7ea12640 .functor NOT 1, L_000002cf7ea8b1e0, C4<0>, C4<0>, C4<0>;
L_000002cf7ea12c60 .functor AND 1, L_000002cf7ea12250, L_000002cf7ea12640, C4<1>, C4<1>;
L_000002cf7ea12480 .functor OR 1, L_000002cf7ea12560, L_000002cf7ea12c60, C4<0>, C4<0>;
v000002cf7ea17870_0 .net "ALU_CNTRL", 4 0, v000002cf7ea76c40_0;  alias, 1 drivers
v000002cf7ea18590_0 .net *"_ivl_0", 31 0, L_000002cf7ea8c2c0;  1 drivers
L_000002cf7ea90238 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea17910_0 .net *"_ivl_11", 26 0, L_000002cf7ea90238;  1 drivers
L_000002cf7ea90280 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002cf7ea17d70_0 .net/2u *"_ivl_12", 31 0, L_000002cf7ea90280;  1 drivers
v000002cf7ea16970_0 .net *"_ivl_14", 0 0, L_000002cf7ea8b140;  1 drivers
v000002cf7ea170f0_0 .net *"_ivl_16", 0 0, L_000002cf7ea12790;  1 drivers
v000002cf7ea17ff0_0 .net *"_ivl_18", 0 0, L_000002cf7ea12aa0;  1 drivers
v000002cf7ea16a10_0 .net *"_ivl_20", 0 0, L_000002cf7ea12b10;  1 drivers
v000002cf7ea179b0_0 .net *"_ivl_22", 0 0, L_000002cf7ea12170;  1 drivers
v000002cf7ea16ab0_0 .net *"_ivl_24", 0 0, L_000002cf7ea12560;  1 drivers
v000002cf7ea17e10_0 .net *"_ivl_26", 0 0, L_000002cf7ea12250;  1 drivers
v000002cf7ea17190_0 .net *"_ivl_28", 0 0, L_000002cf7ea12640;  1 drivers
L_000002cf7ea901a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cf7ea17690_0 .net *"_ivl_3", 26 0, L_000002cf7ea901a8;  1 drivers
v000002cf7ea17eb0_0 .net *"_ivl_30", 0 0, L_000002cf7ea12c60;  1 drivers
v000002cf7ea18130_0 .net *"_ivl_32", 0 0, L_000002cf7ea12480;  1 drivers
L_000002cf7ea902c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002cf7ea181d0_0 .net/2u *"_ivl_34", 0 0, L_000002cf7ea902c8;  1 drivers
L_000002cf7ea901f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002cf7ea18630_0 .net/2u *"_ivl_4", 31 0, L_000002cf7ea901f0;  1 drivers
v000002cf7ea16b50_0 .net *"_ivl_6", 0 0, L_000002cf7ea8ca40;  1 drivers
v000002cf7ea16bf0_0 .net *"_ivl_8", 31 0, L_000002cf7ea8cae0;  1 drivers
v000002cf7ea16c90_0 .net "a", 0 0, L_000002cf7ea8c040;  1 drivers
v000002cf7ea16d30_0 .net "b", 0 0, L_000002cf7ea8c9a0;  1 drivers
v000002cf7ea16dd0_0 .net "overflow", 0 0, L_000002cf7ea8b6e0;  alias, 1 drivers
v000002cf7ea0cb30_0 .net "result", 0 0, L_000002cf7ea8b1e0;  1 drivers
L_000002cf7ea8c2c0 .concat [ 5 27 0 0], v000002cf7ea76c40_0, L_000002cf7ea901a8;
L_000002cf7ea8ca40 .cmp/eq 32, L_000002cf7ea8c2c0, L_000002cf7ea901f0;
L_000002cf7ea8cae0 .concat [ 5 27 0 0], v000002cf7ea76c40_0, L_000002cf7ea90238;
L_000002cf7ea8b140 .cmp/eq 32, L_000002cf7ea8cae0, L_000002cf7ea90280;
L_000002cf7ea8b6e0 .functor MUXZ 1, L_000002cf7ea902c8, L_000002cf7ea12480, L_000002cf7ea12790, C4<>;
S_000002cf7e9eea00 .scope module, "aluctrl" "ALUControl" 2 334, 2 169 0, S_000002cf7e9da1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "operation";
    .port_info 3 /OUTPUT 1 "jr";
v000002cf7ea77b40_0 .net "aluOp", 2 0, L_000002cf7ea8b5a0;  1 drivers
v000002cf7ea76a60_0 .net "funct", 5 0, L_000002cf7ea8b0a0;  1 drivers
v000002cf7ea764c0_0 .net "jr", 0 0, o000002cf7ea22f98;  alias, 0 drivers
v000002cf7ea76c40_0 .var "operation", 4 0;
E_000002cf7ea0e160 .event anyedge, v000002cf7ea77b40_0, v000002cf7ea76a60_0;
S_000002cf7e9e3da0 .scope module, "mainControl" "Control" 2 323, 2 139 0, S_000002cf7e9da1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 19 "control";
v000002cf7ea776e0_0 .var "control", 18 0;
v000002cf7ea775a0_0 .net "opcode", 5 0, L_000002cf7ea7a700;  1 drivers
E_000002cf7ea0eae0 .event anyedge, v000002cf7ea775a0_0;
S_000002cf7e9e3f30 .scope module, "pcRegister" "Register" 2 309, 3 92 0, S_000002cf7e9da1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_000002cf7ea0e5a0 .param/l "DATA_WIDTH" 0 3 93, +C4<00000000000000000000000000100000>;
v000002cf7ea76100_0 .net "D", 31 0, v000002cf7ea79760_0;  1 drivers
v000002cf7ea76b00_0 .var "Q", 31 0;
v000002cf7ea77280_0 .net "clock", 0 0, o000002cf7ea231a8;  alias, 0 drivers
E_000002cf7ea0e1a0 .event posedge, v000002cf7ea77280_0;
S_000002cf7e9df7f0 .scope module, "rf" "RegisterFile" 2 328, 3 107 0, S_000002cf7e9da1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_000002cf7ea13cb0 .param/l "ADDRESS_WIDTH" 0 3 108, +C4<00000000000000000000000000000101>;
P_000002cf7ea13ce8 .param/l "DATA_WIDTH" 0 3 108, +C4<00000000000000000000000000100000>;
L_000002cf7ea12a30 .functor BUFZ 32, L_000002cf7ea8cf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cf7ea12100 .functor BUFZ 32, L_000002cf7ea8baa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cf7ea76d80_0 .net *"_ivl_0", 31 0, L_000002cf7ea8cf40;  1 drivers
v000002cf7ea77320_0 .net *"_ivl_10", 6 0, L_000002cf7ea8bbe0;  1 drivers
L_000002cf7ea90118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cf7ea76740_0 .net *"_ivl_13", 1 0, L_000002cf7ea90118;  1 drivers
v000002cf7ea761a0_0 .net *"_ivl_2", 6 0, L_000002cf7ea8c540;  1 drivers
L_000002cf7ea900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cf7ea77500_0 .net *"_ivl_5", 1 0, L_000002cf7ea900d0;  1 drivers
v000002cf7ea766a0_0 .net *"_ivl_8", 31 0, L_000002cf7ea8baa0;  1 drivers
v000002cf7ea77be0_0 .net "address1", 4 0, v000002cf7ea7ade0_0;  alias, 1 drivers
v000002cf7ea770a0_0 .net "address2", 4 0, v000002cf7ea79e40_0;  alias, 1 drivers
v000002cf7ea767e0_0 .net "clock", 0 0, o000002cf7ea231a8;  alias, 0 drivers
v000002cf7ea76420 .array "data", 0 32, 31 0;
v000002cf7ea77780_0 .net "outData1", 31 0, L_000002cf7ea12a30;  alias, 1 drivers
v000002cf7ea77c80_0 .net "outData2", 31 0, L_000002cf7ea12100;  alias, 1 drivers
v000002cf7ea77d20_0 .net "regWrite", 0 0, L_000002cf7ea8b3c0;  alias, 1 drivers
v000002cf7ea76240_0 .net "writeAddress", 4 0, L_000002cf7ea8b780;  alias, 1 drivers
v000002cf7ea77640_0 .net "writeData", 31 0, L_000002cf7ea8b8c0;  alias, 1 drivers
L_000002cf7ea8cf40 .array/port v000002cf7ea76420, L_000002cf7ea8c540;
L_000002cf7ea8c540 .concat [ 5 2 0 0], v000002cf7ea7ade0_0, L_000002cf7ea900d0;
L_000002cf7ea8baa0 .array/port v000002cf7ea76420, L_000002cf7ea8bbe0;
L_000002cf7ea8bbe0 .concat [ 5 2 0 0], v000002cf7ea79e40_0, L_000002cf7ea90118;
S_000002cf7e9df980 .scope module, "se" "SignExtend" 2 331, 3 130 0, S_000002cf7e9da1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_000002cf7ea138b0 .param/l "FROM_WIDTH" 0 3 131, +C4<00000000000000000000000000010000>;
P_000002cf7ea138e8 .param/l "TO_WIDTH" 0 3 131, +C4<00000000000000000000000000100000>;
v000002cf7ea76e20_0 .net "extended", 31 0, L_000002cf7ea8b500;  alias, 1 drivers
v000002cf7ea76880_0 .net "unextended", 15 0, L_000002cf7ea8c900;  1 drivers
L_000002cf7ea8b500 .extend/s 32, L_000002cf7ea8c900;
    .scope S_000002cf7e9e3f30;
T_0 ;
    %wait E_000002cf7ea0e1a0;
    %load/vec4 v000002cf7ea76100_0;
    %assign/vec4 v000002cf7ea76b00_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002cf7e9e3da0;
T_1 ;
    %wait E_000002cf7ea0eae0;
    %load/vec4 v000002cf7ea775a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 131103, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 20513, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 16707, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 6, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 2056, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 11, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 16577, 0, 19;
    %assign/vec4 v000002cf7ea776e0_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002cf7e9df7f0;
T_2 ;
    %wait E_000002cf7ea0e1a0;
    %load/vec4 v000002cf7ea77d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002cf7ea77640_0;
    %load/vec4 v000002cf7ea76240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cf7ea76420, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002cf7e9eea00;
T_3 ;
    %wait E_000002cf7ea0e160;
    %load/vec4 v000002cf7ea77b40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002cf7ea77b40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002cf7ea77b40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002cf7ea77b40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002cf7ea77b40_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v000002cf7ea76a60_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cf7ea76c40_0, 0;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002cf7e9da330;
T_4 ;
    %wait E_000002cf7ea0efe0;
    %load/vec4 v000002cf7ea77f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002cf7ea771e0_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000002cf7ea77460_0;
    %pad/u 33;
    %load/vec4 v000002cf7ea76ba0_0;
    %pad/u 33;
    %and;
    %store/vec4 v000002cf7ea76060_0, 0, 33;
    %load/vec4 v000002cf7ea76060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002cf7ea771e0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000002cf7ea77460_0;
    %pad/u 33;
    %load/vec4 v000002cf7ea76ba0_0;
    %pad/u 33;
    %or;
    %assign/vec4 v000002cf7ea76060_0, 0;
    %load/vec4 v000002cf7ea76060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002cf7ea771e0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000002cf7ea77460_0;
    %pad/u 33;
    %load/vec4 v000002cf7ea76ba0_0;
    %pad/u 33;
    %add;
    %load/vec4 v000002cf7ea76600_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v000002cf7ea76060_0, 0, 33;
    %load/vec4 v000002cf7ea76060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002cf7ea771e0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000002cf7ea77460_0;
    %pad/u 33;
    %load/vec4 v000002cf7ea76ba0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000002cf7ea76060_0, 0, 33;
    %load/vec4 v000002cf7ea76060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002cf7ea771e0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000002cf7ea77460_0;
    %load/vec4 v000002cf7ea76ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v000002cf7ea76060_0, 0, 33;
    %load/vec4 v000002cf7ea76060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002cf7ea771e0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000002cf7ea77460_0;
    %load/vec4 v000002cf7ea76ba0_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v000002cf7ea76060_0, 0, 33;
    %load/vec4 v000002cf7ea76060_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002cf7ea771e0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002cf7e9da1a0;
T_5 ;
    %wait E_000002cf7ea0ede0;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002cf7ea7ade0_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002cf7ea79e40_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000002cf7ea7aca0_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000002cf7ea7a8e0_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000002cf7ea79bc0_0, 0, 6;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002cf7ea7ade0_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002cf7ea79e40_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002cf7ea79a80_0, 0, 16;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002cf7ea7ade0_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002cf7ea79e40_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002cf7ea79a80_0, 0, 16;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002cf7ea7ade0_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002cf7ea79e40_0, 0, 5;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002cf7ea79a80_0, 0, 16;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002cf7ea796c0_0;
    %parti/s 26, 0, 2;
    %pad/u 16;
    %store/vec4 v000002cf7ea79a80_0, 0, 16;
    %jmp T_5.6;
T_5.5 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002cf7e9da1a0;
T_6 ;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v000002cf7ea79760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cf7ea7ad40_0, 0;
    %end;
    .thread T_6;
    .scope S_000002cf7e9da1a0;
T_7 ;
    %pushi/vec4 268502012, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cf7ea76420, 4, 0;
    %end;
    .thread T_7;
    .scope S_000002cf7e9da1a0;
T_8 ;
    %wait E_000002cf7ea0ea60;
    %load/vec4 v000002cf7ea799e0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v000002cf7ea7a020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002cf7ea77140_0;
    %store/vec4 v000002cf7ea79760_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002cf7ea7a5c0_0;
    %pad/u 32;
    %store/vec4 v000002cf7ea79760_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MIPSSingleCycle.v";
    "./MIPSComponents.v";
