<?xml version="1.0" encoding="UTF-8"?>
<profile>
  <RTLDesignHierarchy>
    <TopModule>
      <ModuleName>threshold_accel</ModuleName>
      <InstancesList>
        <Instance>
          <InstName>entry_proc5_U0</InstName>
          <ModuleName>entry_proc5</ModuleName>
          <ID>180</ID>
        </Instance>
        <Instance>
          <InstName>Block_entry1_proc_U0</InstName>
          <ModuleName>Block_entry1_proc</ModuleName>
          <ID>193</ID>
        </Instance>
        <Instance>
          <InstName>Array2xfMat_256_0_1080_1920_1_1_U0</InstName>
          <ModuleName>Array2xfMat_256_0_1080_1920_1_1_s</ModuleName>
          <ID>199</ID>
          <InstancesList>
            <Instance>
              <InstName>grp_Axi2Mat_fu_84</InstName>
              <ModuleName>Axi2Mat</ModuleName>
              <ID>84</ID>
              <InstancesList>
                <Instance>
                  <InstName>Axi2AxiStream_U0</InstName>
                  <ModuleName>Axi2AxiStream</ModuleName>
                  <ID>88</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_126</InstName>
                      <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</ModuleName>
                      <ID>126</ID>
                    </Instance>
                  </InstancesList>
                </Instance>
                <Instance>
                  <InstName>AxiStream2Mat_U0</InstName>
                  <ModuleName>AxiStream2Mat</ModuleName>
                  <ID>103</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>entry_proc3_U0</InstName>
                      <ModuleName>entry_proc3</ModuleName>
                      <ID>60</ID>
                    </Instance>
                    <Instance>
                      <InstName>last_blk_pxl_width_U0</InstName>
                      <ModuleName>last_blk_pxl_width</ModuleName>
                      <ID>70</ID>
                    </Instance>
                    <Instance>
                      <InstName>AxiStream2MatStream_1_U0</InstName>
                      <ModuleName>AxiStream2MatStream_1_s</ModuleName>
                      <ID>75</ID>
                      <InstancesList>
                        <Instance>
                          <InstName>grp_AxiStream2MatStream_1_Pipeline_MMIterInLoopRow_fu_62</InstName>
                          <ModuleName>AxiStream2MatStream_1_Pipeline_MMIterInLoopRow</ModuleName>
                          <ID>62</ID>
                        </Instance>
                      </InstancesList>
                    </Instance>
                  </InstancesList>
                </Instance>
              </InstancesList>
            </Instance>
          </InstancesList>
        </Instance>
        <Instance>
          <InstName>Threshold_0_0_1080_1920_1_1_1_U0</InstName>
          <ModuleName>Threshold_0_0_1080_1920_1_1_1_s</ModuleName>
          <ID>211</ID>
          <InstancesList>
            <Instance>
              <InstName>grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82</InstName>
              <ModuleName>Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop</ModuleName>
              <ID>82</ID>
            </Instance>
          </InstancesList>
        </Instance>
        <Instance>
          <InstName>xfMat2Array_256_0_1080_1920_1_1_1_U0</InstName>
          <ModuleName>xfMat2Array_256_0_1080_1920_1_1_1_s</ModuleName>
          <ID>221</ID>
          <InstancesList>
            <Instance>
              <InstName>grp_Mat2Axi_fu_62</InstName>
              <ModuleName>Mat2Axi</ModuleName>
              <ID>62</ID>
              <InstancesList>
                <Instance>
                  <InstName>addrbound_U0</InstName>
                  <ModuleName>addrbound</ModuleName>
                  <ID>96</ID>
                </Instance>
                <Instance>
                  <InstName>Mat2AxiStream_U0</InstName>
                  <ModuleName>Mat2AxiStream</ModuleName>
                  <ID>104</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>entry_proc_U0</InstName>
                      <ModuleName>entry_proc</ModuleName>
                      <ID>74</ID>
                    </Instance>
                    <Instance>
                      <InstName>last_blk_pxl_width_1_U0</InstName>
                      <ModuleName>last_blk_pxl_width_1</ModuleName>
                      <ID>84</ID>
                    </Instance>
                    <Instance>
                      <InstName>MatStream2AxiStream_1_U0</InstName>
                      <ModuleName>MatStream2AxiStream_1_s</ModuleName>
                      <ID>89</ID>
                      <InstancesList>
                        <Instance>
                          <InstName>grp_MatStream2AxiStream_1_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                          <ModuleName>MatStream2AxiStream_1_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                          <ID>79</ID>
                        </Instance>
                      </InstancesList>
                    </Instance>
                  </InstancesList>
                </Instance>
                <Instance>
                  <InstName>entry_proc4_U0</InstName>
                  <ModuleName>entry_proc4</ModuleName>
                  <ID>115</ID>
                </Instance>
                <Instance>
                  <InstName>Mat2Axi_Block_entry24_proc_U0</InstName>
                  <ModuleName>Mat2Axi_Block_entry24_proc</ModuleName>
                  <ID>122</ID>
                </Instance>
                <Instance>
                  <InstName>AxiStream2Axi_U0</InstName>
                  <ModuleName>AxiStream2Axi</ModuleName>
                  <ID>127</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73</InstName>
                      <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                      <ID>73</ID>
                    </Instance>
                  </InstancesList>
                </Instance>
              </InstancesList>
            </Instance>
          </InstancesList>
        </Instance>
      </InstancesList>
    </TopModule>
  </RTLDesignHierarchy>
  <ModuleInformation>
    <Module>
      <Name>entry_proc5</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3</FF>
          <LUT>47</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_full_n</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_out</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_write</name>
          <Object>entry_proc5</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out</name>
          <Object>img_out</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_din</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_num_data_valid</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_fifo_cap</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_full_n</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_write</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh</name>
          <Object>thresh</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_c_din</name>
          <Object>thresh_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_c_num_data_valid</name>
          <Object>thresh_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_c_fifo_cap</name>
          <Object>thresh_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_c_full_n</name>
          <Object>thresh_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_c_write</name>
          <Object>thresh_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval</name>
          <Object>maxval</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_c_din</name>
          <Object>maxval_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_c_num_data_valid</name>
          <Object>maxval_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_c_fifo_cap</name>
          <Object>maxval_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_c_full_n</name>
          <Object>maxval_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_c_write</name>
          <Object>maxval_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Block_entry1_proc</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>0</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>130</FF>
          <LUT>47</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_0</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_1</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_2</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_3</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>33</Average-caseLatency>
          <Worst-caseLatency>63</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.420 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 63</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>279</FF>
          <LUT>97</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_din</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_num_data_valid</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_fifo_cap</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_full_n</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_write</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln1022</name>
          <Object>sext_ln1022</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>59</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_addrbound_V</name>
          <Object>cols_addrbound_V</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>17</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Axi2AxiStream</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>78</Best-caseLatency>
          <Average-caseLatency>107</Average-caseLatency>
          <Worst-caseLatency>137</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.713 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.913 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>78 ~ 137</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>433</FF>
          <LUT>722</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_full_n</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_out</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_write</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_din</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_num_data_valid</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_fifo_cap</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_full_n</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_write</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_din</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_num_data_valid</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_fifo_cap</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_full_n</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_write</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_din</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_num_data_valid</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_fifo_cap</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_full_n</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_write</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>entry_proc3</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2</FF>
          <LUT>47</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_num_data_valid</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_fifo_cap</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_din</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_num_data_valid</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_fifo_cap</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_full_n</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_write</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_dout</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_num_data_valid</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_fifo_cap</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_empty_n</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_read</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_din</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_num_data_valid</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_fifo_cap</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_full_n</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_write</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>last_blk_pxl_width</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3</FF>
          <LUT>20</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>return_r</name>
          <Object>return_r</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2MatStream_1_Pipeline_MMIterInLoopRow</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.74</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>1036803</Average-caseLatency>
          <Worst-caseLatency>2073603</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>6.912 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 2073603</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>684</FF>
          <LUT>6570</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2MatStream&lt;1>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2MatStream&lt;1>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2MatStream&lt;1>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2MatStream&lt;1>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2MatStream&lt;1>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2MatStream&lt;1>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_din</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_num_data_valid</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_fifo_cap</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_full_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_write</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>bound</name>
          <Object>bound</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln1075</name>
          <Object>sext_ln1075</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>5</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_load</name>
          <Object>cols_bound_per_npc_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sub</name>
          <Object>sub</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width_load</name>
          <Object>last_blk_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sub3</name>
          <Object>sub3</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>add_ln1075</name>
          <Object>add_ln1075</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2MatStream_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.74</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>6</Best-caseLatency>
          <Average-caseLatency>1036805</Average-caseLatency>
          <Worst-caseLatency>2073605</Worst-caseLatency>
          <Best-caseRealTimeLatency>40.002 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>6.912 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>6 ~ 2073605</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>844</FF>
          <LUT>6741</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2MatStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_din</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_num_data_valid</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_fifo_cap</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_full_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_write</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_num_data_valid</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_fifo_cap</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_dout</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_num_data_valid</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_fifo_cap</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_empty_n</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_read</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width</name>
          <Object>last_blk_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2Mat</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.74</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>7</Best-caseLatency>
          <Average-caseLatency>1036806</Average-caseLatency>
          <Worst-caseLatency>2073606</Worst-caseLatency>
          <Best-caseRealTimeLatency>46.669 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>6.912 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>7 ~ 2073606</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1148</FF>
          <LUT>7039</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_din</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_full_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_write</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_dout</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_empty_n</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_read</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Axi2Mat</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>80</Best-caseLatency>
          <Average-caseLatency>1036879</Average-caseLatency>
          <Worst-caseLatency>2073679</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>6.913 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>79 ~ 2073606</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1878</FF>
          <LUT>7964</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din_ap_vld</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_din</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_full_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_write</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_ap_vld</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_ap_vld</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Array2xfMat_256_0_1080_1920_1_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>82</Best-caseLatency>
          <Average-caseLatency>1036881</Average-caseLatency>
          <Worst-caseLatency>2073681</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.547 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>6.913 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>82 ~ 2073681</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1885</FF>
          <LUT>8044</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Array2xfMat&lt;256, 0, 1080, 1920, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>srcPtr</name>
          <Object>srcPtr</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read1</name>
          <Object>p_read1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_din</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_num_data_valid</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_fifo_cap</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_full_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_write</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_rows_c_din</name>
          <Object>in_mat_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_rows_c_num_data_valid</name>
          <Object>in_mat_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_rows_c_fifo_cap</name>
          <Object>in_mat_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_rows_c_full_n</name>
          <Object>in_mat_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_rows_c_write</name>
          <Object>in_mat_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_cols_c_din</name>
          <Object>in_mat_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_cols_c_num_data_valid</name>
          <Object>in_mat_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_cols_c_fifo_cap</name>
          <Object>in_mat_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_cols_c_full_n</name>
          <Object>in_mat_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_cols_c_write</name>
          <Object>in_mat_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.08</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>1923</Best-caseLatency>
          <Average-caseLatency>1923</Average-caseLatency>
          <Worst-caseLatency>1923</Worst-caseLatency>
          <Best-caseRealTimeLatency>12.821 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>12.821 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>12.821 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>1923</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>29</FF>
          <LUT>113</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1>_Pipeline_colLoop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1>_Pipeline_colLoop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1>_Pipeline_colLoop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1>_Pipeline_colLoop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1>_Pipeline_colLoop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1>_Pipeline_colLoop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_dout</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_num_data_valid</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_fifo_cap</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_empty_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_read</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_din</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_num_data_valid</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_fifo_cap</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_full_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_write</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>width</name>
          <Object>width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_V</name>
          <Object>thresh_V</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_load</name>
          <Object>maxval_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Threshold_0_0_1080_1920_1_1_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.08</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>2079001</Best-caseLatency>
          <Average-caseLatency>2079001</Average-caseLatency>
          <Worst-caseLatency>2079001</Worst-caseLatency>
          <Best-caseRealTimeLatency>13.861 ms</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.861 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.861 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>2079001</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>95</FF>
          <LUT>240</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Threshold&lt;0, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_dout</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_num_data_valid</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_fifo_cap</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_empty_n</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_read</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_dout</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_num_data_valid</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_fifo_cap</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_empty_n</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_read</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_dout</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_num_data_valid</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_fifo_cap</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_empty_n</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>in_mat_data1_read</name>
          <Object>in_mat_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_din</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_num_data_valid</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_fifo_cap</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_full_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_write</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_dout</name>
          <Object>thresh</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_num_data_valid</name>
          <Object>thresh</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_fifo_cap</name>
          <Object>thresh</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_empty_n</name>
          <Object>thresh</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>thresh_read</name>
          <Object>thresh</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_dout</name>
          <Object>maxval</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_num_data_valid</name>
          <Object>maxval</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_fifo_cap</name>
          <Object>maxval</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_empty_n</name>
          <Object>maxval</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>maxval_read</name>
          <Object>maxval</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>entry_proc4</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2</FF>
          <LUT>20</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout</name>
          <Object>dout</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_din</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_num_data_valid</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_fifo_cap</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_full_n</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_write</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>addrbound</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.084</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>2</Best-caseLatency>
          <Average-caseLatency>2</Average-caseLatency>
          <Worst-caseLatency>2</Worst-caseLatency>
          <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.334 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.334 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>2</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>21</FF>
          <LUT>72</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_channel</name>
          <Object>p_channel</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>17</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Mat2Axi_Block_entry24_proc</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>19</FF>
          <LUT>20</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>17</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>axibound_V_1</name>
          <Object>axibound_V_1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>17</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>entry_proc</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2</FF>
          <LUT>29</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_din</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_num_data_valid</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_fifo_cap</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_full_n</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_write</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_din</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_num_data_valid</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_fifo_cap</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_full_n</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_write</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>last_blk_pxl_width_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3</FF>
          <LUT>20</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>return_r</name>
          <Object>return_r</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>MatStream2AxiStream_1_Pipeline_MMIterOutRow_MMIterOutCol</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>2.877</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>518403</Average-caseLatency>
          <Worst-caseLatency>2073603</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 2073603</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>357</FF>
          <LUT>3682</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>MatStream2AxiStream&lt;1>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>MatStream2AxiStream&lt;1>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>MatStream2AxiStream&lt;1>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>MatStream2AxiStream&lt;1>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>MatStream2AxiStream&lt;1>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>MatStream2AxiStream&lt;1>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_dout</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_num_data_valid</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_fifo_cap</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_empty_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_read</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_din</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_full_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_write</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>bound</name>
          <Object>bound</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>strideBased_cols_bound_per_npc_V</name>
          <Object>strideBased_cols_bound_per_npc_V</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>op2_assign</name>
          <Object>op2_assign</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width_load</name>
          <Object>last_blk_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_load</name>
          <Object>cols_bound_per_npc_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>localbuffer_V_3_out</name>
          <Object>localbuffer_V_3_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>localbuffer_V_3_out_ap_vld</name>
          <Object>localbuffer_V_3_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>filled_V_1_out</name>
          <Object>filled_V_1_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>9</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>filled_V_1_out_ap_vld</name>
          <Object>filled_V_1_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>MatStream2AxiStream_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>2.877</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>9</Best-caseLatency>
          <Average-caseLatency>518408</Average-caseLatency>
          <Worst-caseLatency>2073608</Worst-caseLatency>
          <Best-caseRealTimeLatency>60.003 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>9 ~ 2073608</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>481</FF>
          <LUT>3841</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>MatStream2AxiStream&lt;1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_dout</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_num_data_valid</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_fifo_cap</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_empty_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_read</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_din</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_full_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_write</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_num_data_valid</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_fifo_cap</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_dout</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_num_data_valid</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_fifo_cap</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_empty_n</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_read</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width</name>
          <Object>last_blk_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Mat2AxiStream</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>2.877</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>10</Best-caseLatency>
          <Average-caseLatency>518409</Average-caseLatency>
          <Worst-caseLatency>2073609</Worst-caseLatency>
          <Best-caseRealTimeLatency>66.670 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>10 ~ 2073609</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>785</FF>
          <LUT>4121</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>out_mat_data2_dout</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_empty_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_read</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_din</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_full_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_write</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_ap_vld</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_ap_vld</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>32403</Average-caseLatency>
          <Worst-caseLatency>64803</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.216 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 64803</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>279</FF>
          <LUT>99</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WSTRB</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RFIFONUM</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln1380</name>
          <Object>sext_ln1380</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>59</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>17</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2Axi</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>75</Best-caseLatency>
          <Average-caseLatency>32474</Average-caseLatency>
          <Worst-caseLatency>64874</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.217 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.433 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>75 ~ 64874</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>412</FF>
          <LUT>669</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WSTRB</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RFIFONUM</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_dout</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_num_data_valid</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_fifo_cap</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_empty_n</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_read</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>17</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Mat2Axi</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>79</Best-caseLatency>
          <Average-caseLatency>518409</Average-caseLatency>
          <Worst-caseLatency>2073609</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.527 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>76 ~ 2073609</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1638</FF>
          <LUT>5213</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>out_mat_data2_dout</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_empty_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_read</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WSTRB</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RFIFONUM</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout</name>
          <Object>dout</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_ap_vld</name>
          <Object>dout</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_ap_vld</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_ap_vld</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xfMat2Array_256_0_1080_1920_1_1_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>81</Best-caseLatency>
          <Average-caseLatency>518411</Average-caseLatency>
          <Worst-caseLatency>2073611</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>81 ~ 2073611</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1725</FF>
          <LUT>5293</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xfMat2Array&lt;256, 0, 1080, 1920, 1, 1, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read1</name>
          <Object>p_read1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_dout</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_num_data_valid</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_fifo_cap</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_empty_n</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_mat_data2_read</name>
          <Object>out_mat_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WSTRB</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RFIFONUM</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_dout</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_num_data_valid</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_fifo_cap</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_empty_n</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_read</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>threshold_accel</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>2079007</Best-caseLatency>
          <Average-caseLatency>2079007</Average-caseLatency>
          <Worst-caseLatency>2079007</Worst-caseLatency>
          <Best-caseRealTimeLatency>13.861 ms</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.861 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.861 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>2079002</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>0</BRAM_18K>
          <FF>7375</FF>
          <LUT>18454</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>s_axi_control_AWVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>7</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WSTRB</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>7</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>threshold_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst_n</name>
          <Object>threshold_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>interrupt</name>
          <Object>threshold_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_AWUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WSTRB</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_WUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARADDR</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLEN</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARSIZE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARBURST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARLOCK</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARCACHE</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARPROT</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARQOS</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARREGION</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_ARUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RDATA</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>256</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RLAST</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_RRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BVALID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BREADY</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BRESP</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BID</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem2_BUSER</name>
          <Object>gmem2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
  </ModuleInformation>
  <FIFOInformation>
    <FIFOInst>
      <Name>ldata_U</Name>
      <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>ldata_U</Name>
      <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>in_mat_data_U</Name>
      <ParentInst/>
      <StaticDepth>1</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>out_mat_data_U</Name>
      <ParentInst/>
      <StaticDepth>1</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
  </FIFOInformation>
</profile>
