# Summary

Date : 2023-05-18 17:57:00

Directory e:\\2023IC\\rtl_workspace\\cnn_fpga\\source

Total : 28 files,  1673 codes, 53 comments, 160 blanks, all 1886 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Verilog | 26 | 1,547 | 53 | 142 | 1,742 |
| Markdown | 2 | 126 | 0 | 18 | 144 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 28 | 1,673 | 53 | 160 | 1,886 |
| . (Files) | 2 | 126 | 0 | 18 | 144 |
| rtl | 20 | 665 | 35 | 89 | 789 |
| rtl\\ControlUnit | 1 | 53 | 0 | 12 | 65 |
| rtl\\ConvUnit | 5 | 373 | 31 | 49 | 453 |
| rtl\\DRMUnit | 13 | 232 | 4 | 25 | 261 |
| rtl\\DRMUnit (Files) | 2 | 178 | 0 | 7 | 185 |
| rtl\\DRMUnit\\BiasMemoryUnit | 4 | 0 | 0 | 4 | 4 |
| rtl\\DRMUnit\\FeatureMapMemoryUnit | 4 | 0 | 0 | 4 | 4 |
| rtl\\DRMUnit\\WeightMemoryUnit | 3 | 54 | 4 | 10 | 68 |
| rtl\\PostProcessUnit | 1 | 7 | 0 | 3 | 10 |
| rtl_old | 4 | 624 | 18 | 23 | 665 |
| sim | 2 | 258 | 0 | 30 | 288 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)