#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul 14 15:51:00 2022
# Process ID: 24451
# Current directory: /home/muheet/uart_afi/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/uart_afi/nova_project/vivado.log
# Journal file: /home/muheet/uart_afi/nova_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/muheet/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/muheet/.Xilinx/Vivado/Vivado_init.tcl" line 1)
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 7601.383 ; gain = 77.234 ; free physical = 3350 ; free virtual = 20736
open_bd_design {/home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd}
Reading block design file </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>...
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_2
Successfully read diagram <nova_project> from block design file </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd>
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000000000000} CONFIG.M01_A00_BASE_ADDR {0x0000000090000000}] [get_bd_cells axi_crossbar_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000000000000} CONFIG.M01_A00_BASE_ADDR {0x0000000090000000}] [get_bd_cells axi_crossbar_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
endgroup
save_bd_design
Wrote  : </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/nova_project.bd> 
Wrote  : </home/muheet/uart_afi/nova_project/nova_project.srcs/sources_1/bd/nova_project/ui/bd_a3b58cc6.ui> 
startgroup
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 15:57:30 2022...
