#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fefb3415a80 .scope module, "SchematicMisterioso_tb" "SchematicMisterioso_tb" 2 2;
 .timescale -9 -9;
v0x7fefb3429380_0 .var "clk", 0 0;
v0x7fefb3429490_0 .var "clrn", 0 0;
v0x7fefb34295a0_0 .var "d", 2 0;
v0x7fefb3429630_0 .var "di", 0 0;
v0x7fefb34296c0_0 .net "do", 0 0, L_0x7fefb342a180;  1 drivers
v0x7fefb3429750_0 .var "load", 0 0;
v0x7fefb3429860_0 .net "q", 2 0, L_0x7fefb342a060;  1 drivers
S_0x7fefb3413e70 .scope module, "SM" "SchematicMisterioso" 2 7, 3 3 0, S_0x7fefb3415a80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d"
    .port_info 1 /INPUT 1 "di"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "clrn"
    .port_info 5 /OUTPUT 3 "q"
    .port_info 6 /OUTPUT 1 "do"
v0x7fefb3428bf0_0 .net "clk", 0 0, v0x7fefb3429380_0;  1 drivers
v0x7fefb3428c90_0 .net "clrn", 0 0, v0x7fefb3429490_0;  1 drivers
v0x7fefb3428d30_0 .net "d", 2 0, v0x7fefb34295a0_0;  1 drivers
v0x7fefb3428dc0_0 .net "di", 0 0, v0x7fefb3429630_0;  1 drivers
v0x7fefb3428e70_0 .net "do", 0 0, L_0x7fefb342a180;  alias, 1 drivers
v0x7fefb3428f40_0 .net "load", 0 0, v0x7fefb3429750_0;  1 drivers
v0x7fefb3428fd0_0 .net "mout1", 0 0, L_0x7fefb34298f0;  1 drivers
v0x7fefb34290a0_0 .net "mout2", 0 0, L_0x7fefb3429ab0;  1 drivers
v0x7fefb3429170_0 .net "mout3", 0 0, L_0x7fefb3429d50;  1 drivers
v0x7fefb3429280_0 .net "q", 2 0, L_0x7fefb342a060;  alias, 1 drivers
L_0x7fefb3429990 .part v0x7fefb34295a0_0, 2, 1;
L_0x7fefb3429b50 .part L_0x7fefb342a060, 2, 1;
L_0x7fefb3429c70 .part v0x7fefb34295a0_0, 1, 1;
L_0x7fefb3429df0 .part L_0x7fefb342a060, 1, 1;
L_0x7fefb3429ed0 .part v0x7fefb34295a0_0, 0, 1;
L_0x7fefb342a060 .concat8 [ 1 1 1 0], v0x7fefb3427bc0_0, v0x7fefb3427670_0, v0x7fefb3427140_0;
L_0x7fefb342a180 .part L_0x7fefb342a060, 0, 1;
S_0x7fefb3415300 .scope module, "d1" "DFF" 3 12, 4 1 0, S_0x7fefb3413e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /OUTPUT 1 "q"
v0x7fefb3415090_0 .net "clk", 0 0, v0x7fefb3429380_0;  alias, 1 drivers
v0x7fefb3426ff0_0 .net "clrn", 0 0, v0x7fefb3429490_0;  alias, 1 drivers
v0x7fefb3427090_0 .net "d", 0 0, L_0x7fefb34298f0;  alias, 1 drivers
v0x7fefb3427140_0 .var "q", 0 0;
E_0x7fefb3415460 .event posedge, v0x7fefb3415090_0;
S_0x7fefb3427240 .scope module, "d2" "DFF" 3 14, 4 1 0, S_0x7fefb3413e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /OUTPUT 1 "q"
v0x7fefb3427460_0 .net "clk", 0 0, v0x7fefb3429380_0;  alias, 1 drivers
v0x7fefb3427510_0 .net "clrn", 0 0, v0x7fefb3429490_0;  alias, 1 drivers
v0x7fefb34275c0_0 .net "d", 0 0, L_0x7fefb3429ab0;  alias, 1 drivers
v0x7fefb3427670_0 .var "q", 0 0;
S_0x7fefb3427750 .scope module, "d3" "DFF" 3 16, 4 1 0, S_0x7fefb3413e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /OUTPUT 1 "q"
v0x7fefb3427980_0 .net "clk", 0 0, v0x7fefb3429380_0;  alias, 1 drivers
v0x7fefb3427a50_0 .net "clrn", 0 0, v0x7fefb3429490_0;  alias, 1 drivers
v0x7fefb3427b30_0 .net "d", 0 0, L_0x7fefb3429d50;  alias, 1 drivers
v0x7fefb3427bc0_0 .var "q", 0 0;
S_0x7fefb3427c90 .scope module, "m1" "mux2_1" 3 11, 5 1 0, S_0x7fefb3413e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_0"
    .port_info 1 /INPUT 1 "d_1"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 1 "out"
v0x7fefb3427ea0_0 .net "d_0", 0 0, v0x7fefb3429630_0;  alias, 1 drivers
v0x7fefb3427f50_0 .net "d_1", 0 0, L_0x7fefb3429990;  1 drivers
v0x7fefb3427ff0_0 .net "out", 0 0, L_0x7fefb34298f0;  alias, 1 drivers
v0x7fefb34280c0_0 .net "selector", 0 0, v0x7fefb3429750_0;  alias, 1 drivers
L_0x7fefb34298f0 .functor MUXZ 1, v0x7fefb3429630_0, L_0x7fefb3429990, v0x7fefb3429750_0, C4<>;
S_0x7fefb34281a0 .scope module, "m2" "mux2_1" 3 13, 5 1 0, S_0x7fefb3413e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_0"
    .port_info 1 /INPUT 1 "d_1"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 1 "out"
v0x7fefb34283f0_0 .net "d_0", 0 0, L_0x7fefb3429b50;  1 drivers
v0x7fefb3428480_0 .net "d_1", 0 0, L_0x7fefb3429c70;  1 drivers
v0x7fefb3428520_0 .net "out", 0 0, L_0x7fefb3429ab0;  alias, 1 drivers
v0x7fefb34285f0_0 .net "selector", 0 0, v0x7fefb3429750_0;  alias, 1 drivers
L_0x7fefb3429ab0 .functor MUXZ 1, L_0x7fefb3429b50, L_0x7fefb3429c70, v0x7fefb3429750_0, C4<>;
S_0x7fefb34286d0 .scope module, "m3" "mux2_1" 3 15, 5 1 0, S_0x7fefb3413e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_0"
    .port_info 1 /INPUT 1 "d_1"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 1 "out"
v0x7fefb34288e0_0 .net "d_0", 0 0, L_0x7fefb3429df0;  1 drivers
v0x7fefb3428990_0 .net "d_1", 0 0, L_0x7fefb3429ed0;  1 drivers
v0x7fefb3428a30_0 .net "out", 0 0, L_0x7fefb3429d50;  alias, 1 drivers
v0x7fefb3428b00_0 .net "selector", 0 0, v0x7fefb3429750_0;  alias, 1 drivers
L_0x7fefb3429d50 .functor MUXZ 1, L_0x7fefb3429df0, L_0x7fefb3429ed0, v0x7fefb3429750_0, C4<>;
    .scope S_0x7fefb3415300;
T_0 ;
    %wait E_0x7fefb3415460;
    %load/vec4 v0x7fefb3426ff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefb3427140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fefb3427090_0;
    %assign/vec4 v0x7fefb3427140_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fefb3427240;
T_1 ;
    %wait E_0x7fefb3415460;
    %load/vec4 v0x7fefb3427510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefb3427670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fefb34275c0_0;
    %assign/vec4 v0x7fefb3427670_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fefb3427750;
T_2 ;
    %wait E_0x7fefb3415460;
    %load/vec4 v0x7fefb3427a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefb3427bc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fefb3427b30_0;
    %assign/vec4 v0x7fefb3427bc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fefb3415a80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefb3429380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefb3429630_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fefb34295a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefb3429490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefb3429750_0, 0, 1;
    %vpi_call 2 14 "$monitor", "%d ns:  d=%b  di=%b  load=%b  clk=%b  clrn=%b  q=%b  do=%b", $time, v0x7fefb34295a0_0, v0x7fefb3429630_0, v0x7fefb3429750_0, v0x7fefb3429380_0, v0x7fefb3429490_0, v0x7fefb3429860_0, v0x7fefb34296c0_0 {0 0 0};
    %delay 9, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fefb3415a80;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7fefb3429380_0;
    %nor/r;
    %store/vec4 v0x7fefb3429380_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fefb3415a80;
T_5 ;
    %delay 8, 0;
    %load/vec4 v0x7fefb3429750_0;
    %nor/r;
    %store/vec4 v0x7fefb3429750_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fefb3415a80;
T_6 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefb3429490_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fefb3415a80;
T_7 ;
    %vpi_call 2 22 "$dumpfile", "SM.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "SchematicMisterioso_tb.v";
    "SchematicMisterioso.v";
    "./DFF.v";
    "./mux_2_1.v";
