<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1279" height="800" x="1" y="58" />
 <systemtable
   filter="intel_pcie_ptile_mcdma_0.rx_pio_master"
   showAvalonDomains="1"
   showClockDomains="0"
   showResetDomains="0" />
 <library expandedCategories="Existing IP Variants,Library,Project" />
 <generation
   path=""
   simulation="VHDL"
   vcs="0"
   synthesis="VHDL"
   modelsim="1"
   clear_previous="1" />
</preferences>
