Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date              : Sat Jul 24 19:35:05 2021
| Host              : ad2039 running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.15 10-03-2017
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0               164272        0.010        0.000                      0               164252        0.164        0.000                       0                 62353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                    ------------           ----------      --------------
clk_pl_0                                 {0.000 10.001}         20.002          49.995          
  clk_out1_design_1_clk_wiz_1_0          {0.000 10.001}         20.002          49.995          
  clk_out4_design_1_clk_wiz_1_0          {0.000 1.667}          3.334           299.970         
  clk_out5_design_1_clk_wiz_1_0          {0.000 2.500}          5.001           199.980         
    GEN_PLL_IN_IP_USP.pll0_clkout0       {0.000 2.667}          5.334           187.481         
    GEN_PLL_IN_IP_USP.pll0_clkout0_1     {0.000 2.667}          5.334           187.481         
    clkoutphy_out                        {0.000 0.333}          0.667           1499.849        
      clkoutphy_out_DIV                  {0.000 2.667}          5.334           187.481         
    clkoutphy_out_1                      {0.000 0.333}          0.667           1499.849        
      clkoutphy_out_1_DIV                {0.000 2.667}          5.334           187.481         
  clkfbout_design_1_clk_wiz_1_0          {0.000 10.001}         20.002          49.995          
csi_mipi_phy_if0_clk_p                   {0.000 0.695}          1.389           719.942         
  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {0.000 2.778}          5.556           179.986         
csi_mipi_phy_if1_clk_p                   {0.000 0.695}          1.389           719.942         
  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {0.000 2.778}          5.556           179.986         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                   9.551        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0               14.137        0.000                      0                 6394        0.011        0.000                      0                 6394        8.499        0.000                       0                  2952  
  clk_out4_design_1_clk_wiz_1_0                0.206        0.000                      0               151824        0.010        0.000                      0               151824        0.165        0.000                       0                 57049  
  clk_out5_design_1_clk_wiz_1_0                2.680        0.000                      0                 1292        0.017        0.000                      0                 1292        0.769        0.000                       0                   740  
    GEN_PLL_IN_IP_USP.pll0_clkout0             4.358        0.000                      0                   16        0.057        0.000                      0                   16        2.392        0.000                       0                    12  
    GEN_PLL_IN_IP_USP.pll0_clkout0_1           3.573        0.000                      0                   16        0.051        0.000                      0                   16        2.392        0.000                       0                    12  
    clkoutphy_out                                                                                                                                                                          0.164        0.000                       0                     3  
    clkoutphy_out_1                                                                                                                                                                        0.164        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                           18.712        0.000                       0                     3  
csi_mipi_phy_if0_clk_p                                                                                                                                                                     0.405        0.000                       0                     1  
  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT        2.615        0.000                      0                 1745        0.019        0.000                      0                 1745        2.016        0.000                       0                   788  
csi_mipi_phy_if1_clk_p                                                                                                                                                                     0.405        0.000                       0                     1  
  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT        2.956        0.000                      0                 1745        0.022        0.000                      0                 1745        2.016        0.000                       0                   788  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  clk_out4_design_1_clk_wiz_1_0                5.063        0.000                      0                    5                                                                        
csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  clk_out4_design_1_clk_wiz_1_0                5.063        0.000                      0                    5                                                                        
clk_out4_design_1_clk_wiz_1_0          csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT        2.972        0.000                      0                    5                                                                        
clk_out4_design_1_clk_wiz_1_0          csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT        2.828        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_design_1_clk_wiz_1_0          clk_out1_design_1_clk_wiz_1_0               18.911        0.000                      0                   78        0.111        0.000                      0                   78  
**async_default**                      clk_out4_design_1_clk_wiz_1_0          clk_out4_design_1_clk_wiz_1_0                1.958        0.000                      0                  480        0.111        0.000                      0                  480  
**async_default**                      clk_out5_design_1_clk_wiz_1_0          clk_out5_design_1_clk_wiz_1_0                3.008        0.000                      0                  136        0.108        0.000                      0                  136  
**async_default**                      csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT        3.882        0.000                      0                  263        0.138        0.000                      0                  263  
**async_default**                      csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT        4.000        0.000                      0                  263        0.110        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 10.001 }
Period(ns):         20.002
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.002      18.931     MMCM_X0Y2  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         10.001      9.551      MMCM_X0Y2  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         10.001      9.551      MMCM_X0Y2  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         10.001      9.551      MMCM_X0Y2  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         10.001      9.551      MMCM_X0Y2  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.137ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.107ns (1.919%)  route 5.470ns (98.081%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 21.411 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.865ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.387     6.881    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.803    21.411    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]/C
                         clock pessimism             -0.232    21.179    
                         clock uncertainty           -0.087    21.092    
    SLICE_X49Y33         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    21.018    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.018    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                 14.137    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.107ns (1.920%)  route 5.467ns (98.080%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 21.410 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.865ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.384     6.878    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_bvalid_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.802    21.410    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_bvalid_reg/C
                         clock pessimism             -0.232    21.178    
                         clock uncertainty           -0.087    21.091    
    SLICE_X49Y33         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    21.017    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.107ns (1.920%)  route 5.467ns (98.080%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 21.410 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.865ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.384     6.878    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.802    21.410    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[3]/C
                         clock pessimism             -0.232    21.178    
                         clock uncertainty           -0.087    21.091    
    SLICE_X49Y33         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    21.017    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.107ns (1.920%)  route 5.467ns (98.080%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 21.410 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.865ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.384     6.878    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.802    21.410    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X49Y33         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[5]/C
                         clock pessimism             -0.232    21.178    
                         clock uncertainty           -0.087    21.091    
    SLICE_X49Y33         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    21.017    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.107ns (1.917%)  route 5.476ns (98.083%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 21.422 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.865ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.393     6.887    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X46Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.814    21.422    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X46Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[2]/C
                         clock pessimism             -0.232    21.190    
                         clock uncertainty           -0.087    21.103    
    SLICE_X46Y31         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    21.029    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.029    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.107ns (1.917%)  route 5.476ns (98.083%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 21.422 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.865ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.393     6.887    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X46Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.814    21.422    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X46Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]/C
                         clock pessimism             -0.232    21.190    
                         clock uncertainty           -0.087    21.103    
    SLICE_X46Y31         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    21.029    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.029    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/HSC2R_CDC[0].hsc2r_vld_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.107ns (1.948%)  route 5.387ns (98.052%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 21.334 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.865ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.304     6.798    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/SS[0]
    SLICE_X68Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/HSC2R_CDC[0].hsc2r_vld_out_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.726    21.334    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/s_axi_aclk
    SLICE_X68Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/HSC2R_CDC[0].hsc2r_vld_out_reg[0]/C
                         clock pessimism             -0.232    21.102    
                         clock uncertainty           -0.087    21.015    
    SLICE_X68Y34         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    20.941    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/HSC2R_CDC[0].hsc2r_vld_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/ier_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.107ns (1.926%)  route 5.448ns (98.074%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 21.395 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.865ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.365     6.859    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aresetn
    SLICE_X55Y36         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/ier_reg[21]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.787    21.395    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X55Y36         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/ier_reg[21]/C
                         clock pessimism             -0.232    21.163    
                         clock uncertainty           -0.087    21.076    
    SLICE_X55Y36         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    21.002    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/ier_reg[21]
  -------------------------------------------------------------------
                         required time                         21.002    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.144ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.107ns (1.944%)  route 5.397ns (98.056%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 21.345 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.865ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.314     6.808    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/SS[0]
    SLICE_X67Y38         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.737    21.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/s_axi_aclk
    SLICE_X67Y38         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[0]/C
                         clock pessimism             -0.232    21.113    
                         clock uncertainty           -0.087    21.026    
    SLICE_X67Y38         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    20.952    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.952    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 14.144    

Slack (MET) :             14.144ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.107ns (1.944%)  route 5.397ns (98.056%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 21.345 - 20.002 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.951ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.865ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.020     1.304    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.383 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, routed)         4.083     5.466    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.494 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2344, routed)        1.314     6.808    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/SS[0]
    SLICE_X67Y38         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.737    21.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/s_axi_aclk
    SLICE_X67Y38         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[1]/C
                         clock pessimism             -0.232    21.113    
                         clock uncertainty           -0.087    21.026    
    SLICE_X67Y38         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    20.952    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/isr_cdc/ecc_vld_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.952    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 14.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.080ns (44.199%)  route 0.101ns (55.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.814ns (routing 0.865ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.951ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.814     1.420    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X45Y38         FDRE                                         r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.478 r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=6, routed)           0.071     1.549    design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_15_in
    SLICE_X46Y37         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     1.571 r  design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_rdack_int_d1_i_1/O
                         net (fo=1, routed)           0.030     1.601    design_1_i/axi_intc_0/U0/Or128_vec2stdlogic19_out
    SLICE_X46Y37         FDRE                                         r  design_1_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.070     1.354    design_1_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X46Y37         FDRE                                         r  design_1_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
                         clock pessimism              0.176     1.530    
    SLICE_X46Y37         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.590    design_1_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      1.756ns (routing 0.865ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.951ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.756     1.362    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X64Y44         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.420 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3][5]/Q
                         net (fo=4, routed)           0.112     1.532    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3]_8[5]
    SLICE_X63Y43         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.991     1.275    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X63Y43         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[21]/C
                         clock pessimism              0.183     1.458    
    SLICE_X63Y43         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.520    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.735ns (routing 0.865ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.951ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.735     1.341    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X71Y42         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.399 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[13]/Q
                         net (fo=4, routed)           0.116     1.515    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg_n_0_[13]
    SLICE_X69Y40         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X69Y40         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc2_reg[5]/C
                         clock pessimism              0.182     1.440    
    SLICE_X69Y40         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.502    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/al_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.080ns (43.011%)  route 0.106ns (56.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.826ns (routing 0.865ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.951ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.826     1.432    design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X46Y18         FDRE                                         r  design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.490 r  design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg/Q
                         net (fo=8, routed)           0.070     1.560    design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg_n_0
    SLICE_X44Y18         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     1.582 r  design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/al_i_i_1/O
                         net (fo=1, routed)           0.036     1.618    design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/al_i_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/al_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.082     1.366    design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X44Y18         FDRE                                         r  design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
                         clock pessimism              0.176     1.542    
    SLICE_X44Y18         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.602    design_1_i/sensor0_iic/U0/X_IIC/IIC_CONTROL_I/al_i_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      1.757ns (routing 0.865ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.951ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.757     1.363    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X64Y44         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.421 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3][4]/Q
                         net (fo=4, routed)           0.115     1.536    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[3].lp_count_reg[3]_8[4]
    SLICE_X63Y43         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.991     1.275    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X63Y43         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[20]/C
                         clock pessimism              0.183     1.458    
    SLICE_X63Y43         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.520    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.802%)  route 0.104ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.799ns (routing 0.865ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.027ns (routing 0.951ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.799     1.405    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X49Y30         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.463 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.104     1.567    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][3]
    SLICE_X48Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.027     1.311    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y31         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.175     1.486    
    SLICE_X48Y31         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.548    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.737ns (routing 0.865ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.951ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.737     1.343    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X65Y30         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.402 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[19]/Q
                         net (fo=4, routed)           0.117     1.519    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg_n_0_[19]
    SLICE_X63Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.971     1.255    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X63Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[11]/C
                         clock pessimism              0.182     1.437    
    SLICE_X63Y31         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.497    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.734ns (routing 0.865ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.951ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.734     1.340    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X67Y41         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.398 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg[21]/Q
                         net (fo=4, routed)           0.111     1.509    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_vld_out_reg_n_0_[21]
    SLICE_X66Y40         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.958     1.242    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X66Y40         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[13]/C
                         clock pessimism              0.182     1.424    
    SLICE_X66Y40         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.486    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.825ns (routing 0.865ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.951ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.825     1.431    design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y21         FDRE                                         r  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.491 r  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.112     1.603    design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X40Y22         SRL16E                                       r  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        2.091     1.375    design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X40Y22         SRL16E                                       r  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.176     1.551    
    SLICE_X40Y22         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     1.580    design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[0].lp_count_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.059ns (36.420%)  route 0.103ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.749ns (routing 0.865ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.951ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.418    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.394 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749     1.355    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X59Y39         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[0].lp_count_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.414 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[0].lp_count_reg[0][10]/Q
                         net (fo=5, routed)           0.103     1.517    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/LP_CNT_C2R[0].lp_count_reg[0]_7[10]
    SLICE_X60Y38         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.965     1.249    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/s_axi_aclk
    SLICE_X60Y38         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[26]/C
                         clock pessimism              0.182     1.431    
    SLICE_X60Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.493    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/img_info1_vc0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.001 }
Period(ns):         20.002
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         20.002      16.999     PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         20.002      18.712     BUFGCE_X0Y62  design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         20.002      18.931     MMCM_X0Y2     design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y95  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.002      18.938     SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         10.001      8.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         10.001      8.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         10.001      9.469      SLICE_X44Y37  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         10.001      9.469      SLICE_X44Y37  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         10.001      9.469      SLICE_X44Y37  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         10.001      9.469      SLICE_X44Y37  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X37Y15  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X37Y15  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X37Y15  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X37Y15  design_1_i/axi_interconnect_hpm0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         10.001      8.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         10.001      8.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y95  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         10.001      9.469      SLICE_X43Y22  design_1_i/sensor0_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_1_0
  To Clock:  clk_out4_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.079ns (2.736%)  route 2.808ns (97.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.895 - 3.334 ) 
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.852ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.779ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.119     1.414    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y177        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.493 f  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=752, routed)         2.808     4.301    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_rst
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter2_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.946     4.895    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_clk
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism             -0.247     4.648    
                         clock uncertainty           -0.066     4.581    
    SLICE_X21Y180        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     4.507    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.079ns (2.736%)  route 2.808ns (97.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.895 - 3.334 ) 
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.852ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.779ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.119     1.414    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y177        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.493 f  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=752, routed)         2.808     4.301    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_rst
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter3_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.946     4.895    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_clk
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter3_reg/C
                         clock pessimism             -0.247     4.648    
                         clock uncertainty           -0.066     4.581    
    SLICE_X21Y180        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     4.507    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter3_reg
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.079ns (2.736%)  route 2.808ns (97.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.895 - 3.334 ) 
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.852ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.779ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.119     1.414    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y177        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.493 f  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=752, routed)         2.808     4.301    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_rst
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter4_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.946     4.895    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_clk
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter4_reg/C
                         clock pessimism             -0.247     4.648    
                         clock uncertainty           -0.066     4.581    
    SLICE_X21Y180        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     4.507    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter4_reg
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter5_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.079ns (2.736%)  route 2.808ns (97.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.895 - 3.334 ) 
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.852ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.779ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.119     1.414    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y177        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.493 f  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=752, routed)         2.808     4.301    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_rst
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter5_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.946     4.895    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_clk
    SLICE_X21Y180        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter5_reg/C
                         clock pessimism             -0.247     4.648    
                         clock uncertainty           -0.066     4.581    
    SLICE_X21Y180        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     4.507    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_enable_reg_pp0_iter5_reg
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST/C[34]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 1.638ns (63.390%)  route 0.946ns (36.610%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 4.772 - 3.334 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 0.852ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.779ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.104     1.399    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/ap_clk
    SLICE_X59Y149        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.478 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[3]/Q
                         net (fo=3, routed)           0.372     1.850    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/B[3]
    DSP48E2_X11Y60       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.151     2.001 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X11Y60       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.073     2.074 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     2.074    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X11Y60       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_V[23])
                                                      0.609     2.683 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     2.683    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER.V<23>
    DSP48E2_X11Y60       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     2.729 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     2.729    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA.V_DATA<23>
    DSP48E2_X11Y60       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     3.300 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.300    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU.ALU_OUT<23>
    DSP48E2_X11Y60       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.409 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_OUTPUT_INST/P[23]
                         net (fo=25, routed)          0.574     3.983    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/C[34]
    DSP48E2_X10Y60       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.823     4.772    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/CLK
    DSP48E2_X10Y60       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST/CLK
                         clock pessimism             -0.183     4.589    
                         clock uncertainty           -0.066     4.522    
    DSP48E2_X10Y60       DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[34])
                                                     -0.247     4.275    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.275    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp_val_V_4_i_i_reg_1389_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp2_reg_1431_reg/DSP_C_DATA_INST/C[36]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 1.638ns (64.110%)  route 0.917ns (35.890%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 4.866 - 3.334 ) 
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.852ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.779ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.119     1.414    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/ap_clk
    SLICE_X60Y98         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp_val_V_4_i_i_reg_1389_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.493 f  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp_val_V_4_i_i_reg_1389_reg[5]/Q
                         net (fo=2, routed)           0.428     1.921    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/B[5]
    DSP48E2_X12Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.072 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.072    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     2.145 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     2.145    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[17])
                                                      0.609     2.754 f  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     2.754    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_MULTIPLIER.V<17>
    DSP48E2_X12Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     2.800 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     2.800    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_M_DATA.V_DATA<17>
    DSP48E2_X12Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     3.371 f  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.371    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_ALU.ALU_OUT<17>
    DSP48E2_X12Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     3.480 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/v_hscaler_mul_mulGfk_U205/bd_c7bd_hsc_0_v_hscaler_mul_mulGfk_DSP48_12_U/in00/DSP_OUTPUT_INST/P[17]
                         net (fo=31, routed)          0.489     3.969    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp2_reg_1431_reg/C[36]
    DSP48E2_X12Y49       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp2_reg_1431_reg/DSP_C_DATA_INST/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.917     4.866    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp2_reg_1431_reg/CLK
    DSP48E2_X12Y49       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp2_reg_1431_reg/DSP_C_DATA_INST/CLK
                         clock pessimism             -0.243     4.623    
                         clock uncertainty           -0.066     4.556    
    DSP48E2_X12Y49       DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[36])
                                                     -0.256     4.300    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/v_csc_core_U0/tmp2_reg_1431_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.300    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/sum_1_1_1_7_reg_4140_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.620ns (60.111%)  route 1.075ns (39.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 4.757 - 3.334 ) 
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.852ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.779ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.136     1.431    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/CLK
    DSP48E2_X7Y76        DSP_A_B_DATA                                 r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.643 r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.643    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.716 r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.716    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     2.325 f  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     2.325    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_MULTIPLIER.V<19>
    DSP48E2_X7Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     2.371 r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     2.371    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_M_DATA.V_DATA<19>
    DSP48E2_X7Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     2.942 f  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     2.942    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     3.051 r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105/bd_c7bd_hsc_0_v_hscaler_mac_mulmb6_DSP48_10_U/p/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           1.075     4.126    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/v_hscaler_mac_mulmb6_U105_n_9
    SLICE_X39Y173        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/sum_1_1_1_7_reg_4140_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.808     4.757    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X39Y173        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/sum_1_1_1_7_reg_4140_reg[19]/C
                         clock pessimism             -0.247     4.510    
                         clock uncertainty           -0.066     4.443    
    SLICE_X39Y173        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.468    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/sum_1_1_1_7_reg_4140_reg[19]
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST/C[40]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.638ns (63.934%)  route 0.924ns (36.066%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 4.772 - 3.334 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 0.852ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.779ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.104     1.399    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/ap_clk
    SLICE_X59Y149        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.478 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[3]/Q
                         net (fo=3, routed)           0.372     1.850    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/B[3]
    DSP48E2_X11Y60       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.151     2.001 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X11Y60       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.073     2.074 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     2.074    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X11Y60       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_V[23])
                                                      0.609     2.683 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     2.683    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER.V<23>
    DSP48E2_X11Y60       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     2.729 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     2.729    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA.V_DATA<23>
    DSP48E2_X11Y60       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     3.300 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.300    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU.ALU_OUT<23>
    DSP48E2_X11Y60       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.409 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U21/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_OUTPUT_INST/P[23]
                         net (fo=25, routed)          0.552     3.961    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/C[40]
    DSP48E2_X10Y60       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.823     4.772    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/CLK
    DSP48E2_X10Y60       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST/CLK
                         clock pessimism             -0.183     4.589    
                         clock uncertainty           -0.066     4.522    
    DSP48E2_X10Y60       DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[40])
                                                     -0.212     4.310    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp3_i_reg_1336_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.310    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp4_i_reg_1348_reg/DSP_C_DATA_INST/C[36]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 1.640ns (62.980%)  route 0.964ns (37.020%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 4.883 - 3.334 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.852ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.779ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.134     1.429    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/ap_clk
    SLICE_X63Y95         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.510 f  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[6]/Q
                         net (fo=3, routed)           0.480     1.990    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/B[6]
    DSP48E2_X13Y41       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.141 r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.141    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X13Y41       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.214 r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.214    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X13Y41       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[23])
                                                      0.609     2.823 f  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     2.823    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER.V<23>
    DSP48E2_X13Y41       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     2.869 r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     2.869    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA.V_DATA<23>
    DSP48E2_X13Y41       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     3.440 f  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.440    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU.ALU_OUT<23>
    DSP48E2_X13Y41       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.549 r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U22/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_OUTPUT_INST/P[23]
                         net (fo=25, routed)          0.484     4.033    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp4_i_reg_1348_reg/C[36]
    DSP48E2_X13Y40       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp4_i_reg_1348_reg/DSP_C_DATA_INST/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.934     4.883    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp4_i_reg_1348_reg/CLK
    DSP48E2_X13Y40       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp4_i_reg_1348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism             -0.175     4.708    
                         clock uncertainty           -0.066     4.642    
    DSP48E2_X13Y40       DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[36])
                                                     -0.256     4.386    design_1_i/mipi_csi2_rx1/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp4_i_reg_1348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp5_i_reg_1360_reg/DSP_C_DATA_INST/C[34]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.637ns (64.780%)  route 0.890ns (35.220%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 4.782 - 3.334 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.852ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.779ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.110     1.405    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/ap_clk
    SLICE_X58Y149        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.483 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp_val_V_5_i_i_reg_1259_reg[0]/Q
                         net (fo=3, routed)           0.442     1.925    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/B[0]
    DSP48E2_X10Y59       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     2.076 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     2.076    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y59       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.149 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.149    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y59       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[23])
                                                      0.609     2.758 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     2.758    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_MULTIPLIER.V<23>
    DSP48E2_X10Y59       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     2.804 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     2.804    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_M_DATA.V_DATA<23>
    DSP48E2_X10Y59       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     3.375 f  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.375    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y59       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.484 r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/v_csc_mul_mul_8nsbkb_U23/bd_039a_csc_0_v_csc_mul_mul_8nsbkb_DSP48_0_U/in00/DSP_OUTPUT_INST/P[23]
                         net (fo=25, routed)          0.448     3.932    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp5_i_reg_1360_reg/C[34]
    DSP48E2_X10Y58       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp5_i_reg_1360_reg/DSP_C_DATA_INST/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.833     4.782    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp5_i_reg_1360_reg/CLK
    DSP48E2_X10Y58       DSP_C_DATA                                   r  design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp5_i_reg_1360_reg/DSP_C_DATA_INST/CLK
                         clock pessimism             -0.183     4.599    
                         clock uncertainty           -0.066     4.532    
    DSP48E2_X10Y58       DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[34])
                                                     -0.247     4.285    design_1_i/mipi_csi2_rx0/v_proc_ss_csc/inst/csc/inst/v_csc_core_U0/tmp5_i_reg_1360_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.285    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_regslice/inst/gen_simple_ar.ar_pipe/m_payload_i_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.060ns (48.387%)  route 0.064ns (51.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Net Delay (Source):      1.802ns (routing 0.779ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.852ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.802     1.417    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X38Y96         FDRE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.477 r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[73]/Q
                         net (fo=1, routed)           0.064     1.541    design_1_i/axi_interconnect_hp1/m00_couplers/m00_regslice/inst/gen_simple_ar.ar_pipe/D[43]
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_regslice/inst/gen_simple_ar.ar_pipe/m_payload_i_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.038     1.333    design_1_i/axi_interconnect_hp1/m00_couplers/m00_regslice/inst/gen_simple_ar.ar_pipe/aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_regslice/inst/gen_simple_ar.ar_pipe/m_payload_i_reg[43]/C
                         clock pessimism              0.136     1.469    
    SLICE_X38Y98         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.531    design_1_i/axi_interconnect_hp1/m00_couplers/m00_regslice/inst/gen_simple_ar.ar_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter3_PixArray_9_val_1_V_1_reg_2936_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/newSel51_reg_3761_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.081ns (49.091%)  route 0.084ns (50.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.944ns (routing 0.779ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.852ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.944     1.559    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X70Y72         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter3_PixArray_9_val_1_V_1_reg_2936_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.617 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter3_PixArray_9_val_1_V_1_reg_2936_reg[2]__0/Q
                         net (fo=4, routed)           0.062     1.679    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter3_PixArray_9_val_1_V_1_reg_2936[2]
    SLICE_X69Y72         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.702 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/newSel51_reg_3761[2]_i_1/O
                         net (fo=1, routed)           0.022     1.724    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/newSel51_fu_1408_p3[2]
    SLICE_X69Y72         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/newSel51_reg_3761_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.184     1.479    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X69Y72         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/newSel51_reg_3761_reg[2]/C
                         clock pessimism              0.175     1.654    
    SLICE_X69Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.714    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/newSel51_reg_3761_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_292_i_i_i_reg_7182_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.119ns (38.141%)  route 0.193ns (61.859%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.897ns (routing 0.779ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.852ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.897     1.512    design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X64Y178        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_292_i_i_i_reg_7182_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y178        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.570 r  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_292_i_i_i_reg_7182_reg[4]/Q
                         net (fo=3, routed)           0.176     1.746    design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_292_i_i_i_reg_7182_reg_n_0_[4]
    SLICE_X65Y182        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.781 r  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310[6]_i_5/O
                         net (fo=1, routed)           0.008     1.789    design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310[6]_i_5_n_0
    SLICE_X65Y182        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     1.815 r  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310_reg[6]_i_1/O[4]
                         net (fo=1, routed)           0.009     1.824    design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_20_i_fu_5024_p2[4]
    SLICE_X65Y182        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.212     1.507    design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X65Y182        FDRE                                         r  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310_reg[3]/C
                         clock pessimism              0.247     1.754    
    SLICE_X65Y182        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.814    design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_296_i_i_i_reg_7310_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_2_val_1_V_1_reg_3206_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_2_val_1_V_1_reg_3206_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.925ns (routing 0.779ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.852ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.925     1.540    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X72Y67         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_2_val_1_V_1_reg_3206_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y67         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.598 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_2_val_1_V_1_reg_3206_reg[5]/Q
                         net (fo=3, routed)           0.127     1.725    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_2_val_1_V_1_reg_3206[5]
    SLICE_X71Y67         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_2_val_1_V_1_reg_3206_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.183     1.478    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X71Y67         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_2_val_1_V_1_reg_3206_reg[5]/C
                         clock pessimism              0.175     1.653    
    SLICE_X71Y67         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.715    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_2_val_1_V_1_reg_3206_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.851ns (routing 0.779ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.852ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.851     1.466    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X48Y54         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.525 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.074     1.599    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[17]
    SLICE_X48Y56         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.100     1.395    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X48Y56         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]/C
                         clock pessimism              0.132     1.527    
    SLICE_X48Y56         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.589    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/AXIvideo2MultiBayer3_U0/axi_data_V_1_i_i_i_i_reg_259_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/imgBayer_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d1_A_x_ram/SRL_SIG_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.921ns (routing 0.779ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.852ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.921     1.536    design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/AXIvideo2MultiBayer3_U0/ap_clk
    SLICE_X69Y84         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/AXIvideo2MultiBayer3_U0/axi_data_V_1_i_i_i_i_reg_259_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.594 r  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/AXIvideo2MultiBayer3_U0/axi_data_V_1_i_i_i_i_reg_259_reg[11]/Q
                         net (fo=3, routed)           0.067     1.661    design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/AXIvideo2MultiBayer3_U0/axi_data_V_1_i_i_i_i_reg_259[11]
    SLICE_X70Y84         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.683 r  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/AXIvideo2MultiBayer3_U0/SRL_SIG[0][3]_i_1__2/O
                         net (fo=1, routed)           0.030     1.713    design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/imgBayer_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d1_A_x_ram/D[3]
    SLICE_X70Y84         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/imgBayer_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d1_A_x_ram/SRL_SIG_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.173     1.468    design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/imgBayer_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d1_A_x_ram/ap_clk
    SLICE_X70Y84         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/imgBayer_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d1_A_x_ram/SRL_SIG_reg[0][3]/C
                         clock pessimism              0.175     1.643    
    SLICE_X70Y84         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.703    design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/imgBayer_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d1_A_x_ram/SRL_SIG_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/PixArray_7_val_1_V_2_fu_594_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_7_val_1_V_1_reg_3006_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.053%)  route 0.131ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.866ns (routing 0.779ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.852ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.866     1.481    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/ap_clk
    SLICE_X40Y187        FDSE                                         r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/PixArray_7_val_1_V_2_fu_594_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.540 r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/PixArray_7_val_1_V_2_fu_594_reg[4]/Q
                         net (fo=2, routed)           0.131     1.671    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/PixArray_7_val_1_V_2_fu_594[4]
    SLICE_X41Y189        SRL16E                                       r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_7_val_1_V_1_reg_3006_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.158     1.453    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X41Y189        SRL16E                                       r  design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_7_val_1_V_1_reg_3006_reg[4]_srl3/CLK
                         clock pessimism              0.182     1.635    
    SLICE_X41Y189        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     1.661    design_1_i/mipi_csi2_rx0/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter2_PixArray_7_val_1_V_1_reg_3006_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/PixArray_5_val_1_V_2_fu_570_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_5_val_1_V_1_reg_3090_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.522%)  route 0.073ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      1.940ns (routing 0.779ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.852ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.940     1.555    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/ap_clk
    SLICE_X70Y69         FDSE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/PixArray_5_val_1_V_2_fu_570_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y69         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.616 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/PixArray_5_val_1_V_2_fu_570_reg[7]/Q
                         net (fo=2, routed)           0.073     1.689    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/PixArray_5_val_1_V_2_fu_570[7]
    SLICE_X70Y70         SRL16E                                       r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_5_val_1_V_1_reg_3090_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.229     1.524    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_clk
    SLICE_X70Y70         SRL16E                                       r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_5_val_1_V_1_reg_3090_reg[7]_srl2/CLK
                         clock pessimism              0.123     1.647    
    SLICE_X70Y70         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.679    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_1155/ap_reg_pp0_iter1_PixArray_5_val_1_V_1_reg_3090_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      2.080ns (routing 0.779ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.360ns (routing 0.852ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.080     1.695    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X90Y56         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.753 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.138     1.891    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y56         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.360     1.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y56         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.163     1.818    
    SLICE_X89Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.880    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/vfb_0/inst/async_asym/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_4116_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLoc_reg_1556_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.200%)  route 0.066ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Net Delay (Source):      1.841ns (routing 0.779ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.852ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    -0.409    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.385 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.841     1.456    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X48Y39         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_4116_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.515 r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_4116_reg[1]/Q
                         net (fo=1, routed)           0.066     1.581    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_4116[1]
    SLICE_X48Y38         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLoc_reg_1556_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.082     1.377    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X48Y38         FDRE                                         r  design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLoc_reg_1556_reg[1]/C
                         clock pessimism              0.131     1.508    
    SLICE_X48Y38         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.570    design_1_i/mipi_csi2_rx1/v_proc_ss_scaler/inst/vsc/inst/vscale_core_polyphas_U0/WriteLoc_reg_1556_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.334
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.003         3.334       0.331      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         3.334       0.331      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         3.334       0.331      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X11Y20  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_30_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X11Y22  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_31_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X12Y20  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_32_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X11Y21  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_33_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X12Y22  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_34_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X10Y22  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_35_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.334       1.765      RAMB36_X10Y23  design_1_i/mipi_csi2_rx1/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_36_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y44   design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y25   design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X10Y27  design_1_i/mipi_csi2_rx0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_val_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y26   design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y44   design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y25   design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y23   design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y13   design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_1_0
  To Clock:  clk_out5_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.201ns (10.136%)  route 1.782ns (89.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.510 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.948ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.996     3.517    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/SR[0]
    SLICE_X81Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.891     6.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/C
                         clock pessimism             -0.169     6.340    
                         clock uncertainty           -0.070     6.271    
    SLICE_X81Y99         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.197    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.201ns (10.136%)  route 1.782ns (89.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.510 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.948ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.996     3.517    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/SR[0]
    SLICE_X81Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.891     6.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/C
                         clock pessimism             -0.169     6.340    
                         clock uncertainty           -0.070     6.271    
    SLICE_X81Y99         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.197    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 1.131ns (55.036%)  route 0.924ns (44.963%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 6.621 - 5.001 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.348ns (routing 1.040ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.948ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.348     1.648    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/riu_clk
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL                             r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_VTC_RDY)
                                                      0.819     2.467 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/VTC_RDY
                         net (fo=4, routed)           0.567     3.034    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n5_vtc_rdy_out
    SLICE_X95Y145        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.167 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_9/O
                         net (fo=1, routed)           0.157     3.324    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]
    SLICE_X95Y145        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.413 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6/O
                         net (fo=1, routed)           0.151     3.564    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_1_reg[0]_2
    SLICE_X95Y144        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     3.654 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1/O
                         net (fo=1, routed)           0.049     3.703    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst_n_2
    SLICE_X95Y144        FDSE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.002     6.621    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X95Y144        FDSE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
                         clock pessimism             -0.162     6.458    
                         clock uncertainty           -0.070     6.388    
    SLICE_X95Y144        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.413    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg
  -------------------------------------------------------------------
                         required time                          6.413    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.201ns (10.393%)  route 1.733ns (89.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.496 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.948ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.947     3.468    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/SR[0]
    SLICE_X77Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.877     6.496    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/core_clk
    SLICE_X77Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/C
                         clock pessimism             -0.169     6.327    
                         clock uncertainty           -0.070     6.257    
    SLICE_X77Y99         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     6.183    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.201ns (10.393%)  route 1.733ns (89.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.496 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.948ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.947     3.468    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/SR[0]
    SLICE_X77Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.877     6.496    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/core_clk
    SLICE_X77Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/C
                         clock pessimism             -0.169     6.327    
                         clock uncertainty           -0.070     6.257    
    SLICE_X77Y99         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     6.183    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.201ns (10.345%)  route 1.742ns (89.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.510 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.948ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.956     3.477    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/SR[0]
    SLICE_X80Y100        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.891     6.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X80Y100        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/C
                         clock pessimism             -0.169     6.340    
                         clock uncertainty           -0.070     6.271    
    SLICE_X80Y100        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.197    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.201ns (10.345%)  route 1.742ns (89.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.510 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.948ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.956     3.477    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/SR[0]
    SLICE_X80Y100        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.891     6.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X80Y100        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/C
                         clock pessimism             -0.169     6.340    
                         clock uncertainty           -0.070     6.271    
    SLICE_X80Y100        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.197    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.201ns (10.350%)  route 1.741ns (89.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 6.512 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.948ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.955     3.476    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/SR[0]
    SLICE_X80Y100        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.893     6.512    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X80Y100        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/C
                         clock pessimism             -0.169     6.342    
                         clock uncertainty           -0.070     6.273    
    SLICE_X80Y100        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     6.199    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 1.101ns (53.839%)  route 0.944ns (46.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 6.591 - 5.001 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.040ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.948ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.301     1.601    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/riu_clk
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_VTC_RDY)
                                                      0.819     2.420 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/VTC_RDY
                         net (fo=4, routed)           0.665     3.085    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n5_vtc_rdy_out
    SLICE_X96Y80         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     3.182 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_9/O
                         net (fo=1, routed)           0.148     3.330    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]
    SLICE_X95Y80         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.480 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6/O
                         net (fo=1, routed)           0.083     3.563    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_1_reg[0]_2
    SLICE_X95Y79         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     3.598 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1/O
                         net (fo=1, routed)           0.048     3.646    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst_n_2
    SLICE_X95Y79         FDSE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.972     6.591    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X95Y79         FDSE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
                         clock pessimism             -0.166     6.424    
                         clock uncertainty           -0.070     6.354    
    SLICE_X95Y79         FDSE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg
  -------------------------------------------------------------------
                         required time                          6.379    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.201ns (10.562%)  route 1.702ns (89.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 6.506 - 5.001 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.040ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.948ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.234     1.534    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y117        FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.612 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/Q
                         net (fo=22, routed)          0.786     2.398    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0
    SLICE_X91Y106        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.521 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/gen_hs_high_rates.stopstate_i_1/O
                         net (fo=16, routed)          0.916     3.437    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/SR[0]
    SLICE_X81Y98         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.887     6.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y98         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/C
                         clock pessimism             -0.169     6.336    
                         clock uncertainty           -0.070     6.267    
    SLICE_X81Y98         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     6.193    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg
  -------------------------------------------------------------------
                         required time                          6.193    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  2.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.195ns (69.395%)  route 0.086ns (30.605%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      1.980ns (routing 0.948ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.040ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.980     1.598    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X96Y119        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.656 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]/Q
                         net (fo=2, routed)           0.073     1.729    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]
    SLICE_X96Y119        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.106     1.835 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.004     1.839    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[8]_i_1_n_0
    SLICE_X96Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.031     1.870 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.009     1.879    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]_i_1_n_15
    SLICE_X96Y120        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.276     1.576    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X96Y120        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]/C
                         clock pessimism              0.226     1.802    
    SLICE_X96Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.862    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/rxactivehs_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.060ns (36.145%)  route 0.106ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Net Delay (Source):      1.876ns (routing 0.948ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.040ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.876     1.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/rxactivehs_sync_i/core_clk
    SLICE_X80Y99         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/rxactivehs_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.554 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/rxactivehs_sync_i/s_level_out_d2_reg/Q
                         net (fo=7, routed)           0.106     1.660    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/rxactivehs_sync
    SLICE_X78Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.110     1.410    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/core_clk
    SLICE_X78Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg/C
                         clock pessimism              0.168     1.578    
    SLICE_X78Y100        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.640    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.965ns (routing 0.948ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.205ns (routing 1.040ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.965     1.583    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X93Y77         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.642 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.117     1.759    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/p_3_out[3]
    SLICE_X92Y78         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.205     1.505    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/slowest_sync_clk
    SLICE_X92Y78         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.169     1.674    
    SLICE_X92Y78         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.736    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.201ns (69.792%)  route 0.087ns (30.208%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      1.980ns (routing 0.948ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.040ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.980     1.598    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X96Y119        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.656 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]/Q
                         net (fo=2, routed)           0.073     1.729    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[9]
    SLICE_X96Y119        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.106     1.835 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.004     1.839    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[8]_i_1_n_0
    SLICE_X96Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.037     1.876 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.010     1.886    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[16]_i_1_n_13
    SLICE_X96Y120        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.276     1.576    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X96Y120        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[18]/C
                         clock pessimism              0.226     1.802    
    SLICE_X96Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.862    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Net Delay (Source):      1.223ns (routing 0.570ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.633ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.223     0.983    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/slowest_sync_clk
    SLICE_X91Y71         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.021 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.041     1.062    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/p_1_in
    SLICE_X91Y71         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.373     0.904    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/slowest_sync_clk
    SLICE_X91Y71         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.085     0.989    
    SLICE_X91Y71         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.036    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.151ns (56.134%)  route 0.118ns (43.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.984ns (routing 0.948ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.258ns (routing 1.040ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.984     1.602    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X91Y60         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.660 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg/Q
                         net (fo=10, routed)          0.082     1.742    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_i
    SLICE_X91Y59         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.093     1.835 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/gen_hs_high_rates.dl_state[1]_i_2__0/O
                         net (fo=1, routed)           0.036     1.871    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3
    SLICE_X91Y59         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.258     1.558    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X91Y59         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]/C
                         clock pessimism              0.222     1.780    
    SLICE_X91Y59         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.840    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.063ns (51.639%)  route 0.059ns (48.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Net Delay (Source):      1.240ns (routing 0.570ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.633ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.240     1.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X92Y59         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.039 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/Q
                         net (fo=5, routed)           0.050     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg__0[5]
    SLICE_X93Y59         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.113 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_3__1/O
                         net (fo=1, routed)           0.009     1.122    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/p_0_in[7]
    SLICE_X93Y59         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.385     0.916    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X93Y59         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]/C
                         clock pessimism              0.127     1.043    
    SLICE_X93Y59         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.090    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.081ns (44.751%)  route 0.100ns (55.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.976ns (routing 0.948ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.040ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.976     1.594    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.653 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[3]/Q
                         net (fo=5, routed)           0.078     1.731    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/Q[3]
    SLICE_X92Y66         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.753 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/lp_st_cnt[4]_i_1/O
                         net (fo=1, routed)           0.022     1.775    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]
    SLICE_X92Y66         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.213     1.513    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]/C
                         clock pessimism              0.169     1.682    
    SLICE_X92Y66         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.742    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.335%)  route 0.153ns (65.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      2.001ns (routing 0.948ns, distribution 1.053ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.040ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.001     1.619    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X91Y59         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.677 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.dl_state_reg[0]/Q
                         net (fo=13, routed)          0.123     1.800    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rxactivehs_sync_i/Q[0]
    SLICE_X91Y60         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     1.822 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rxactivehs_sync_i/gen_hs_high_rates.active_sm_r_i_1__0/O
                         net (fo=1, routed)           0.030     1.852    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rxactivehs_sync_i_n_1
    SLICE_X91Y60         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.236     1.536    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X91Y60         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg/C
                         clock pessimism              0.222     1.758    
    SLICE_X91Y60         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.818    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.active_sm_r_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_dup_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             clk_out5_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      2.011ns (routing 0.948ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.040ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     1.276    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908    -0.632 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226    -0.406    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.382 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.011     1.629    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/core_clk
    SLICE_X94Y121        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.689 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/Q
                         net (fo=13, routed)          0.163     1.852    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync[0]
    SLICE_X92Y117        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_dup_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.232     1.532    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X92Y117        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_dup_reg[0]/C
                         clock pessimism              0.226     1.758    
    SLICE_X92Y117        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.818    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_dup_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.001
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.001       1.155      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.001       1.155      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.001       1.155      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.001       1.155      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BUFGCE/I                  n/a            1.290         5.001       3.711      BUFGCE_X0Y51            design_1_i/clk_wiz_1/inst/clkout5_buf/I
Min Period        n/a     PLLE4_ADV/CLKIN           n/a            1.071         5.001       3.930      PLL_X0Y2                design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Min Period        n/a     MMCME4_ADV/CLKOUT4        n/a            1.071         5.001       3.930      MMCM_X0Y2               design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
Min Period        n/a     PLLE4_ADV/CLKIN           n/a            1.071         5.001       3.930      PLL_X0Y4                design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Min Period        n/a     SRL16E/CLK                n/a            1.064         5.001       3.937      SLICE_X91Y72            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK                n/a            1.064         5.001       3.937      SLICE_X93Y78            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    SRL16E/CLK                n/a            0.532         2.500       1.968      SLICE_X91Y72            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK                n/a            0.532         2.500       1.968      SLICE_X91Y72            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    SRL16E/CLK                n/a            0.532         2.500       1.968      SLICE_X91Y72            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK                n/a            0.532         2.500       1.968      SLICE_X91Y72            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.310%)  route 0.584ns (69.690%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 8.165 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.215     3.298    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.643     8.165    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.379     7.786    
                         clock uncertainty           -0.056     7.730    
    SLICE_X95Y140        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.656    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.310%)  route 0.584ns (69.690%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 8.165 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.215     3.298    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.643     8.165    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.379     7.786    
                         clock uncertainty           -0.056     7.730    
    SLICE_X95Y140        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.656    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.310%)  route 0.584ns (69.690%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 8.165 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.215     3.298    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.643     8.165    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.379     7.786    
                         clock uncertainty           -0.056     7.730    
    SLICE_X95Y140        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     7.656    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.310%)  route 0.584ns (69.690%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 8.165 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.215     3.298    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.643     8.165    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.379     7.786    
                         clock uncertainty           -0.056     7.730    
    SLICE_X95Y140        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.656    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.233%)  route 0.534ns (67.766%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.171 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.165     3.248    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.649     8.171    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.395     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X95Y141        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.646    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.233%)  route 0.534ns (67.766%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.171 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.165     3.248    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.649     8.171    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.395     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X95Y141        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     7.646    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.233%)  route 0.534ns (67.766%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.171 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.329     2.870    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.993 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.040     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.083 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.165     3.248    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.649     8.171    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.395     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X95Y141        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     7.646    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.351ns (44.942%)  route 0.430ns (55.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.171 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.228     2.769    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     2.879 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.186     3.065    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X95Y141        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.225 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.016     3.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.649     8.171    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.395     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X95Y141        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.745    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.180ns (30.769%)  route 0.405ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.171 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.228     2.769    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.868 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.177     3.045    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.649     8.171    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.395     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X95Y141        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.745    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.000%)  route 0.294ns (56.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.171 - 5.334 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.093     1.393    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.426 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.696    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.724 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.736     2.460    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.541 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.243     2.784    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X95Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.934 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.051     2.985    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.885     6.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.267 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.231     7.498    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.522 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.649     8.171    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.395     7.776    
                         clock uncertainty           -0.056     7.720    
    SLICE_X95Y141        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.745    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.415     1.545    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.032     1.616    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X95Y140        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.649 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.006     1.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.474     1.348    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.203     1.551    
    SLICE_X95Y140        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.598    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.413ns (routing 0.000ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.001ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.413     1.543    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y143        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.584 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.081     1.665    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X95Y143        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.472     1.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y143        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism              0.203     1.549    
    SLICE_X95Y143        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.596    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.074ns (60.656%)  route 0.048ns (39.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.415     1.545    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.032     1.616    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X95Y140        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.651 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.016     1.667    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.474     1.348    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.203     1.551    
    SLICE_X95Y140        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.597    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.071ns (57.258%)  route 0.053ns (42.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.551    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y141        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.590 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.047     1.637    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[5]
    SLICE_X95Y141        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.032     1.669 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.006     1.675    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.481     1.355    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.202     1.557    
    SLICE_X95Y141        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.604    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.072ns (57.143%)  route 0.054ns (42.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.415     1.545    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.584 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.048     1.632    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[2]
    SLICE_X95Y140        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     1.665 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.006     1.671    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.474     1.348    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.203     1.551    
    SLICE_X95Y140        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.598    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.062ns (48.062%)  route 0.067ns (51.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.551    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.590 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.050     1.640    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[4]
    SLICE_X95Y141        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.663 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.017     1.680    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.481     1.355    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.202     1.557    
    SLICE_X95Y141        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.603    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.074ns (53.237%)  route 0.065ns (46.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.415     1.545    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.584 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.048     1.632    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[2]
    SLICE_X95Y140        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.667 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.017     1.684    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.474     1.348    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.203     1.551    
    SLICE_X95Y140        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.597    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.040ns (22.989%)  route 0.134ns (77.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.421     1.551    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y141        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.591 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.134     1.725    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[6]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.477     1.351    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism              0.208     1.559    
    SLICE_X95Y141        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.605    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.074ns (38.743%)  route 0.117ns (61.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.415     1.545    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y140        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.055     1.639    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X95Y141        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.062     1.736    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.481     1.355    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.214     1.569    
    SLICE_X95Y141        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.615    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.080ns (39.801%)  route 0.121ns (60.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      0.413ns (routing 0.000ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.144     0.904    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.954 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.130 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.413     1.543    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y143        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y143        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.583 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.052     1.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X95Y141        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.675 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.069     1.744    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.273     0.804    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.674 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.855    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.874 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.481     1.355    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X95Y141        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.214     1.569    
    SLICE_X95Y141        FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.010     1.559    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_USP.pll0_clkout0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.334
Sources:            { design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.334       4.044      BUFGCE_X0Y56   design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.290         5.334       4.044      PLL_X0Y4       design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y143  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y141  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y143  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y143  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y143  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0_1
  To Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.169ns (10.642%)  route 1.419ns (89.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.727     3.998    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     7.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.169ns (10.642%)  route 1.419ns (89.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.727     3.998    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     7.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.169ns (10.642%)  route 1.419ns (89.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.727     3.998    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.169ns (10.642%)  route 1.419ns (89.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.727     3.998    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     7.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.169ns (10.642%)  route 1.419ns (89.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.727     3.998    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     7.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.169ns (15.022%)  route 0.956ns (84.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 8.150 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.264     3.535    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.669     8.150    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.451     7.699    
                         clock uncertainty           -0.056     7.643    
    SLICE_X86Y78         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.569    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.169ns (15.022%)  route 0.956ns (84.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 8.150 - 5.334 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.732     2.410    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.491 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.692     3.183    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.271 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.264     3.535    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.669     8.150    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.451     7.699    
                         clock uncertainty           -0.056     7.643    
    SLICE_X86Y78         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.569    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.288ns (38.658%)  route 0.457ns (61.342%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.001ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.765     2.443    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.524 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.211     2.735    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X87Y77         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.135     2.870 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.220     3.090    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X87Y77         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     3.162 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.026     3.188    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.670    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.206ns (33.826%)  route 0.403ns (66.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.001ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.765     2.443    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.524 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.211     2.735    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X87Y77         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     2.860 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.192     3.052    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.670    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.334ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.334ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.203ns (41.429%)  route 0.287ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 8.152 - 5.334 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.001ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         2.046     1.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.379 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.650    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.765     2.443    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.524 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.215     2.739    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[1]
    SLICE_X87Y77         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.072     2.933    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.334     5.334 r  
    PS8_X0Y0             PS8                          0.000     5.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.928    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.952 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.842     6.794    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     7.224 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.233     7.457    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.481 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.671     8.152    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.451     7.701    
                         clock uncertainty           -0.056     7.645    
    SLICE_X87Y77         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.670    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                  4.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.433     1.539    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.078     1.656    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X87Y77         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.680 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.009     1.689    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.343    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.248     1.591    
    SLICE_X87Y77         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.638    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.433     1.539    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.027     1.605    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X86Y78         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.638 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.006     1.644    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.492     1.339    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.206     1.545    
    SLICE_X86Y78         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.592    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.434     1.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.032     1.610    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[5]
    SLICE_X87Y77         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.624 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.024     1.648    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.343    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.203     1.546    
    SLICE_X87Y77         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.592    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.072ns (64.286%)  route 0.040ns (35.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.434     1.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.032     1.610    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[5]
    SLICE_X87Y77         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     1.644 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.008     1.652    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.343    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.203     1.546    
    SLICE_X87Y77         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.593    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.433     1.539    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.578 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.027     1.605    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X86Y78         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.640 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.016     1.656    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.492     1.339    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.206     1.545    
    SLICE_X86Y78         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.591    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.471ns (routing 0.001ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.414     1.520    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.561 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.078     1.639    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.471     1.318    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X95Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism              0.208     1.526    
    SLICE_X95Y78         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.573    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.061ns (36.970%)  route 0.104ns (63.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.433     1.539    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.078     1.656    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[0]
    SLICE_X87Y77         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.678 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.026     1.704    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.343    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.248     1.591    
    SLICE_X87Y77         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.637    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.040ns (19.704%)  route 0.163ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.434     1.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.580 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.163     1.743    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[6]
    SLICE_X93Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.484     1.331    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X93Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism              0.248     1.579    
    SLICE_X93Y78         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.625    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.434     1.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.054     1.632    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[4]
    SLICE_X87Y77         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.655 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.074     1.729    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.343    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.203     1.546    
    SLICE_X87Y77         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.592    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.334ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.092ns (32.624%)  route 0.190ns (67.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.119     0.879    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.929 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.160     1.089    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.434     1.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X87Y77         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.578 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.052     1.630    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__1[5]
    SLICE_X87Y77         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.644 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.025     1.669    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[5]
    SLICE_X87Y77         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     1.709 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.113     1.822    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=738, routed)         1.245     0.776    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.646 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.828    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.847 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.492     1.339    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X86Y78         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.248     1.587    
    SLICE_X86Y78         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.577    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_USP.pll0_clkout0_1
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.334
Sources:            { design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.334       4.044      BUFGCE_X0Y24  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.290         5.334       4.044      PLL_X0Y2      design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.334       4.784      SLICE_X95Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X95Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X93Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X86Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X87Y77  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkoutphy_out
  To Clock:  clkoutphy_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkoutphy_out
Waveform(ns):       { 0.000 0.333 }
Period(ns):         0.667
Sources:            { design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.667       0.334      PLL_X0Y4                design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y20  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y21  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkoutphy_out_1
  To Clock:  clkoutphy_out_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkoutphy_out_1
Waveform(ns):       { 0.000 0.333 }
Period(ns):         0.667
Sources:            { design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.667       0.334      PLL_X0Y2                design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y12  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y13  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.001 }
Period(ns):         20.002
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         20.002      18.712     BUFGCE_X0Y68  design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         20.002      18.931     MMCM_X0Y2     design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         20.002      18.931     MMCM_X0Y2     design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  csi_mipi_phy_if0_clk_p
  To Clock:  csi_mipi_phy_if0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_mipi_phy_if0_clk_p
Waveform(ns):       { 0.000 0.695 }
Period(ns):         1.389
Sources:            { csi_mipi_phy_if0_clk_p }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.643         1.389       0.746      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.694       0.405      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.694       0.405      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  To Clock:  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        2.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.577ns (20.929%)  route 2.180ns (79.071%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 9.005 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.224     6.145    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/mst_rd_en_d1_reg
    SLICE_X83Y61         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.244 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo_i_1__0/O
                         net (fo=8, routed)           0.351     6.595    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y65         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.685 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.753     7.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.067     9.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              1.145    10.150    
                         clock uncertainty           -0.035    10.114    
    SLICE_X85Y67         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    10.053    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.577ns (20.929%)  route 2.180ns (79.071%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 9.005 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.224     6.145    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/mst_rd_en_d1_reg
    SLICE_X83Y61         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.244 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo_i_1__0/O
                         net (fo=8, routed)           0.351     6.595    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y65         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.685 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.753     7.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.067     9.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              1.145    10.150    
                         clock uncertainty           -0.035    10.114    
    SLICE_X85Y67         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    10.053    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.766ns (26.868%)  route 2.085ns (73.132%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 9.014 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.320     6.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.338 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.296     6.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X84Y70         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     6.780 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.192     6.972    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg[0]
    SLICE_X83Y69         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     7.071 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.143     7.214    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3_n_0
    SLICE_X83Y70         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     7.250 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.282     7.532    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X83Y70         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.076     9.014    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X83Y70         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              1.145    10.159    
                         clock uncertainty           -0.035    10.123    
    SLICE_X83Y70         FDPE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.148    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.577ns (20.936%)  route 2.179ns (79.064%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 9.005 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.224     6.145    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/mst_rd_en_d1_reg
    SLICE_X83Y61         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.244 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo_i_1__0/O
                         net (fo=8, routed)           0.351     6.595    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y65         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.685 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.752     7.437    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.067     9.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              1.145    10.150    
                         clock uncertainty           -0.035    10.114    
    SLICE_X85Y67         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    10.053    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.577ns (20.936%)  route 2.179ns (79.064%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 9.005 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.224     6.145    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/mst_rd_en_d1_reg
    SLICE_X83Y61         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.244 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo_i_1__0/O
                         net (fo=8, routed)           0.351     6.595    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y65         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.685 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.752     7.437    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.067     9.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X85Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              1.145    10.150    
                         clock uncertainty           -0.035    10.114    
    SLICE_X85Y67         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    10.053    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.631ns (22.962%)  route 2.117ns (77.038%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 9.016 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.320     6.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.338 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.317     6.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X84Y69         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.801 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.628     7.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.078     9.016    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              1.145    10.161    
                         clock uncertainty           -0.035    10.125    
    SLICE_X82Y66         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    10.064    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.631ns (22.962%)  route 2.117ns (77.038%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 9.016 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.320     6.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.338 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.317     6.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X84Y69         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.801 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.628     7.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.078     9.016    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              1.145    10.161    
                         clock uncertainty           -0.035    10.125    
    SLICE_X82Y66         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    10.064    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.631ns (22.962%)  route 2.117ns (77.038%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 9.016 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.320     6.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.338 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.317     6.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X84Y69         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.801 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.628     7.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.078     9.016    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              1.145    10.161    
                         clock uncertainty           -0.035    10.125    
    SLICE_X82Y66         FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    10.064    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.631ns (22.962%)  route 2.117ns (77.038%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 9.016 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.320     6.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.338 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.317     6.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X84Y69         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.801 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.628     7.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.078     9.016    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              1.145    10.161    
                         clock uncertainty           -0.035    10.125    
    SLICE_X82Y66         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    10.064    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.631ns (22.971%)  route 2.116ns (77.029%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 9.016 - 5.556 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.224     4.681    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X81Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.760 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=9, routed)           0.573     5.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/empty
    SLICE_X81Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_i_3/O
                         net (fo=1, routed)           0.178     5.635    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg_4
    SLICE_X81Y60         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.731 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.101     5.832    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X81Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.921 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.320     6.241    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y66         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.338 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.317     6.655    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X84Y69         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.801 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[11]_i_1/O
                         net (fo=12, routed)          0.627     7.428    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.078     9.016    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y66         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              1.145    10.161    
                         clock uncertainty           -0.035    10.125    
    SLICE_X82Y66         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    10.064    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  2.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.057ns (41.304%)  route 0.081ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.118ns (routing 0.155ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.171ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.118     3.500    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X74Y62         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.557 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.081     3.638    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.306     4.763    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -1.205     3.558    
    SLICE_X74Y61         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.619    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.119ns (routing 0.155ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.171ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.119     3.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X74Y62         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.559 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.081     3.640    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.306     4.763    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -1.205     3.558    
    SLICE_X74Y61         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.620    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.119ns (routing 0.155ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.171ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.119     3.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X74Y62         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.561 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.078     3.639    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.304     4.761    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -1.205     3.556    
    SLICE_X74Y61         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.618    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/l1_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.142ns (59.414%)  route 0.097ns (40.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    1.091ns
  Clock Net Delay (Source):      1.070ns (routing 0.155ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.171ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.070     3.452    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X81Y61         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.512 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.075     3.587    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X81Y59         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.082     3.669 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/l1_empty_i_1/O
                         net (fo=1, routed)           0.022     3.691    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/l1_empty_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/l1_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.243     4.700    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X81Y59         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/l1_empty_reg/C
                         clock pessimism             -1.091     3.609    
    SLICE_X81Y59         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.669    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/l1_empty_reg
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      1.069ns (routing 0.155ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.171ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.069     3.451    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y71         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.512 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.071     3.583    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[3]
    SLICE_X83Y70         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.242     4.699    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y70         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -1.200     3.499    
    SLICE_X83Y70         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.561    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.060ns (34.286%)  route 0.115ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Net Delay (Source):      1.069ns (routing 0.155ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.171ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.069     3.451    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X85Y63         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.511 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.115     3.626    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X84Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.229     4.686    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X84Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -1.145     3.541    
    SLICE_X84Y61         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.603    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.128ns (routing 0.155ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.171ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.128     3.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y61         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.568 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.103     3.671    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH1
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.308     4.765    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -1.205     3.560    
    SLICE_X74Y62         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.648    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.128ns (routing 0.155ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.171ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.128     3.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y61         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.568 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.103     3.671    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH1
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.308     4.765    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -1.205     3.560    
    SLICE_X74Y62         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.648    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.128ns (routing 0.155ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.171ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.128     3.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y61         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.568 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.103     3.671    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH1
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.308     4.765    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -1.205     3.560    
    SLICE_X74Y62         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.648    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    1.205ns
  Clock Net Delay (Source):      1.128ns (routing 0.155ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.171ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     2.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.382 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.128     3.510    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y61         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y61         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.568 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.103     3.671    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH1
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.308     4.765    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y62         RAMD32                                       r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -1.205     3.560    
    SLICE_X74Y62         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.648    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y134  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y136  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y138  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.290         5.556       4.266      BUFGCE_X0Y25           design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/I
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y70           design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y70           design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y70           design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y70           design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y138  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y136  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y134  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y138  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y134  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y136  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y134  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y136  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y138  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y130  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y134  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y140  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y136  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y138  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi_mipi_phy_if1_clk_p
  To Clock:  csi_mipi_phy_if1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_mipi_phy_if1_clk_p
Waveform(ns):       { 0.000 0.695 }
Period(ns):         1.389
Sources:            { csi_mipi_phy_if1_clk_p }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.643         1.389       0.746      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.694       0.405      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.694       0.405      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         0.695       0.406      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  To Clock:  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.474ns (19.554%)  route 1.950ns (80.446%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 8.909 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.155ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.500     6.308    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.431 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1/O
                         net (fo=11, routed)          0.564     6.995    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0
    SLICE_X83Y33         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.964     8.909    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X83Y33         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/C
                         clock pessimism              1.138    10.047    
                         clock uncertainty           -0.035    10.011    
    SLICE_X83Y33         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     9.951    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.474ns (19.554%)  route 1.950ns (80.446%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 8.909 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.155ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.500     6.308    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.431 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1/O
                         net (fo=11, routed)          0.564     6.995    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0
    SLICE_X83Y33         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.964     8.909    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X83Y33         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[7]/C
                         clock pessimism              1.138    10.047    
                         clock uncertainty           -0.035    10.011    
    SLICE_X83Y33         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.951    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.585ns (23.353%)  route 1.920ns (76.647%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 8.916 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.155ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.216     5.815    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y36         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.961 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.167     6.128    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X83Y37         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     6.225 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.148     6.373    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg[0]
    SLICE_X83Y36         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     6.424 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.281     6.705    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3_n_0
    SLICE_X82Y37         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     6.744 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.332     7.076    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X83Y37         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.971     8.916    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X83Y37         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              1.138    10.054    
                         clock uncertainty           -0.035    10.018    
    SLICE_X83Y37         FDPE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.043    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.474ns (19.709%)  route 1.931ns (80.291%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 8.912 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.155ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.500     6.308    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.431 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1/O
                         net (fo=11, routed)          0.545     6.976    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0
    SLICE_X82Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.967     8.912    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X82Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]/C
                         clock pessimism              1.138    10.050    
                         clock uncertainty           -0.035    10.014    
    SLICE_X82Y32         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.953    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.474ns (19.750%)  route 1.926ns (80.250%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.908 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.155ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.500     6.308    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.431 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1/O
                         net (fo=11, routed)          0.540     6.971    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.963     8.908    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X83Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]/C
                         clock pessimism              1.138    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X83Y32         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     9.950    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.474ns (19.750%)  route 1.926ns (80.250%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.908 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.155ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.500     6.308    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.431 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1/O
                         net (fo=11, routed)          0.540     6.971    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.963     8.908    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X83Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[5]/C
                         clock pessimism              1.138    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X83Y32         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.950    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.474ns (19.750%)  route 1.926ns (80.250%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.908 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.155ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.500     6.308    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.431 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1/O
                         net (fo=11, routed)          0.540     6.971    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.963     8.908    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X83Y32         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[8]/C
                         clock pessimism              1.138    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X83Y32         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     9.950    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.585ns (23.684%)  route 1.885ns (76.316%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 8.916 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.155ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.216     5.815    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/mst_rd_en_d1_reg_0
    SLICE_X83Y36         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.961 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo_i_2/O
                         net (fo=8, routed)           0.167     6.128    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X83Y37         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     6.225 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.148     6.373    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg[0]
    SLICE_X83Y36         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     6.424 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.281     6.705    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3_n_0
    SLICE_X82Y37         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     6.744 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.297     7.041    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X83Y37         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.971     8.916    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X83Y37         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              1.138    10.054    
                         clock uncertainty           -0.035    10.018    
    SLICE_X83Y37         FDPE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.043    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.559ns (23.137%)  route 1.857ns (76.863%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 8.862 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.155ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.060     5.659    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/mst_rd_en_d1_reg_0
    SLICE_X85Y36         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.712 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo_i_1/O
                         net (fo=9, routed)           0.507     6.219    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X86Y34         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.309 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.166     6.475    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg[0]
    SLICE_X88Y34         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     6.600 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.095     6.695    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3_n_0
    SLICE_X88Y36         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     6.734 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.253     6.987    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X88Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.917     8.862    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X88Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              1.138    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X88Y36         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.025     9.990    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.475ns (20.448%)  route 1.848ns (79.552%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 8.910 - 5.556 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.171ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.155ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.102     4.571    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X85Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.648 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/lanes_updated_reg[1]/Q
                         net (fo=91, routed)          0.634     5.282    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/Q[1]
    SLICE_X84Y35         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.405 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2/O
                         net (fo=5, routed)           0.142     5.547    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/mst_rd_en_d1_i_2_n_0
    SLICE_X85Y36         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.599 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/CSI_OPT3_OFF.ppi_fifo_i_3/O
                         net (fo=7, routed)           0.110     5.709    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/mst_rd_en_d1_reg
    SLICE_X85Y36         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.808 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/pkt_fifo_cnt[1]_i_4/O
                         net (fo=9, routed)           0.444     6.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/empty_fwft_i_reg
    SLICE_X81Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     6.376 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[19]_i_1/O
                         net (fo=10, routed)          0.518     6.894    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[19]_i_1_n_0
    SLICE_X82Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.965     8.910    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X82Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[11]/C
                         clock pessimism              1.138    10.048    
                         clock uncertainty           -0.035    10.012    
    SLICE_X82Y31         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     9.951    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.082ns (42.932%)  route 0.109ns (57.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.591ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      0.955ns (routing 0.155ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.171ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.955     3.344    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X84Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y34         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.404 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=5, routed)           0.085     3.489    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/goreg_dm.dout_i_reg[11]_0[5]
    SLICE_X83Y34         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     3.511 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[35]_i_1/O
                         net (fo=1, routed)           0.024     3.535    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/p_1_in[35]
    SLICE_X83Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.122     4.591    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X83Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[35]/C
                         clock pessimism             -1.138     3.453    
    SLICE_X83Y34         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.513    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Net Delay (Source):      0.966ns (routing 0.155ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.171ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.966     3.355    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X82Y38         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.413 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.085     3.498    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X82Y36         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.132     4.601    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y36         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -1.192     3.409    
    SLICE_X82Y36         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.471    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.038ns (47.500%)  route 0.042ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      0.626ns (routing 0.097ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.108ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.626     2.153    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y34         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.191 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.042     2.233    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[4]
    SLICE_X79Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.715     2.931    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.772     2.159    
    SLICE_X79Y34         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.206    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.058ns (27.103%)  route 0.156ns (72.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      0.965ns (routing 0.155ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.171ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.965     3.354    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X82Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y31         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.412 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/Q
                         net (fo=1, routed)           0.156     3.568    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIG0
    SLICE_X79Y31         RAMD32                                       r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.131     4.600    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X79Y31         RAMD32                                       r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMG/CLK
                         clock pessimism             -1.138     3.462    
    SLICE_X79Y31         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     3.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMG
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      0.586ns (routing 0.097ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.108ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.586     2.113    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X93Y37         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.152 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[4]/Q
                         net (fo=1, routed)           0.042     2.194    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1[4]
    SLICE_X93Y37         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.672     2.888    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X93Y37         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[4]/C
                         clock pessimism             -0.769     2.119    
    SLICE_X93Y37         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.166    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/ppi_fifo_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.rx_sot_det_align_i/hs_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      0.921ns (routing 0.155ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.171ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.921     3.310    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.rx_sot_det_align_i/rx_div4_clk
    SLICE_X93Y43         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.rx_sot_det_align_i/hs_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.368 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.rx_sot_det_align_i/hs_data_reg[1]/Q
                         net (fo=1, routed)           0.122     3.490    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxdatahs[1]
    SLICE_X92Y41         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.071     4.540    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/dl1_rxbyteclkhs
    SLICE_X92Y41         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[1]/C
                         clock pessimism             -1.138     3.402    
    SLICE_X92Y41         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.462    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_inf1/rxdatahs_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.845%)  route 0.084ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    1.191ns
  Clock Net Delay (Source):      0.971ns (routing 0.155ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.171ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.971     3.360    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y36         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.418 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.084     3.502    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[1]
    SLICE_X82Y37         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.131     4.600    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y37         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -1.191     3.409    
    SLICE_X82Y37         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.471    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.058ns (26.852%)  route 0.158ns (73.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      0.969ns (routing 0.155ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.171ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.969     3.358    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X82Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.416 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[36]/Q
                         net (fo=1, routed)           0.158     3.574    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DIE0
    SLICE_X79Y33         RAMD32                                       r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.134     4.603    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X79Y33         RAMD32                                       r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAME/CLK
                         clock pessimism             -1.138     3.465    
    SLICE_X79Y33         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     3.542    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAME
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      0.963ns (routing 0.155ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.171ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.963     3.352    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X85Y41         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y41         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.412 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.120     3.532    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[2]
    SLICE_X84Y39         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.108     4.577    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X84Y39         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -1.138     3.439    
    SLICE_X84Y39         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.499    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Net Delay (Source):      0.961ns (routing 0.155ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.171ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.346    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.371 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.374    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.628 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.634    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     1.008 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     2.365    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.389 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.961     3.350    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y40         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.408 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.122     3.530    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH0
    SLICE_X85Y41         RAMD32                                       r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.134     4.603    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X85Y41         RAMD32                                       r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -1.192     3.411    
    SLICE_X85Y41         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.496    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y82  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y84  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y86  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.556       3.862      BITSLICE_RX_TX_X0Y88  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.290         5.556       4.266      BUFGCE_X0Y8           design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/I
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y38          design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y38          design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y38          design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.064         5.556       4.492      SLICE_X82Y38          design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y88  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y82  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y86  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y84  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y86  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y88  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y82  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y84  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y78  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y82  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y82  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y84  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y86  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y88  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y84  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[32].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y86  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.778       2.016      BITSLICE_RX_TX_X0Y88  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  To Clock:  clk_out4_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.063ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.518ns  (logic 0.079ns (15.251%)  route 0.439ns (84.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X75Y54         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.439     0.518    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X74Y54         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X74Y54         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.474ns  (logic 0.079ns (16.667%)  route 0.395ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X75Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.395     0.474    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y54         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X74Y54         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.404ns  (logic 0.079ns (19.554%)  route 0.325ns (80.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X75Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.325     0.404    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y54         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X74Y54         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.330ns  (logic 0.079ns (23.939%)  route 0.251ns (76.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X75Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.251     0.330    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X74Y55         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X74Y55         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X75Y55         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.201     0.280    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X75Y55         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X75Y55         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  5.301    





---------------------------------------------------------------------------------------------------
From Clock:  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  To Clock:  clk_out4_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.063ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.518ns  (logic 0.078ns (15.058%)  route 0.440ns (84.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X79Y30         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.440     0.518    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X79Y30         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X79Y30         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.485ns  (logic 0.078ns (16.082%)  route 0.407ns (83.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X79Y30         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.407     0.485    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X79Y30         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X79Y30         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.451ns  (logic 0.078ns (17.295%)  route 0.373ns (82.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X79Y30         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.451    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X78Y30         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X78Y30         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y31                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.197     0.276    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X80Y31         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X80Y31         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out4_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (MaxDelay Path 5.556ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.556ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X79Y35         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.181     0.261    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X79Y36         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.556     5.556    
    SLICE_X79Y36         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.581    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  5.320    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_1_0
  To Clock:  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        2.972ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.387ns  (logic 0.078ns (20.155%)  route 0.309ns (79.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y56                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X74Y56         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.309     0.387    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X74Y56         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X74Y56         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.374ns  (logic 0.079ns (21.123%)  route 0.295ns (78.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y56                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     0.374    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X74Y56         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X74Y56         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.363ns  (logic 0.079ns (21.763%)  route 0.284ns (78.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y55                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.284     0.363    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X74Y55         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X74Y55         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.333ns  (logic 0.078ns (23.423%)  route 0.255ns (76.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y55                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y55         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.255     0.333    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X74Y55         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X74Y55         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55                                      0.000     0.000 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X75Y55         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.206     0.285    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X75Y55         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X75Y55         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  3.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_1_0
  To Clock:  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.531ns  (logic 0.079ns (14.878%)  route 0.452ns (85.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y31                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X80Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.452     0.531    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X79Y30         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X79Y30         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X79Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.311     0.390    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X79Y30         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X79Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y36                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X79Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.234     0.310    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X79Y35         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X79Y35         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X80Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.202     0.281    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X80Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X80Y34         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (MaxDelay Path 3.334ns)
  Data Path Delay:        0.270ns  (logic 0.079ns (29.259%)  route 0.191ns (70.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32                                      0.000     0.000 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.191     0.270    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X78Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.334     3.334    
    SLICE_X78Y34         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.359    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  3.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       18.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.911ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.080ns (9.456%)  route 0.766ns (90.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 21.350 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.865ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.766     2.104    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X69Y40         FDPE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.742    21.350    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X69Y40         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.183    21.168    
                         clock uncertainty           -0.087    21.081    
    SLICE_X69Y40         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    21.015    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.015    
                         arrival time                          -2.104    
  -------------------------------------------------------------------
                         slack                                 18.911    

Slack (MET) :             18.933ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.080ns (9.615%)  route 0.752ns (90.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 21.358 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.865ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.752     2.090    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.750    21.358    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.183    21.175    
                         clock uncertainty           -0.087    21.089    
    SLICE_X68Y44         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    21.023    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.023    
                         arrival time                          -2.090    
  -------------------------------------------------------------------
                         slack                                 18.933    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X68Y44         FDPE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y44         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    

Slack (MET) :             18.935ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.002ns  (clk_out1_design_1_clk_wiz_1_0 rise@20.002ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.080ns (9.650%)  route 0.749ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 21.357 - 20.002 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.951ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.865ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.744    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.974     1.258    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.338 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.749     2.087    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X68Y44         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     20.002    20.002 r  
    PS8_X0Y0             PS8                          0.000    20.002 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.107    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.132 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146    21.278    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.908    19.370 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    19.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.608 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.749    21.357    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y44         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism             -0.183    21.174    
                         clock uncertainty           -0.087    21.088    
    SLICE_X68Y44         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    21.022    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 18.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.084ns (routing 0.521ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.582ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.084     0.834    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y22         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.874 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     0.940    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y22         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.230     0.749    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y22         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.100     0.849    
    SLICE_X63Y22         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     0.829    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.084ns (routing 0.521ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.582ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.084     0.834    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y22         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.874 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     0.940    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y22         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.230     0.749    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y22         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.100     0.849    
    SLICE_X63Y22         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.829    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.084ns (routing 0.521ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.582ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.084     0.834    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y22         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.874 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     0.940    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y22         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.230     0.749    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y22         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.100     0.849    
    SLICE_X63Y22         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.829    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.080ns (routing 0.521ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.582ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.080     0.830    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X71Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.870 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.076     0.946    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X70Y39         FDPE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.231     0.750    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.100     0.850    
    SLICE_X70Y39         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.830    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.080ns (routing 0.521ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.582ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.080     0.830    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X71Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.870 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.075     0.945    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X70Y39         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.230     0.749    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.100     0.849    
    SLICE_X70Y39         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.829    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.080ns (routing 0.521ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.582ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.080     0.830    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X71Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.870 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.075     0.945    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X70Y39         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.230     0.749    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.100     0.849    
    SLICE_X70Y39         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     0.829    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.041ns (24.260%)  route 0.128ns (75.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.086ns (routing 0.521ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.582ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.086     0.836    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.877 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.128     1.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X70Y41         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.232     0.751    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y41         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.106     0.857    
    SLICE_X70Y41         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.041ns (24.260%)  route 0.128ns (75.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.086ns (routing 0.521ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.582ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.086     0.836    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.877 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.128     1.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X70Y41         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.232     0.751    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y41         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.106     0.857    
    SLICE_X70Y41         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.041ns (24.260%)  route 0.128ns (75.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.086ns (routing 0.521ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.582ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.086     0.836    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.877 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.128     1.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X70Y41         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.232     0.751    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y41         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.106     0.857    
    SLICE_X70Y41         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@10.001ns period=20.002ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.041ns (24.260%)  route 0.128ns (75.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.086ns (routing 0.521ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.582ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.267    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.250 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.086     0.836    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y39         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.877 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=38, routed)          0.128     1.005    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X70Y41         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.500    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.481 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=2950, routed)        1.232     0.751    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y41         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.106     0.857    
    SLICE_X70Y41         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.837    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/gen_spkt_fifo/generic_pkt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_design_1_clk_wiz_1_0
  To Clock:  clk_out4_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.178ns (15.614%)  route 0.962ns (84.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 4.764 - 3.334 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.852ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.779ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.058     1.353    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X45Y86         FDRE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.434 f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.187     1.621    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X45Y86         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     1.718 f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.775     2.493    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y91         FDPE                                         f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.815     4.764    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y91         FDPE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.181     4.583    
                         clock uncertainty           -0.066     4.517    
    SLICE_X45Y91         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     4.451    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.451    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.178ns (15.628%)  route 0.961ns (84.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 4.766 - 3.334 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.852ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.779ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.058     1.353    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X45Y86         FDRE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.434 f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.187     1.621    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X45Y86         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     1.718 f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.774     2.492    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y91         FDCE                                         f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.817     4.766    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y91         FDCE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.181     4.585    
                         clock uncertainty           -0.066     4.519    
    SLICE_X45Y91         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     4.453    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.171ns (14.921%)  route 0.975ns (85.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 4.757 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.779ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.639     2.460    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.808     4.757    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.180     4.576    
                         clock uncertainty           -0.066     4.510    
    SLICE_X40Y88         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     4.444    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.171ns (14.921%)  route 0.975ns (85.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 4.757 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.779ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.639     2.460    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y88         FDPE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.808     4.757    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X40Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.180     4.576    
                         clock uncertainty           -0.066     4.510    
    SLICE_X40Y88         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     4.444    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.171ns (14.961%)  route 0.972ns (85.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 4.756 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.779ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.636     2.457    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.807     4.756    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.180     4.575    
                         clock uncertainty           -0.066     4.509    
    SLICE_X40Y88         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     4.443    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.171ns (14.961%)  route 0.972ns (85.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 4.756 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.779ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.636     2.457    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.807     4.756    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.180     4.575    
                         clock uncertainty           -0.066     4.509    
    SLICE_X40Y88         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     4.443    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.171ns (14.961%)  route 0.972ns (85.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 4.756 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.779ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.636     2.457    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.807     4.756    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.180     4.575    
                         clock uncertainty           -0.066     4.509    
    SLICE_X40Y88         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     4.443    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.171ns (14.961%)  route 0.972ns (85.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 4.756 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.779ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.636     2.457    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.807     4.756    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.180     4.575    
                         clock uncertainty           -0.066     4.509    
    SLICE_X40Y88         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     4.443    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.171ns (14.961%)  route 0.972ns (85.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 4.756 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.779ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.636     2.457    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.807     4.756    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.180     4.575    
                         clock uncertainty           -0.066     4.509    
    SLICE_X40Y88         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     4.443    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out4_design_1_clk_wiz_1_0 rise@3.334ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.171ns (14.961%)  route 0.972ns (85.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 4.756 - 3.334 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.852ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.779ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255    -0.733    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.705 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       2.019     1.314    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y88         FDPE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.395 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.336     1.731    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y86         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.821 f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          0.636     2.457    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      3.334     3.334 r  
    PS8_X0Y0             PS8                          0.000     3.334 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     3.439    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.464 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     4.610    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.908     2.702 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     2.925    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.949 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.807     4.756    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.180     4.575    
                         clock uncertainty           -0.066     4.509    
    SLICE_X40Y88         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     4.443    design_1_i/axi_interconnect_hp1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.121ns (routing 0.464ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.514ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.121     0.877    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X42Y101        FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.917 f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.068     0.985    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X42Y101        FDPE                                         f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.267     0.793    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X42Y101        FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.101     0.894    
    SLICE_X42Y101        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.874    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.121ns (routing 0.464ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.514ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.121     0.877    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X42Y101        FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.917 f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.068     0.985    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X42Y101        FDPE                                         f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.267     0.793    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X42Y101        FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.101     0.894    
    SLICE_X42Y101        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.874    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.040ns (35.088%)  route 0.074ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.127ns (routing 0.464ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.514ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.127     0.883    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y68         FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.923 f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.074     0.997    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X41Y68         FDPE                                         f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.278     0.804    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X41Y68         FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.100     0.904    
    SLICE_X41Y68         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.884    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.040ns (35.088%)  route 0.074ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.127ns (routing 0.464ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.514ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.127     0.883    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y68         FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.923 f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.074     0.997    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X41Y68         FDPE                                         f  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.278     0.804    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X41Y68         FDPE                                         r  design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.100     0.904    
    SLICE_X41Y68         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.884    design_1_i/axi_interconnect_hp1/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Net Delay (Source):      1.140ns (routing 0.464ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.514ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.140     0.896    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y113        FDPE                                         r  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.935 f  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.107     1.042    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X52Y113        FDPE                                         f  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.276     0.802    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X52Y113        FDPE                                         r  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.136     0.938    
    SLICE_X52Y113        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.918    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Net Delay (Source):      1.140ns (routing 0.464ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.514ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.140     0.896    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y113        FDPE                                         r  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.935 f  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.107     1.042    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X52Y113        FDPE                                         f  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.276     0.802    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X52Y113        FDPE                                         r  design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.136     0.938    
    SLICE_X52Y113        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.918    design_1_i/mipi_csi2_rx1/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Net Delay (Source):      1.121ns (routing 0.464ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.514ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.121     0.877    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y122        FDPE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.917 f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.095     1.012    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X39Y122        FDPE                                         f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.240     0.766    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X39Y122        FDPE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.141     0.907    
    SLICE_X39Y122        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.887    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Net Delay (Source):      1.121ns (routing 0.464ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.514ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.121     0.877    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y122        FDPE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.917 f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.095     1.012    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X39Y122        FDPE                                         f  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.240     0.766    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X39Y122        FDPE                                         r  design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.141     0.907    
    SLICE_X39Y122        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.887    design_1_i/axi_interconnect_hp1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.122ns (routing 0.464ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.514ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.122     0.878    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y101        FDPE                                         r  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.918 f  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.080     0.998    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X44Y101        FDPE                                         f  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.265     0.791    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.101     0.892    
    SLICE_X44Y101        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.872    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_1_0 rise@0.000ns - clk_out4_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.122ns (routing 0.464ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.514ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151    -0.261    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.244 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.122     0.878    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y101        FDPE                                         r  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.918 f  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.080     0.998    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X44Y101        FDPE                                         f  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172    -0.493    design_1_i/clk_wiz_1/inst/clk_out4_design_1_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.474 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=58095, routed)       1.265     0.791    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.101     0.892    
    SLICE_X44Y101        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.872    design_1_i/mipi_csi2_rx0/axi_data_fifo_0/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_design_1_clk_wiz_1_0
  To Clock:  clk_out5_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.080ns (4.941%)  route 1.539ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 6.438 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.948ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.539     3.120    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X76Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.819     6.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X76Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]/C
                         clock pessimism             -0.174     6.263    
                         clock uncertainty           -0.070     6.194    
    SLICE_X76Y100        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.128    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.080ns (4.941%)  route 1.539ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 6.438 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.948ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.539     3.120    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X76Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.819     6.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X76Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]/C
                         clock pessimism             -0.174     6.263    
                         clock uncertainty           -0.070     6.194    
    SLICE_X76Y100        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.128    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.080ns (4.723%)  route 1.614ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 6.512 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.948ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.614     3.195    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y99         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.893     6.512    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y99         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg/C
                         clock pessimism             -0.169     6.343    
                         clock uncertainty           -0.070     6.273    
    SLICE_X81Y99         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.207    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.rxactivehs_coreclk_sync_r_reg
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_state_extn_r_reg/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.080ns (4.723%)  route 1.614ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 6.512 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.948ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.614     3.195    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y99         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_state_extn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.893     6.512    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y99         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_state_extn_r_reg/C
                         clock pessimism             -0.169     6.343    
                         clock uncertainty           -0.070     6.273    
    SLICE_X81Y99         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.207    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_state_extn_r_reg
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.080ns (4.796%)  route 1.588ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6.511 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.948ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.588     3.169    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.892     6.511    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]/C
                         clock pessimism             -0.169     6.342    
                         clock uncertainty           -0.070     6.272    
    SLICE_X81Y100        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.206    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.080ns (4.796%)  route 1.588ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6.511 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.948ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.588     3.169    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.892     6.511    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]/C
                         clock pessimism             -0.169     6.342    
                         clock uncertainty           -0.070     6.272    
    SLICE_X81Y100        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.206    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.080ns (4.796%)  route 1.588ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6.511 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.948ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.588     3.169    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.892     6.511    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[3]/C
                         clock pessimism             -0.169     6.342    
                         clock uncertainty           -0.070     6.272    
    SLICE_X81Y100        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.206    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.080ns (4.796%)  route 1.588ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6.511 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.948ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.588     3.169    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.892     6.511    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[4]/C
                         clock pessimism             -0.169     6.342    
                         clock uncertainty           -0.070     6.272    
    SLICE_X81Y100        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.206    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.080ns (4.799%)  route 1.587ns (95.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.513 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.948ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.587     3.168    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_rst
    SLICE_X81Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.894     6.513    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/core_clk
    SLICE_X81Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]/C
                         clock pessimism             -0.169     6.344    
                         clock uncertainty           -0.070     6.274    
    SLICE_X81Y100        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.208    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.208    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.001ns  (clk_out5_design_1_clk_wiz_1_0 rise@5.001ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.080ns (5.131%)  route 1.479ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 6.514 - 5.001 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 1.040ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.948ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.286     1.449    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -2.437    -0.988 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.260    -0.728    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.700 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         2.201     1.501    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.581 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          1.479     3.060    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X79Y100        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      5.001     5.001 r  
    PS8_X0Y0             PS8                          0.000     5.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.146     6.277    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.908     4.369 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.226     4.595    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.619 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.895     6.514    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X79Y100        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]/C
                         clock pessimism             -0.169     6.345    
                         clock uncertainty           -0.070     6.275    
    SLICE_X79Y100        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.209    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates.stop_extn_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.209    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.211ns (routing 0.570ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.633ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.211     0.971    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.011 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          0.107     1.118    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X94Y107        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.367     0.898    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X94Y107        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism              0.132     1.030    
    SLICE_X94Y107        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.010    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.211ns (routing 0.570ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.633ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.211     0.971    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X92Y107        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.011 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=61, routed)          0.114     1.125    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X93Y107        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.368     0.899    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X93Y107        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg/C
                         clock pessimism              0.132     1.031    
    SLICE_X93Y107        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.011    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.218ns (routing 0.570ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.633ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.218     0.978    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y75         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.018 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.128     1.146    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X93Y73         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.370     0.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X93Y73         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism              0.132     1.033    
    SLICE_X93Y73         FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     1.013    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.218ns (routing 0.570ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.633ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.218     0.978    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y75         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.018 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.128     1.146    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X93Y73         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.370     0.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X93Y73         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                         clock pessimism              0.132     1.033    
    SLICE_X93Y73         FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.020     1.013    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.220ns (routing 0.570ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.633ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.220     0.980    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y117        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.020 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.100     1.120    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X91Y118        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.372     0.903    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y118        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism              0.100     1.003    
    SLICE_X91Y118        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.983    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.220ns (routing 0.570ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.633ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.220     0.980    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y117        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.020 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.100     1.120    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X91Y118        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.372     0.903    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y118        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism              0.100     1.003    
    SLICE_X91Y118        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.983    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.220ns (routing 0.570ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.633ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.220     0.980    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y117        FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.020 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.100     1.120    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X91Y118        FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.372     0.903    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X91Y118        FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism              0.100     1.003    
    SLICE_X91Y118        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.983    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.218ns (routing 0.570ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.633ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.218     0.978    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y75         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.018 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.124     1.142    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X93Y74         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.360     0.891    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X93Y74         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism              0.132     1.023    
    SLICE_X93Y74         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.003    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.218ns (routing 0.570ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.633ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.218     0.978    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y75         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.018 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.124     1.142    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X93Y74         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.360     0.891    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X93Y74         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism              0.132     1.023    
    SLICE_X93Y74         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.003    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_1_0 rise@0.000ns - clk_out5_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      1.218ns (routing 0.570ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.633ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.795    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.207    -0.412 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.155    -0.257    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.240 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.218     0.978    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X92Y75         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.018 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.124     1.142    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X93Y74         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.786     0.902    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -1.567    -0.665 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.177    -0.488    design_1_i/clk_wiz_1/inst/clk_out5_design_1_clk_wiz_1_0
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.469 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=738, routed)         1.360     0.891    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X93Y74         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism              0.132     1.023    
    SLICE_X93Y74         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.003    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT
  To Clock:  csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.171ns (11.147%)  route 1.363ns (88.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 9.017 - 5.556 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.243     4.700    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y69         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.781 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.487     5.268    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y70         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.358 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.876     6.234    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X82Y60         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.079     9.017    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y60         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              1.200    10.217    
                         clock uncertainty           -0.035    10.182    
    SLICE_X82Y60         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    10.116    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.171ns (11.147%)  route 1.363ns (88.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 9.017 - 5.556 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.243     4.700    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y69         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.781 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.487     5.268    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y70         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.358 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.876     6.234    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X82Y60         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.079     9.017    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X82Y60         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              1.200    10.217    
                         clock uncertainty           -0.035    10.182    
    SLICE_X82Y60         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    10.116    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.171ns (11.235%)  route 1.351ns (88.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 9.014 - 5.556 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.243     4.700    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y69         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.781 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.487     5.268    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y70         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.358 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.864     6.222    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X83Y60         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.076     9.014    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X83Y60         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              1.200    10.214    
                         clock uncertainty           -0.035    10.179    
    SLICE_X83Y60         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    10.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.171ns (11.235%)  route 1.351ns (88.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 9.014 - 5.556 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.243     4.700    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y69         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.781 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.487     5.268    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y70         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.358 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.864     6.222    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X83Y60         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.076     9.014    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X83Y60         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              1.200    10.214    
                         clock uncertainty           -0.035    10.179    
    SLICE_X83Y60         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    10.113    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.171ns (11.243%)  route 1.350ns (88.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 9.016 - 5.556 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.243     4.700    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y69         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.781 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.487     5.268    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y70         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.358 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.863     6.221    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X83Y60         FDPE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.078     9.016    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X83Y60         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              1.200    10.216    
                         clock uncertainty           -0.035    10.181    
    SLICE_X83Y60         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    10.115    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.231ns (16.776%)  route 1.146ns (83.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 9.024 - 5.556 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    1.091ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.171ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.155ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.244     4.701    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y66         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.782 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.493     5.275    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X76Y63         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     5.425 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.653     6.078    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X81Y59         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.086     9.024    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X81Y59         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              1.091    10.115    
                         clock uncertainty           -0.035    10.080    
    SLICE_X81Y59         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    10.014    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.177ns (13.199%)  route 1.164ns (86.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.006 - 5.556 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.246     4.703    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.780 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.235     5.015    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X82Y66         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.115 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.929     6.044    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y67         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.068     9.006    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              1.145    10.151    
                         clock uncertainty           -0.035    10.115    
    SLICE_X84Y67         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    10.049    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.177ns (13.199%)  route 1.164ns (86.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.006 - 5.556 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.246     4.703    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.780 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.235     5.015    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X82Y66         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.115 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.929     6.044    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X84Y67         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.068     9.006    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              1.145    10.151    
                         clock uncertainty           -0.035    10.115    
    SLICE_X84Y67         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    10.049    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.177ns (13.199%)  route 1.164ns (86.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.006 - 5.556 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.246     4.703    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.780 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.235     5.015    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X82Y66         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.115 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.929     6.044    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X84Y67         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.068     9.006    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X84Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              1.145    10.151    
                         clock uncertainty           -0.035    10.115    
    SLICE_X84Y67         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.049    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.177ns (13.199%)  route 1.164ns (86.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.006 - 5.556 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.547     3.429    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.457 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.246     4.703    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.780 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.235     5.015    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X82Y66         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.115 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.929     6.044    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X84Y67         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    Y4                                                0.000     5.556 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.350     7.914    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.938 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         1.068     9.006    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X84Y67         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              1.145    10.151    
                         clock uncertainty           -0.035    10.115    
    SLICE_X84Y67         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.049    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Net Delay (Source):      0.721ns (routing 0.097ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.721     2.244    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y53         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.283 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.098     2.381    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y54         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.822     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.770     2.263    
    SLICE_X73Y54         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.243    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Net Delay (Source):      0.721ns (routing 0.097ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.721     2.244    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y53         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.283 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.098     2.381    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y54         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.822     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.770     2.263    
    SLICE_X73Y54         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.243    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Net Delay (Source):      0.721ns (routing 0.097ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.721     2.244    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y53         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.283 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.098     2.381    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y54         FDPE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.822     3.033    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.770     2.263    
    SLICE_X73Y54         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.243    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.108ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X75Y56         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.828     3.039    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y56         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.740     2.299    
    SLICE_X75Y56         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.279    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.108ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X75Y56         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.828     3.039    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X75Y56         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.740     2.299    
    SLICE_X75Y56         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.279    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.108ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y56         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.828     3.039    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y56         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.740     2.299    
    SLICE_X75Y56         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.279    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.108ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y56         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.828     3.039    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y56         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.740     2.299    
    SLICE_X75Y56         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.279    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y56         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.824     3.035    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y56         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.740     2.295    
    SLICE_X75Y56         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.275    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y56         FDPE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.824     3.035    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y56         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.740     2.295    
    SLICE_X75Y56         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     2.275    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      0.722ns (routing 0.097ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.874     1.506    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.523 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.722     2.245    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y54         FDPE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.284 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.138     2.422    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y56         FDCE                                         f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    Y4                                                0.000     0.000 r  csi_mipi_phy_if0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y60 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    Y4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y130
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.bd_bf15_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.002     2.192    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.211 r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_bf15_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=787, routed)         0.824     3.035    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y56         FDCE                                         r  design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.740     2.295    
    SLICE_X75Y56         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.275    design_1_i/mipi_csi2_rx0/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT
  To Clock:  csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.179ns (13.479%)  route 1.149ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 8.866 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.919     5.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.921     8.866    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X88Y34         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              1.138    10.004    
                         clock uncertainty           -0.035     9.969    
    SLICE_X88Y34         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     9.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.179ns (13.479%)  route 1.149ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 8.866 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.919     5.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.921     8.866    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X88Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              1.138    10.004    
                         clock uncertainty           -0.035     9.969    
    SLICE_X88Y34         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     9.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.179ns (13.479%)  route 1.149ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 8.866 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.919     5.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.921     8.866    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X88Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              1.138    10.004    
                         clock uncertainty           -0.035     9.969    
    SLICE_X88Y34         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     9.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.179ns (13.479%)  route 1.149ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 8.866 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.919     5.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.921     8.866    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X88Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              1.138    10.004    
                         clock uncertainty           -0.035     9.969    
    SLICE_X88Y34         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     9.903    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.179ns (13.509%)  route 1.146ns (86.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 8.865 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.916     5.900    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X88Y34         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.920     8.865    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X88Y34         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              1.138    10.003    
                         clock uncertainty           -0.035     9.968    
    SLICE_X88Y34         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.066     9.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.179ns (13.509%)  route 1.146ns (86.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 8.865 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.916     5.900    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X88Y34         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.920     8.865    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X88Y34         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              1.138    10.003    
                         clock uncertainty           -0.035     9.968    
    SLICE_X88Y34         FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066     9.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.179ns (13.509%)  route 1.146ns (86.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 8.865 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.916     5.900    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.920     8.865    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X88Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              1.138    10.003    
                         clock uncertainty           -0.035     9.968    
    SLICE_X88Y34         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     9.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.179ns (13.509%)  route 1.146ns (86.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 8.865 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.916     5.900    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X88Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.920     8.865    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X88Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              1.138    10.003    
                         clock uncertainty           -0.035     9.968    
    SLICE_X88Y34         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     9.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.179ns (14.139%)  route 1.087ns (85.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 8.862 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.155ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.857     5.841    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X88Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.917     8.862    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X88Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              1.138    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X88Y36         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     9.899    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.556ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@5.556ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.179ns (14.139%)  route 1.087ns (85.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 8.862 - 5.556 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.171ns, distribution 0.935ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.155ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.438    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.488 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.494    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.670     1.164 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.177    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.705     1.882 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.559     3.441    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.469 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         1.106     4.575    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y34         FDRE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.656 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.230     4.886    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X81Y34         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.984 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.857     5.841    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X88Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      5.556     5.556 r  
    AE5                                               0.000     5.556 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     5.556    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.901    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.901 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     5.902    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     5.927 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     5.930    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     6.184 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     6.190    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.374     6.564 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.357     7.921    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.945 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.917     8.862    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X88Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              1.138    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X88Y36         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     9.899    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  4.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.618     2.145    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y30         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.185 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.251    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y30         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.709     2.925    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y30         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.764     2.161    
    SLICE_X83Y30         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.141    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.618     2.145    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y30         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.185 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.251    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y30         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.709     2.925    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y30         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.764     2.161    
    SLICE_X83Y30         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.141    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.618     2.145    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y30         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.185 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.251    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y30         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.709     2.925    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y30         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.764     2.161    
    SLICE_X83Y30         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.141    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[0]/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.040ns (21.622%)  route 0.145ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.621ns (routing 0.097ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.108ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.621     2.148    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X81Y38         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.188 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[1]/Q
                         net (fo=36, routed)          0.145     2.333    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/arststages_ff_reg[1]
    SLICE_X80Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.704     2.920    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/dl0_rxbyteclkhs
    SLICE_X80Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[0]/C
                         clock pessimism             -0.726     2.194    
    SLICE_X80Y36         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.174    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[1]/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.040ns (21.622%)  route 0.145ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.621ns (routing 0.097ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.108ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.621     2.148    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X81Y38         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.188 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[1]/Q
                         net (fo=36, routed)          0.145     2.333    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/arststages_ff_reg[1]
    SLICE_X80Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.704     2.920    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/dl0_rxbyteclkhs
    SLICE_X80Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[1]/C
                         clock pessimism             -0.726     2.194    
    SLICE_X80Y36         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.174    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/reg_inf/active_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.054ns (25.592%)  route 0.157ns (74.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.108ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.618     2.145    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X84Y38         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.185 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.050     2.235    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y36         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.107     2.356    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X85Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.708     2.924    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X85Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.726     2.198    
    SLICE_X85Y36         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.178    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.054ns (25.592%)  route 0.157ns (74.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.108ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.618     2.145    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X84Y38         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.185 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.050     2.235    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y36         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.107     2.356    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X85Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.708     2.924    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X85Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.726     2.198    
    SLICE_X85Y36         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.178    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.054ns (25.592%)  route 0.157ns (74.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.108ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.618     2.145    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X84Y38         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.185 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.050     2.235    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y36         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[11]_i_2/O
                         net (fo=52, routed)          0.107     2.356    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X85Y36         FDPE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.708     2.924    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y36         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.726     2.198    
    SLICE_X85Y36         FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     2.178    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.621ns (routing 0.097ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.108ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.621     2.148    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y30         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.187 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.203     2.390    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.715     2.931    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.726     2.205    
    SLICE_X79Y34         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.185    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Net Delay (Source):      0.621ns (routing 0.097ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.108ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.001     0.227    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.022     0.249 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.252    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.208     0.460 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.466    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.166     0.632 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.878     1.510    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.527 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.621     2.148    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y30         FDPE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.187 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.203     2.390    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y34         FDCE                                         f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_mipi_phy_if1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  csi_mipi_phy_if1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.037     0.374 f  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.379    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n4_rx_bit_ctrl_in0[9]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.482     0.861 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.872    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/n4_rx_bit_ctrl_out0[20]
    BITSLICE_RX_TX_X0Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.318     1.190 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.bd_7fd4_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           1.007     2.197    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.216 r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/phy/inst/bd_7fd4_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=787, routed)         0.715     2.931    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y34         FDCE                                         r  design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.726     2.205    
    SLICE_X79Y34         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.185    design_1_i/mipi_csi2_rx1/mipi_csi2_rx_subsystem_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.205    





