Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6a56d17d72de435fa911c0971cc8612e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bin2bcd_tb_behav xil_defaultlib.bin2bcd_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.bin2bcd [bin2bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2bcd_tb
Built simulation snapshot bin2bcd_tb_behav
