<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi1_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a42b84aaceceeff8042d49a1f46806a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a42b84aaceceeff8042d49a1f46806a1b">REG_TWI1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020600U)</td></tr>
<tr class="memdesc:a42b84aaceceeff8042d49a1f46806a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Control Register  <a href="#a42b84aaceceeff8042d49a1f46806a1b">More...</a><br /></td></tr>
<tr class="separator:a42b84aaceceeff8042d49a1f46806a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62534651ce9cafed5c8b54b877a09b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a62534651ce9cafed5c8b54b877a09b82">REG_TWI1_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020604U)</td></tr>
<tr class="memdesc:a62534651ce9cafed5c8b54b877a09b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Master Mode Register  <a href="#a62534651ce9cafed5c8b54b877a09b82">More...</a><br /></td></tr>
<tr class="separator:a62534651ce9cafed5c8b54b877a09b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11aa107a517dce0a8525648ef266af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#aae11aa107a517dce0a8525648ef266af">REG_TWI1_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020608U)</td></tr>
<tr class="memdesc:aae11aa107a517dce0a8525648ef266af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Slave Mode Register  <a href="#aae11aa107a517dce0a8525648ef266af">More...</a><br /></td></tr>
<tr class="separator:aae11aa107a517dce0a8525648ef266af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbb5a1b146444101673bc6f30f23261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a9fbb5a1b146444101673bc6f30f23261">REG_TWI1_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002060CU)</td></tr>
<tr class="memdesc:a9fbb5a1b146444101673bc6f30f23261"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Internal Address Register  <a href="#a9fbb5a1b146444101673bc6f30f23261">More...</a><br /></td></tr>
<tr class="separator:a9fbb5a1b146444101673bc6f30f23261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4880f55806a4cd191afe519deb2e4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ab4880f55806a4cd191afe519deb2e4f1">REG_TWI1_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020610U)</td></tr>
<tr class="memdesc:ab4880f55806a4cd191afe519deb2e4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Clock Waveform Generator Register  <a href="#ab4880f55806a4cd191afe519deb2e4f1">More...</a><br /></td></tr>
<tr class="separator:ab4880f55806a4cd191afe519deb2e4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa96e6430df4a8db7b65dd810d2f1668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#aaa96e6430df4a8db7b65dd810d2f1668">REG_TWI1_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020620U)</td></tr>
<tr class="memdesc:aaa96e6430df4a8db7b65dd810d2f1668"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Status Register  <a href="#aaa96e6430df4a8db7b65dd810d2f1668">More...</a><br /></td></tr>
<tr class="separator:aaa96e6430df4a8db7b65dd810d2f1668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668b2c8284d862be929546fbad8227c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a668b2c8284d862be929546fbad8227c4">REG_TWI1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020624U)</td></tr>
<tr class="memdesc:a668b2c8284d862be929546fbad8227c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Interrupt Enable Register  <a href="#a668b2c8284d862be929546fbad8227c4">More...</a><br /></td></tr>
<tr class="separator:a668b2c8284d862be929546fbad8227c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac844e7f41e25d464af9d07e0d158a73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ac844e7f41e25d464af9d07e0d158a73a">REG_TWI1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020628U)</td></tr>
<tr class="memdesc:ac844e7f41e25d464af9d07e0d158a73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Interrupt Disable Register  <a href="#ac844e7f41e25d464af9d07e0d158a73a">More...</a><br /></td></tr>
<tr class="separator:ac844e7f41e25d464af9d07e0d158a73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f93eab6ba3d9309b23d086da11674f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#af3f93eab6ba3d9309b23d086da11674f">REG_TWI1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002062CU)</td></tr>
<tr class="memdesc:af3f93eab6ba3d9309b23d086da11674f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Interrupt Mask Register  <a href="#af3f93eab6ba3d9309b23d086da11674f">More...</a><br /></td></tr>
<tr class="separator:af3f93eab6ba3d9309b23d086da11674f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5421293151077ae9b7f70b27fa03a386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a5421293151077ae9b7f70b27fa03a386">REG_TWI1_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020630U)</td></tr>
<tr class="memdesc:a5421293151077ae9b7f70b27fa03a386"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Receive Holding Register  <a href="#a5421293151077ae9b7f70b27fa03a386">More...</a><br /></td></tr>
<tr class="separator:a5421293151077ae9b7f70b27fa03a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d37b092caf36757cb324de80310bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ab3d37b092caf36757cb324de80310bd0">REG_TWI1_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020634U)</td></tr>
<tr class="memdesc:ab3d37b092caf36757cb324de80310bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Transmit Holding Register  <a href="#ab3d37b092caf36757cb324de80310bd0">More...</a><br /></td></tr>
<tr class="separator:ab3d37b092caf36757cb324de80310bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f3c5fe2a8d75e75c213dbeb145dd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a39f3c5fe2a8d75e75c213dbeb145dd9a">REG_TWI1_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020638U)</td></tr>
<tr class="memdesc:a39f3c5fe2a8d75e75c213dbeb145dd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI SMBus Timing Register  <a href="#a39f3c5fe2a8d75e75c213dbeb145dd9a">More...</a><br /></td></tr>
<tr class="separator:a39f3c5fe2a8d75e75c213dbeb145dd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619c714348f6008f7d0f450f71fde214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a619c714348f6008f7d0f450f71fde214">REG_TWI1_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020640U)</td></tr>
<tr class="memdesc:a619c714348f6008f7d0f450f71fde214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Alternative Command Register  <a href="#a619c714348f6008f7d0f450f71fde214">More...</a><br /></td></tr>
<tr class="separator:a619c714348f6008f7d0f450f71fde214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67d6d958f50f951cf3e970bd4ff49bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ac67d6d958f50f951cf3e970bd4ff49bb">REG_TWI1_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020644U)</td></tr>
<tr class="memdesc:ac67d6d958f50f951cf3e970bd4ff49bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Filter Register  <a href="#ac67d6d958f50f951cf3e970bd4ff49bb">More...</a><br /></td></tr>
<tr class="separator:ac67d6d958f50f951cf3e970bd4ff49bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e4138acdd39949cf04889f13f0c59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a25e4138acdd39949cf04889f13f0c59c">REG_TWI1_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002064CU)</td></tr>
<tr class="memdesc:a25e4138acdd39949cf04889f13f0c59c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI SleepWalking Matching Register  <a href="#a25e4138acdd39949cf04889f13f0c59c">More...</a><br /></td></tr>
<tr class="separator:a25e4138acdd39949cf04889f13f0c59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb9a2afa98166c1471fd96fafc9b16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a1bb9a2afa98166c1471fd96fafc9b16a">REG_TWI1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400206E4U)</td></tr>
<tr class="memdesc:a1bb9a2afa98166c1471fd96fafc9b16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Write Protection Mode Register  <a href="#a1bb9a2afa98166c1471fd96fafc9b16a">More...</a><br /></td></tr>
<tr class="separator:a1bb9a2afa98166c1471fd96fafc9b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf3ec4f160f5a46f6158d8bceb9e5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#afdf3ec4f160f5a46f6158d8bceb9e5c1">REG_TWI1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400206E8U)</td></tr>
<tr class="memdesc:afdf3ec4f160f5a46f6158d8bceb9e5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) TWI Write Protection Status Register  <a href="#afdf3ec4f160f5a46f6158d8bceb9e5c1">More...</a><br /></td></tr>
<tr class="separator:afdf3ec4f160f5a46f6158d8bceb9e5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19de1468ea76d30c441acec016e224e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a19de1468ea76d30c441acec016e224e5">REG_TWI1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020700U)</td></tr>
<tr class="memdesc:a19de1468ea76d30c441acec016e224e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Pointer Register  <a href="#a19de1468ea76d30c441acec016e224e5">More...</a><br /></td></tr>
<tr class="separator:a19de1468ea76d30c441acec016e224e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d5b28e790897fa5515be78b76afc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ab9d5b28e790897fa5515be78b76afc8d">REG_TWI1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020704U)</td></tr>
<tr class="memdesc:ab9d5b28e790897fa5515be78b76afc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Counter Register  <a href="#ab9d5b28e790897fa5515be78b76afc8d">More...</a><br /></td></tr>
<tr class="separator:ab9d5b28e790897fa5515be78b76afc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01a70f9a2dd6d0d27004781a1a3449f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ae01a70f9a2dd6d0d27004781a1a3449f">REG_TWI1_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020708U)</td></tr>
<tr class="memdesc:ae01a70f9a2dd6d0d27004781a1a3449f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Pointer Register  <a href="#ae01a70f9a2dd6d0d27004781a1a3449f">More...</a><br /></td></tr>
<tr class="separator:ae01a70f9a2dd6d0d27004781a1a3449f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9213f47f08a5dfc6e7ebc102e0ce9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#ae9213f47f08a5dfc6e7ebc102e0ce9b1">REG_TWI1_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002070CU)</td></tr>
<tr class="memdesc:ae9213f47f08a5dfc6e7ebc102e0ce9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Counter Register  <a href="#ae9213f47f08a5dfc6e7ebc102e0ce9b1">More...</a><br /></td></tr>
<tr class="separator:ae9213f47f08a5dfc6e7ebc102e0ce9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f6972ca7510b34d559c6ad6ac86406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#af7f6972ca7510b34d559c6ad6ac86406">REG_TWI1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020710U)</td></tr>
<tr class="memdesc:af7f6972ca7510b34d559c6ad6ac86406"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Next Pointer Register  <a href="#af7f6972ca7510b34d559c6ad6ac86406">More...</a><br /></td></tr>
<tr class="separator:af7f6972ca7510b34d559c6ad6ac86406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fc6201bec0d94e194d9783a78ea71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a23fc6201bec0d94e194d9783a78ea71a">REG_TWI1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020714U)</td></tr>
<tr class="memdesc:a23fc6201bec0d94e194d9783a78ea71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Next Counter Register  <a href="#a23fc6201bec0d94e194d9783a78ea71a">More...</a><br /></td></tr>
<tr class="separator:a23fc6201bec0d94e194d9783a78ea71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc9258db6b846107dd6014095b41ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a2fbc9258db6b846107dd6014095b41ab">REG_TWI1_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020718U)</td></tr>
<tr class="memdesc:a2fbc9258db6b846107dd6014095b41ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Next Pointer Register  <a href="#a2fbc9258db6b846107dd6014095b41ab">More...</a><br /></td></tr>
<tr class="separator:a2fbc9258db6b846107dd6014095b41ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd84a89241a2519bd8e131b7fae405c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a9dd84a89241a2519bd8e131b7fae405c">REG_TWI1_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002071CU)</td></tr>
<tr class="memdesc:a9dd84a89241a2519bd8e131b7fae405c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Next Counter Register  <a href="#a9dd84a89241a2519bd8e131b7fae405c">More...</a><br /></td></tr>
<tr class="separator:a9dd84a89241a2519bd8e131b7fae405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5195f31d54cec1d2085515c4239aff4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a5195f31d54cec1d2085515c4239aff4e">REG_TWI1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020720U)</td></tr>
<tr class="memdesc:a5195f31d54cec1d2085515c4239aff4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transfer Control Register  <a href="#a5195f31d54cec1d2085515c4239aff4e">More...</a><br /></td></tr>
<tr class="separator:a5195f31d54cec1d2085515c4239aff4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d701fac1ee8a13a0f3500bd685d8ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi1_8h.xhtml#a8d701fac1ee8a13a0f3500bd685d8ac3">REG_TWI1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020724U)</td></tr>
<tr class="memdesc:a8d701fac1ee8a13a0f3500bd685d8ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transfer Status Register  <a href="#a8d701fac1ee8a13a0f3500bd685d8ac3">More...</a><br /></td></tr>
<tr class="separator:a8d701fac1ee8a13a0f3500bd685d8ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a619c714348f6008f7d0f450f71fde214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619c714348f6008f7d0f450f71fde214">&sect;&nbsp;</a></span>REG_TWI1_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Alternative Command Register </p>

</div>
</div>
<a id="a42b84aaceceeff8042d49a1f46806a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b84aaceceeff8042d49a1f46806a1b">&sect;&nbsp;</a></span>REG_TWI1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Control Register </p>

</div>
</div>
<a id="ab4880f55806a4cd191afe519deb2e4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4880f55806a4cd191afe519deb2e4f1">&sect;&nbsp;</a></span>REG_TWI1_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="ac67d6d958f50f951cf3e970bd4ff49bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67d6d958f50f951cf3e970bd4ff49bb">&sect;&nbsp;</a></span>REG_TWI1_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Filter Register </p>

</div>
</div>
<a id="a9fbb5a1b146444101673bc6f30f23261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fbb5a1b146444101673bc6f30f23261">&sect;&nbsp;</a></span>REG_TWI1_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002060CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Internal Address Register </p>

</div>
</div>
<a id="ac844e7f41e25d464af9d07e0d158a73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac844e7f41e25d464af9d07e0d158a73a">&sect;&nbsp;</a></span>REG_TWI1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="a668b2c8284d862be929546fbad8227c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668b2c8284d862be929546fbad8227c4">&sect;&nbsp;</a></span>REG_TWI1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="af3f93eab6ba3d9309b23d086da11674f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f93eab6ba3d9309b23d086da11674f">&sect;&nbsp;</a></span>REG_TWI1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002062CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="a62534651ce9cafed5c8b54b877a09b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62534651ce9cafed5c8b54b877a09b82">&sect;&nbsp;</a></span>REG_TWI1_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Master Mode Register </p>

</div>
</div>
<a id="a5195f31d54cec1d2085515c4239aff4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5195f31d54cec1d2085515c4239aff4e">&sect;&nbsp;</a></span>REG_TWI1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transfer Control Register </p>

</div>
</div>
<a id="a8d701fac1ee8a13a0f3500bd685d8ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d701fac1ee8a13a0f3500bd685d8ac3">&sect;&nbsp;</a></span>REG_TWI1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transfer Status Register </p>

</div>
</div>
<a id="ab9d5b28e790897fa5515be78b76afc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d5b28e790897fa5515be78b76afc8d">&sect;&nbsp;</a></span>REG_TWI1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Counter Register </p>

</div>
</div>
<a id="a5421293151077ae9b7f70b27fa03a386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5421293151077ae9b7f70b27fa03a386">&sect;&nbsp;</a></span>REG_TWI1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Receive Holding Register </p>

</div>
</div>
<a id="a23fc6201bec0d94e194d9783a78ea71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fc6201bec0d94e194d9783a78ea71a">&sect;&nbsp;</a></span>REG_TWI1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Next Counter Register </p>

</div>
</div>
<a id="af7f6972ca7510b34d559c6ad6ac86406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f6972ca7510b34d559c6ad6ac86406">&sect;&nbsp;</a></span>REG_TWI1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Next Pointer Register </p>

</div>
</div>
<a id="a19de1468ea76d30c441acec016e224e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19de1468ea76d30c441acec016e224e5">&sect;&nbsp;</a></span>REG_TWI1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Pointer Register </p>

</div>
</div>
<a id="a39f3c5fe2a8d75e75c213dbeb145dd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f3c5fe2a8d75e75c213dbeb145dd9a">&sect;&nbsp;</a></span>REG_TWI1_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI SMBus Timing Register </p>

</div>
</div>
<a id="aae11aa107a517dce0a8525648ef266af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae11aa107a517dce0a8525648ef266af">&sect;&nbsp;</a></span>REG_TWI1_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Slave Mode Register </p>

</div>
</div>
<a id="aaa96e6430df4a8db7b65dd810d2f1668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa96e6430df4a8db7b65dd810d2f1668">&sect;&nbsp;</a></span>REG_TWI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Status Register </p>

</div>
</div>
<a id="a25e4138acdd39949cf04889f13f0c59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e4138acdd39949cf04889f13f0c59c">&sect;&nbsp;</a></span>REG_TWI1_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002064CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="ae9213f47f08a5dfc6e7ebc102e0ce9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9213f47f08a5dfc6e7ebc102e0ce9b1">&sect;&nbsp;</a></span>REG_TWI1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002070CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Counter Register </p>

</div>
</div>
<a id="ab3d37b092caf36757cb324de80310bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d37b092caf36757cb324de80310bd0">&sect;&nbsp;</a></span>REG_TWI1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Transmit Holding Register </p>

</div>
</div>
<a id="a9dd84a89241a2519bd8e131b7fae405c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd84a89241a2519bd8e131b7fae405c">&sect;&nbsp;</a></span>REG_TWI1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002071CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Next Counter Register </p>

</div>
</div>
<a id="a2fbc9258db6b846107dd6014095b41ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbc9258db6b846107dd6014095b41ab">&sect;&nbsp;</a></span>REG_TWI1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Next Pointer Register </p>

</div>
</div>
<a id="ae01a70f9a2dd6d0d27004781a1a3449f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae01a70f9a2dd6d0d27004781a1a3449f">&sect;&nbsp;</a></span>REG_TWI1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Pointer Register </p>

</div>
</div>
<a id="a1bb9a2afa98166c1471fd96fafc9b16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb9a2afa98166c1471fd96fafc9b16a">&sect;&nbsp;</a></span>REG_TWI1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400206E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="afdf3ec4f160f5a46f6158d8bceb9e5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf3ec4f160f5a46f6158d8bceb9e5c1">&sect;&nbsp;</a></span>REG_TWI1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400206E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
