$date
  Fri Mar 28 05:37:15 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module lab1_tb $end
$var reg 1 ! clk $end
$var reg 1 " regwrite $end
$var reg 32 # write_data[31:0] $end
$var reg 32 $ read_data1[31:0] $end
$var reg 32 % read_data2[31:0] $end
$var reg 5 & rreg_index1[4:0] $end
$var reg 5 ' rreg_index2[4:0] $end
$var reg 5 ( wreg_index[4:0] $end
$scope module smth $end
$var reg 1 ) clk $end
$var reg 1 * regwrite $end
$var reg 32 + write_data[31:0] $end
$var reg 5 , rreg_index1[4:0] $end
$var reg 5 - rreg_index2[4:0] $end
$var reg 5 . wreg_index[4:0] $end
$var reg 32 / read_data1[31:0] $end
$var reg 32 0 read_data2[31:0] $end
$comment stored_d is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
b10101011110011011010101111001101 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000 &
b00001 '
b00000 (
1)
0*
b10101011110011011010101111001101 +
b00000 ,
b00001 -
b00000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
#10000000
0!
0)
#20000000
1!
1"
1)
1*
#30000000
0!
b10101011110011011010101111001101 $
0)
b10101011110011011010101111001101 /
#40000000
1!
b10101011101110101010101110111010 #
b00110 &
b00110 (
1)
b10101011101110101010101110111010 +
b00110 ,
b00110 .
#50000000
0!
b10101011101110101010101110111010 $
0)
b10101011101110101010101110111010 /
#60000000
