// Seed: 3486479579
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2
    , id_11,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    output tri id_6,
    input uwire id_7,
    input wor id_8,
    input wire id_9
);
  assign id_6 = "" & -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    input  uwire id_0,
    output wire  id_1,
    input  wor   _id_2,
    output tri   id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  assign id_1 = id_0 - 1'b0 ? -1 : -1;
  assign id_1 = id_4 === -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_4,
      id_1,
      id_5,
      id_4,
      id_6
  );
  assign modCall_1.id_2 = 0;
  logic id_8;
  logic [id_2 : id_2] id_9;
endmodule
