{
    "for/generate_for_int/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "for/generate_for_int/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_for_int.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 74,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "for/generate_for_int/k6_N10_40nm": {
        "test_name": "for/generate_for_int/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_for_int.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "for/generate_for_int/k6_N10_mem32K_40nm": {
        "test_name": "for/generate_for_int/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_for_int.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 72.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "for/generate_for_int/no_arch": {
        "test_name": "for/generate_for_int/no_arch",
        "blif": "generate_for_int.blif",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 6.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "for/generate_for_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "for/generate_for_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_for_ultra_wide.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 99.9,
        "simulation_time(ms)": 6.8,
        "test_coverage(%)": 100,
        "Po": 256,
        "logic element": 256,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "for/generate_for_ultra_wide/k6_N10_40nm": {
        "test_name": "for/generate_for_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_for_ultra_wide.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 30.6,
        "simulation_time(ms)": 9.4,
        "test_coverage(%)": 100,
        "Po": 256,
        "logic element": 256,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "for/generate_for_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "for/generate_for_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_for_ultra_wide.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 85.1,
        "simulation_time(ms)": 9.7,
        "test_coverage(%)": 100,
        "Po": 256,
        "logic element": 256,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "for/generate_for_ultra_wide/no_arch": {
        "test_name": "for/generate_for_ultra_wide/no_arch",
        "blif": "generate_for_ultra_wide.blif",
        "max_rss(MiB)": 21.5,
        "exec_time(ms)": 21.3,
        "simulation_time(ms)": 10.2,
        "test_coverage(%)": 100,
        "Po": 256,
        "logic element": 256,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "for/generate_for_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "for/generate_for_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_for_wide.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 84,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "for/generate_for_wide/k6_N10_40nm": {
        "test_name": "for/generate_for_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_for_wide.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "for/generate_for_wide/k6_N10_mem32K_40nm": {
        "test_name": "for/generate_for_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_for_wide.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 72.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "for/generate_for_wide/no_arch": {
        "test_name": "for/generate_for_wide/no_arch",
        "blif": "generate_for_wide.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
