// Seed: 2072681170
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3
);
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    output supply0 id_6
    , id_17,
    output wire id_7,
    output tri1 id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    input wand id_12,
    input wor id_13,
    input uwire id_14,
    output tri id_15
);
  assign id_0 = 1;
  module_0(
      id_6, id_5, id_3, id_5
  );
endmodule
