--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Shuluo\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf Basys2_Lab4.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    3.811(R)|    1.110(R)|mclk_BUFGP        |   0.000|
btn<1>      |    3.991(R)|    0.475(R)|mclk_BUFGP        |   0.000|
btn<2>      |    3.501(R)|    0.454(R)|mclk_BUFGP        |   0.000|
sw<0>       |    0.414(R)|    0.920(R)|mclk_BUFGP        |   0.000|
sw<1>       |    0.433(R)|    0.932(R)|mclk_BUFGP        |   0.000|
sw<2>       |    0.331(R)|    1.169(R)|mclk_BUFGP        |   0.000|
sw<3>       |    1.282(R)|    0.095(R)|mclk_BUFGP        |   0.000|
sw<4>       |    0.675(R)|    0.940(R)|mclk_BUFGP        |   0.000|
sw<5>       |    0.926(R)|    0.452(R)|mclk_BUFGP        |   0.000|
sw<6>       |    0.855(R)|    0.525(R)|mclk_BUFGP        |   0.000|
sw<7>       |    0.851(R)|    0.669(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |    9.933(F)|btn_3_BUFGP       |   0.000|
seg<1>      |   10.326(F)|btn_3_BUFGP       |   0.000|
seg<2>      |   10.682(F)|btn_3_BUFGP       |   0.000|
seg<3>      |   10.335(F)|btn_3_BUFGP       |   0.000|
seg<4>      |   10.112(F)|btn_3_BUFGP       |   0.000|
seg<5>      |   10.026(F)|btn_3_BUFGP       |   0.000|
seg<6>      |   10.450(F)|btn_3_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |   47.569(R)|mclk_BUFGP        |   0.000|
seg<1>      |   47.885(R)|mclk_BUFGP        |   0.000|
seg<2>      |   48.241(R)|mclk_BUFGP        |   0.000|
seg<3>      |   47.938(R)|mclk_BUFGP        |   0.000|
seg<4>      |   47.516(R)|mclk_BUFGP        |   0.000|
seg<5>      |   47.534(R)|mclk_BUFGP        |   0.000|
seg<6>      |   47.958(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |         |         |         |    1.366|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |         |    4.532|         |         |
mclk           |    8.052|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 20 17:46:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



