{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7877,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79836,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.012295,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0116586,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00147339,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0116586,
	"finish__design__instance__count__class:antenna_cell": 155,
	"finish__design__instance__area__class:antenna_cell": 387.872,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 37.536,
	"finish__design__instance__count__class:clock_buffer": 289,
	"finish__design__instance__area__class:clock_buffer": 5850.61,
	"finish__design__instance__count__class:timing_repair_buffer": 1339,
	"finish__design__instance__area__class:timing_repair_buffer": 16243.1,
	"finish__design__instance__count__class:inverter": 200,
	"finish__design__instance__area__class:inverter": 1109.81,
	"finish__design__instance__count__class:clock_inverter": 83,
	"finish__design__instance__area__class:clock_inverter": 1124.83,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 50106.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12413,
	"finish__design__instance__area__class:multi_input_combinational_cell": 108155,
	"finish__design__instance__count": 16416,
	"finish__design__instance__area": 183016,
	"finish__timing__setup__tns": -591.276,
	"finish__timing__setup__ws": -1.45362,
	"finish__clock__skew__setup": 1.98095,
	"finish__clock__skew__hold": 1.98077,
	"finish__timing__drv__max_slew_limit": -0.274807,
	"finish__timing__drv__max_slew": 107,
	"finish__timing__drv__max_cap_limit": -0.296339,
	"finish__timing__drv__max_cap": 9,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 992,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0668832,
	"finish__power__switching__total": 0.0949054,
	"finish__power__leakage__total": 8.06884e-08,
	"finish__power__total": 0.161789,
	"finish__design__io": 264,
	"finish__design__die__area": 308419,
	"finish__design__core__area": 303796,
	"finish__design__instance__count": 20496,
	"finish__design__instance__area": 188120,
	"finish__design__instance__count__stdcell": 20496,
	"finish__design__instance__area__stdcell": 188120,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.619232,
	"finish__design__instance__utilization__stdcell": 0.619232,
	"finish__design__rows": 202,
	"finish__design__rows:unithd": 202,
	"finish__design__sites": 242804,
	"finish__design__sites:unithd": 242804,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}