{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617606861004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617606861004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 15:14:20 2021 " "Processing started: Mon Apr 05 15:14:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617606861004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617606861004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD12864 -c LCD12864 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD12864 -c LCD12864" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617606861018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1617606861837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd12864.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd12864.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD12864-main " "Found design unit 1: LCD12864-main" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617606863414 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD12864 " "Found entity 1: LCD12864" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617606863414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617606863414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD12864 " "Elaborating entity \"LCD12864\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617606863679 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B0 LCD12864.vhd(11) " "VHDL Signal Declaration warning at LCD12864.vhd(11): used implicit default value for signal \"B0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617606863712 "|LCD12864"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst LCD12864.vhd(61) " "VHDL Process Statement warning at LCD12864.vhd(61): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617606863721 "|LCD12864"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "A0\[7..3\] LCD12864.vhd(11) " "Using initial value X (don't care) for net \"A0\[7..3\]\" at LCD12864.vhd(11)" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617606863723 "|LCD12864"}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617606864070 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617606864070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617606864070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u0 " "Elaborating entity \"uart\" for hierarchy \"uart:u0\"" {  } { { "LCD12864.vhd" "u0" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606864070 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(52) " "VHDL Process Statement warning at uart.vhd(52): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617606864130 "|LCD12864|uart:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(74) " "VHDL Process Statement warning at uart.vhd(74): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617606864130 "|LCD12864|uart:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger uart.vhd(84) " "VHDL Process Statement warning at uart.vhd(84): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617606864130 "|LCD12864|uart:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(52) " "Inferred latch for \"countE1\" at uart.vhd(52)" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617606864130 "|LCD12864|uart:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u0\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617606865237 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1617606865237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart:u0\|lpm_mult:Mult0\"" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617606865510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u0\|lpm_mult:Mult0 " "Instantiated megafunction \"uart:u0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617606865550 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/uart.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617606865550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "D:/Quartus/VHDL/display/LCD12864/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617606865771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617606865771 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1617606866337 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1617606866337 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1617606866347 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1617606866347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[3\] VCC " "Pin \"LED_inveter\[3\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[4\] VCC " "Pin \"LED_inveter\[4\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[5\] VCC " "Pin \"LED_inveter\[5\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[6\] VCC " "Pin \"LED_inveter\[6\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[7\] VCC " "Pin \"LED_inveter\[7\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[8\] VCC " "Pin \"LED_inveter\[8\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[9\] VCC " "Pin \"LED_inveter\[9\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[10\] VCC " "Pin \"LED_inveter\[10\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[11\] VCC " "Pin \"LED_inveter\[11\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[12\] VCC " "Pin \"LED_inveter\[12\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[13\] VCC " "Pin \"LED_inveter\[13\]\" is stuck at VCC" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|LED_inveter[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0\[3\] GND " "Pin \"A0\[3\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|A0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0\[4\] GND " "Pin \"A0\[4\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|A0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0\[5\] GND " "Pin \"A0\[5\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|A0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0\[6\] GND " "Pin \"A0\[6\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|A0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0\[7\] GND " "Pin \"A0\[7\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|A0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[0\] GND " "Pin \"B0\[0\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[1\] GND " "Pin \"B0\[1\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[2\] GND " "Pin \"B0\[2\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[3\] GND " "Pin \"B0\[3\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[4\] GND " "Pin \"B0\[4\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[5\] GND " "Pin \"B0\[5\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[6\] GND " "Pin \"B0\[6\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[7\] GND " "Pin \"B0\[7\]\" is stuck at GND" {  } { { "LCD12864.vhd" "" { Text "D:/Quartus/VHDL/display/LCD12864/LCD12864.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617606866432 "|LCD12864|B0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617606866432 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\display:fsm\[2\] High " "Register \\display:fsm\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1617606866566 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\display:fsm\[0\] High " "Register \\display:fsm\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1617606866566 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1617606866566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1617606866698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617606867091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617606867753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617606867753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617606868551 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617606868551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617606868551 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1617606868551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617606868551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617606868678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 15:14:28 2021 " "Processing ended: Mon Apr 05 15:14:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617606868678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617606868678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617606868678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617606868678 ""}
