
# read design
read_verilog -I../../common_tools axis_s.v

# convert to netlist
proc

# check for problems
check

# Optimize
opt

# generic synthesis
synth_xilinx -top axis_s

# Optimize
opt

#reduce operators
wreduce
opt

# remove unused parts
clean

# write synthesized design
write_verilog axis_s_xilinx_synth.v

# Write results as JSON file
#write_json fifo_xilinx.json

# list edges in design
edgetypes

# list all modules in this
ls

# created schematic
#show -prefix ./fifo_schematic

# print statistics
stat
